

================================================================
== Vitis HLS Report for 'setup_aie'
================================================================
* Date:           Thu Oct 17 12:34:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        setup_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 76 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %size_read, i32 31" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.89ns)   --->   "%sub_ln45 = sub i32 0, i32 %size_read" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 78 'sub' 'sub_ln45' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln45, i32 2, i32 31" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 79 'partselect' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %size_read, i32 2, i32 31" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 80 'partselect' 'trunc_ln45_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %size_read, i32 2, i32 31" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.72ns)   --->   "%icmp_ln53 = icmp_sgt  i30 %tmp_1, i30 0" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 82 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 83 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 83 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i30 %trunc_ln45_1" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 84 'zext' 'zext_ln45' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.89ns)   --->   "%sub_ln45_1 = sub i31 0, i31 %zext_ln45" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 85 'sub' 'sub_ln45_1' <Predicate = (tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i30 %trunc_ln45_2" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 86 'zext' 'zext_ln45_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.40ns)   --->   "%size_loop = select i1 %tmp, i31 %sub_ln45_1, i31 %zext_ln45_1" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 87 'select' 'size_loop' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i31 %size_loop" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 88 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i31 %size_loop" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45]   --->   Operation 89 'trunc' 'trunc_ln45' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %sext_ln45"   --->   Operation 90 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i33 %p_Result_s"   --->   Operation 91 'zext' 'zext_ln345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %s, i128 %zext_ln345" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:51]   --->   Operation 92 'write' 'write_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %input_r_read, i32 4, i32 63" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 93 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.43ns)   --->   "%empty = select i1 %icmp_ln53, i29 %trunc_ln45, i29 0" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 94 'select' 'empty' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 95 [1/2] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %s, i128 %zext_ln345" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:51]   --->   Operation 95 'write' 'write_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i60 %trunc_ln1" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 96 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 97 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i29 %empty" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 98 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [70/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 99 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 100 [69/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 100 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 101 [68/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 101 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 102 [67/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 102 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 103 [66/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 103 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 104 [65/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 104 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 105 [64/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 105 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 106 [63/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 106 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 107 [62/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 107 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 108 [61/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 108 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 109 [60/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 109 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 110 [59/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 110 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 111 [58/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 111 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 112 [57/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 112 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 113 [56/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 113 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 114 [55/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 114 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 115 [54/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 115 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 116 [53/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 116 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 117 [52/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 117 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 118 [51/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 118 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 119 [50/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 119 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 120 [49/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 120 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 121 [48/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 121 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 122 [47/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 122 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 123 [46/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 123 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 124 [45/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 124 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 125 [44/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 125 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 126 [43/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 126 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 127 [42/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 127 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 128 [41/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 128 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 129 [40/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 129 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 130 [39/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 130 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 131 [38/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 131 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 132 [37/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 132 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 133 [36/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 133 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 134 [35/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 134 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 135 [34/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 135 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 136 [33/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 136 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 137 [32/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 137 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 138 [31/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 138 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 139 [30/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 139 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 140 [29/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 140 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 141 [28/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 141 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 142 [27/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 142 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 143 [26/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 143 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 144 [25/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 144 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 145 [24/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 145 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 146 [23/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 146 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 147 [22/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 147 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 148 [21/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 148 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 149 [20/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 149 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 150 [19/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 150 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 151 [18/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 151 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 152 [17/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 152 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 153 [16/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 153 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 154 [15/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 154 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 155 [14/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 155 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 156 [13/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 156 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 157 [12/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 157 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 158 [11/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 158 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 159 [10/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 159 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 160 [9/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 160 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 161 [8/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 161 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 162 [7/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 162 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 163 [6/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 163 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 164 [5/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 164 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 165 [4/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 165 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 166 [3/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 166 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 167 [2/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 167 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 168 [1/70] (2.43ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %zext_ln53" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 168 'readreq' 'empty_21' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 1.17>
ST_73 : Operation 169 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 169 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 170 [2/2] (1.17ns)   --->   "%call_ln53 = call void @setup_aie_Pipeline_VITIS_LOOP_53_1, i128 %gmem0, i60 %trunc_ln1, i31 %size_loop, i128 %s" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 170 'call' 'call_ln53' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 171 [1/2] (2.43ns)   --->   "%call_ln53 = call void @setup_aie_Pipeline_VITIS_LOOP_53_1, i128 %gmem0, i60 %trunc_ln1, i31 %size_loop, i128 %s" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53]   --->   Operation 171 'call' 'call_ln53' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 172 [1/1] (0.00ns)   --->   "%spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:35]   --->   Operation 172 'spectopmodule' 'spectopmodule_ln35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln35 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:35]   --->   Operation 173 'specinterface' 'specinterface_ln35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_7, i32 0, i32 0, void @empty_14, i32 64, i32 100, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_8, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_8, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s, void @empty_9, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %s"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:60]   --->   Operation 184 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.89ns
The critical path consists of the following:
	wire read operation ('size') on port 'size' [8]  (1 ns)
	'sub' operation ('sub_ln45', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45) [20]  (0.893 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln45_1', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45) [23]  (0.89 ns)
	'select' operation ('size_loop', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45) [26]  (0.407 ns)
	'select' operation ('empty', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [37]  (0.44 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [36]  (0 ns)
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus request operation ('empty_21', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) on port 'gmem0' (/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) [39]  (2.43 ns)

 <State 73>: 1.17ns
The critical path consists of the following:
	'call' operation ('call_ln53', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) to 'setup_aie_Pipeline_VITIS_LOOP_53_1' [41]  (1.17 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln53', /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53) to 'setup_aie_Pipeline_VITIS_LOOP_53_1' [41]  (2.43 ns)

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
