dma_data_direction	,	V_18
it_level_size	,	V_45
dma_addr_t	,	T_2
"Removing DMA window\n"	,	L_5
pci_bus	,	V_66
dev_info	,	F_33
pnv_npu_try_dma_set_bypass	,	F_35
"Failed to configure TCE table, err %lld\n"	,	L_4
ioda	,	V_38
tables	,	V_55
dev	,	V_7
dma_npu_free	,	F_9
opal_id	,	V_51
of_parse_phandle	,	F_4
dma_npu_dma_supported	,	F_12
OPAL_SUCCESS	,	V_63
pbus	,	V_67
"Attached NPU %s\n"	,	L_11
index	,	V_9
pnv_pci_get_gpu_dev	,	F_3
"Failed to disable bypass, err %lld\n"	,	L_10
attrs	,	V_14
rc	,	V_43
node	,	V_53
size	,	V_11
PNV_PHB_NPU	,	V_61
pnv_pci_unlink_table_and_group	,	F_27
of_node	,	V_8
device	,	V_10
int64_t	,	T_5
flag	,	V_13
pe_number	,	V_34
pci_bus_to_host	,	F_17
private_data	,	V_37
it_size	,	V_46
"Unmapping failed, ret = %lld\n"	,	L_6
flags	,	V_57
"Using 64-bit DMA iommu bypass\n"	,	L_8
device_node	,	V_2
pci_dn	,	V_32
npdev	,	V_5
gpdev	,	V_6
pnv_npu_unset_window	,	F_26
top	,	V_60
dma_npu_map_page	,	F_10
dma_npu_get_required_mask	,	F_13
it_page_shift	,	V_49
nelems	,	V_22
"ibm,gpu"	,	L_1
scatterlist	,	V_20
pnv_pci_phb3_tce_invalidate_entire	,	F_24
i	,	V_65
phb	,	V_27
get_pci_dev	,	F_1
gptmp	,	V_68
EINVAL	,	V_62
pnv_npu_dma_set_bypass	,	F_30
dma_npu_map_sg	,	F_11
it_indirect_levels	,	V_44
__u64	,	T_6
opal_pci_map_pe_dma_window	,	F_21
phys_addr_t	,	T_7
iommu_group_add_device	,	F_40
pnv_pci_npu_setup_iommu	,	F_37
of_node_put	,	F_5
IODA_INVALID_PE	,	V_35
bus	,	V_36
num	,	V_40
pci_get_pdn	,	F_15
pnv_npu_set_window	,	F_18
pnv_npu_dma_set_32	,	F_28
dn	,	V_3
size_t	,	T_1
pe_array	,	V_39
pdev	,	V_30
opal_pci_map_pe_dma_window_real	,	F_34
start_addr	,	V_47
PNV_IODA_PE_DEV	,	V_58
gpe	,	V_56
group	,	V_69
get_gpu_pci_dev_and_pe	,	F_14
offset	,	V_17
hose	,	V_29
it_base	,	V_52
pci_dev	,	V_1
NPU_DMA_OP_UNSUPPORTED	,	F_8
pnv_ioda_pe	,	V_24
set_dma_ops	,	F_29
table_group	,	V_54
page	,	V_16
win_size	,	V_50
pcidev	,	V_4
list_for_each_entry	,	F_38
pnv_pci_get_npu_dev	,	F_6
tbl	,	V_42
pe_err	,	F_23
pe_info	,	F_19
pci_controller	,	V_28
"Setting up window %llx..%llx pg=%lx\n"	,	L_3
roundup_pow_of_two	,	F_32
"Using 32-bit DMA via iommu\n"	,	L_9
vaddr	,	V_15
pnv_npu_take_ownership	,	F_36
"Enabling bypass for PE %x\n"	,	L_7
IOMMU_PAGE_SIZE	,	F_20
dma_handle	,	V_12
"ibm,npu"	,	L_2
dma_npu_ops	,	V_59
direction	,	V_19
mask	,	V_23
memblock_end_of_DRAM	,	F_31
dev_name	,	F_39
npe	,	V_25
PCI_DN	,	F_2
it_offset	,	V_48
dma_npu_alloc	,	F_7
sglist	,	V_21
WARN_ON	,	F_16
pnv_pci_link_table_and_group	,	F_25
iommu_table	,	V_41
bypass	,	V_64
u64	,	T_4
pe	,	V_31
pnv_phb	,	V_26
pdn	,	V_33
gfp_t	,	T_3
__pa	,	F_22
