[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430F249MPMEP production of TEXAS INSTRUMENTS from the text:MSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\nSLAS584C − OCTOBER 2008 − REVISED JULY 2010\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265/C0068Low Supply-Voltage Range, 1.8 V to 3.6 V\n/C0068Ultra-Low Power Consumption:\n−  Active Mode: 270 μA at 1 MHz, 2.2 V\n−  Standby Mode (VLO): 0.3 μA\n−  Off Mode (RAM Retention): 0.1 μA\n/C0068Ultra-Fast Wake-Up From Standby Mode in\nLess Than 1 μs\n/C006816-Bit RISC Architecture, 62.5-ns\nInstruction Cycle Time\n/C0068Basic Clock Module Configurations:−  Internal Frequencies up to 16 MHz\n−  Internal Very Low Power LF Oscillator\n−  32-kHz Crystal ( −40/C0053C to 105 /C0053C only)\n−  Internal Frequencies up to 16 MHz With\nFour Calibrated Frequencies to /C00431%\n−  Resonator\n−  External Digital Clock Source\n−  External Resistor\n/C006812-Bit Analog-to-Digital (A/D) Converter\nWith Internal Reference, Sample-and-Hold,and Autoscan Feature\n/C006816-Bit Timer_A With ThreeCapture/Compare Registers\n/C006816-Bit Timer_B With SevenCapture/Compare-With-Shadow Registers\n†The MSP430F24x1 devices are identical to the MSP430F24x\ndevices, with the exception that the ADC12 module is notimplemented./C0068Four Universal Serial Communication\nInterfaces (USCI)−  USCI_A0 and USCI_A1\n−  Enhanced UART Supporting\nAuto-Baudrate Detection\n−  IrDA Encoder and Decoder\n−  Synchronous SPI\n−  USCI_B0 and USCI_B1\n−  I\n2C/C0116\n−  Synchronous SPI\n/C0068On-Chip Comparator\n/C0068Supply Voltage Supervisor/Monitor With\nProgrammable Level Detection\n/C0068Brownout Detector\n/C0068Bootstrap Loader\n/C0068Serial Onboard Programming,No External Programming Voltage Needed,Programmable Code Protection by SecurityFuse\n/C0068Family Members Include:−  MSP430F249\n60KB+256B Flash Memory, 2KB RAM\n/C0068Available in 64-Pin QFP Package(See Available Options)\n/C0068For Complete Module Descriptions, SeeMSP430x2xx Family User’s Guide ,\nLiterature Number SLAU144\ndescription\nThe T exas Instruments MSP430 family of ultra-low power microcontrollers consists of several devices featuringdifferent sets of peripherals targeted for various applications. The architecture, combined with five low-powermodes, is optimized to achieve extended battery life in portable measurement applications. The device features\na powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum codeefficiency.  The calibrated digitally controlled oscillator (DCO) allows wake-up from low-power modes to active\nmode in less than 1 μs.\nCopyright © 2008, Texas Instruments IncorporatedPlease be aware that an important notice concerning avail ability, standard warranty, and use in critical applications of\nTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.\nI2C is a registered trademark of NXP Semiconductors.\nPRODUCTION DATA information is current as of publication date.\nProducts conform to specifications per the terms of Texas Instruments\nstandard warranty. Production processing does not necessarily include\ntesting of all parameters.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265description (continued)\nThe MSP430F249 series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D\nconverter, a comparator, four universal serial communication interface (USCI) modules, and up to 48 I/O pins.\nTypical applications include sensor systems, industrial control applications, hand-held meters, etc.\nAVAILABLE OPTIONS\nPACKAGE\nTA PLASTIC 64-PIN QFP\n(PM)\n−55°C to 125 °C MSP430F249MPMEP\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265pin designation\nMSP430F24x\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265functional block diagram\n\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n5 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Terminal Functions\nTERMINAL\nI/O DESCRIPTION\nNAME NO.I/O DESCRIPTION\nAVCC 64 Analog supply voltage, positive terminal. Supplies only the analog portion of ADC12.\nAVSS 62 Analog supply voltage, negative terminal. Supplies only the analog portion of ADC12.\nDVCC 1 Digital supply voltage, positive terminal. Supplies all digital parts.\nDVSS 63 Digital supply voltage, negative terminal. Supplies all digital parts.\nP1.0/TACLK/\nCAOUT12 I/O General-purpose digital I/O / Timer_A, clock signal TACLK input/Comparator_A output\nP1.1/TA0 13 I/O General-purpose digital I/O / Timer_A, capture: CCI0A input, compare: Out0 output/BSL transmit\nP1.2/TA1 14 I/O General-purpose digital I/O / Timer_A, capture: CCI1A input, compare: Out1 output\nP1.3/TA2 15 I/O General-purpose digital I/O / Timer_A, capture: CCI2A input, compare: Out2 output\nP1.4/SMCLK 16 I/O General-purpose digital I/O / SMCLK signal output\nP1.5/TA0 17 I/O General-purpose digital I/O / Timer_A, compare: Out0 output\nP1.6/TA1 18 I/O General-purpose digital I/O / Timer_A, compare: Out1 output\nP1.7/TA2 19 I/O General-purpose digital I/O / Timer_A, compare: Out2 output\nP2.0/ACLK/CA2 20 I/O General-purpose digital I/O / ACLK output/Comparator_A input\nP2.1/TAINCLK/CA321 I/O General-purpose digital I/O / Timer_A, clock signal at INCLK\nP2.2/CAOUT/TA0/CA422 I/OGeneral-purpose digital I/O / Timer_A, capture: CCI0B input / Comparator_A output/BSLreceive/Comparator_A input\nP2.3/CA0/TA1 23 I/O General-purpose digital I/O / Timer_A, compare: Out1 output / Comparator_A input\nP2.4/CA1/TA2 24 I/O General-purpose digital I/O / Timer_A, compare: Out2 output / Comparator_A input\nP2.5/R OSC/CA5 25 I/OGeneral-purpose digital I/O / Input for external resistor defining the DCO nominal frequency / Comparator_A\ninput\nP2.6/ADC12CLK/CA626 I/O General-purpose digital I/O / Conversion clock – 12-bit ADC / Comparator_A input\nP2.7/TA0/CA7 27 I/O General-purpose digital I/O / Timer_A, compare: Out0 output / Comparator_A input\nP3.0/UCB0STE/UCA0CLK28 I/O General-purpose digital I/O / USCI B0 slave transmit enable / USCI A0 clock input/output\nP3.1/UCB0SIMO/UCB0SDA29 I/O General-purpose digital I/O / USCI B0 slave in/master out in SPI mode, SDA I2C data in I2C mode\nP3.2/UCB0SOMI/UCB0SCL30 I/O General-purpose digital I/O / USCI B0 slave out/master in in SPI mode, SCL I2C clock in I2C mode\nP3.3/UCB0CLK/UCA0STE31 I/O General-purpose digital I/O / USCI B0 clock input/output, USCI A0 slave transmit enable\nP3.4/UCA0TXD/UCA0SIMO32 I/OGeneral-purpose digital I/O / USCIA transmit data output in UART mode, slave data in/master out in SPImode\nP3.5/UCA0RXD/UCA0SOMI33 I/OGeneral-purpose digital I/O / USCI A0 receive data input in UART mode, slave data out/master in in SPImode\nP3.6/UCA1TXD/UCA1SIMO34 I/OGeneral-purpose digital I/O / USCI A1 transmit data output in UART mode, slave data in/master out in SPI\nmode\nP3.7/UCA1RXD/UCA1SOMI35 I/OGeneral-purpose digital I/O / USCIA1 receive data input in UART mode, slave data out/master in in SPImode\nP4.0/TB0 36 I/O General-purpose digital I/O / Timer_B, capture: CCI0A/B input, compare: Out0 output\nP4.1/TB1 37 I/O General-purpose digital I/O / Timer_B, capture: CCI1A/B input, compare: Out1 output\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Terminal Functions (Continued)\nTERMINAL\nI/O DESCRIPTION\nNAME NO.I/O DESCRIPTION\nP4.2/TB2 38 I/O General-purpose digital I/O / Timer_B, capture: CCI2A/B input, compare: Out2 output\nP4.3/TB3 39 I/O General-purpose digital I/O / Timer_B, capture: CCI3A/B input, compare: Out3 output\nP4.4/TB4 40 I/O General-purpose digital I/O / Timer_B, capture: CCI4A/B input, compare: Out4 output\nP4.5/TB5 41 I/O General-purpose digital I/O / Timer_B, capture: CCI5A/B input, compare: Out5 output\nP4.6/TB6 42 I/O General-purpose digital I/O / Timer_B, capture: CCI6A input, compare: Out6 output\nP4.7/TBCLK 43 I/O General-purpose digital I/O / Timer_B, clock signal TBCLK input\nP5.0/UCB1STE/\nUCA1CLK44 I/O General-purpose digital I/O / USCI B1 slave transmit enable / USCI A1 clock input/output\nP5.1/UCB1SIMO/UCB1SDA45 I/O General-purpose digital I/O / USCI B1slave in/master out in SPI mode, SDA I2C data in I2C mode\nP5.2/UCB1SOMI/UCB1SCL46 I/O General-purpose digital I/O / USCI B1slave out/master in in SPI mode, SCL I2C clock in I2C mode\nP5.3/UCB1CLK/UCA1STE47 I/O General-purpose digital I/O / USCI B1 clock input/output, USCI A1 slave transmit enable\nP5.4/MCLK 48 I/O General-purpose digital I/O / main system clock MCLK output\nP5.5/SMCLK 49 I/O General-purpose digital I/O / submain system clock SMCLK output\nP5.6/ACLK 50 I/O General-purpose digital I/O / auxiliary clock ACLK output\nP5.7/TBOUTH/SVSOUT51 I/OGeneral-purpose digital I/O / switch all PWM digital output ports to high impedance − Timer_B TB0 to\nTB6/SVS comparator output\nP6.0/A0 59 I/O General-purpose digital I/O / analog input A0 – 12-bit ADC\nP6.1/A1 60 I/O General-purpose digital I/O / analog input A1 – 12-bit ADC\nP6.2/A2 61 I/O General-purpose digital I/O / analog input A2 – 12-bit ADC\nP6.3/A3 2 I/O General-purpose digital I/O / analog input A3 – 12-bit ADC\nP6.4/A4 3 I/O General-purpose digital I/O / analog input A4 – 12-bit ADC\nP6.5/A5 4 I/O General-purpose digital I/O / analog input A5 – 12-bit ADC\nP6.6/A6 5 I/O General-purpose digital I/O / analog input A6 – 12-bit ADC\nP6.7/A7/SVSIN 6 I/O General-purpose digital I/O / analog input A7 – 12-bit ADC/SVS input\nXT2OUT 52 O Output of crystal oscillator XT2\nXT2IN 53 I Input for crystal oscillator XT2\nRST/NMI 58 I Reset input, nonmaskable interrupt input port, or bootstrap loader start (in flash devices).\nTCK 57 I Test clock (JTAG). TCK is the clock input port for device programming test and bootstrap loader start\nTDI/TCLK 55 I Test data input or test clock input. The device protection fuse is connected to TDI/TCLK.\nTDO/TDI 54 I/O Test data output. TDO/TDI data output or programming data input terminal\nTMS 56 I Test mode select. TMS is used as an input port for device programming and test.\nVeREF+ 10 I Input for an external reference voltage\nVREF+ 7 O Output of positive of the reference voltage in the ADC12\nVREF−/VeREF− 11 INegativefor the reference voltage for both sources, the internal reference voltage, or an external applied\nreference voltage\nXIN 8 I Input for crystal oscillator XT1. Standard or watch crystals can be connected.\nXOUT 9 O Output for crystal oscillator XT1. Standard or watch crystals can be connected.\nQFN Pad NA NA QFN package pad connection to DV SS recommended (RTD package only)\nGeneral-Purpose RegisterProgram Counter\nStack Pointer\nStatus Register\nConstant Generator\nGeneral-Purpose Register\nGeneral-Purpose Register\nGeneral-Purpose RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose Register\nGeneral-Purpose RegisterR6\nR7\nGeneral-Purpose Register\nGeneral-Purpose RegisterR8\nR9\nGeneral-Purpose Register\nGeneral-Purpose RegisterR10\nR11\nGeneral-Purpose Register\nGeneral-Purpose RegisterR14\nR15MSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n7 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265short-form description\nCPU\nThe MSP430 CPU has a 16-bit RISC architecture\nthat is highly transparent to the application. Alloperations, other than program-flow instructions,are performed as register operations inconjunction with seven addressing modes forsource operand and four addressing modes fordestination operand.\nThe CPU is integrated with 16 registers that\nprovide reduced instruction execution time. Theregister-to-register operation execution time isone cycle of the CPU clock.\nFour of the registers, R0 to R3, are dedicated as\nprogram counter, stack pointer, status register,and constant generator, respectively. Theremaining registers are general-purposeregisters.\nPeripherals are connected to the CPU using data,\naddress, and control buses, and can be handledwith all instructions.\ninstruction set\nThe instruction set consists of 51 instructions with\nthree formats and seven address modes. Eachinstruction can operate on word and byte data.Table 1 shows examples of the three types ofinstruction formats; the address modes are listed\nin Table 2.\nTable 1. Instruction Word Formats\nDual operands, source-destination e.g., ADD   R4,R5 R4 + R5 −−−> R5\nSingle operands, destination only e.g., CALL      R8 PC −−>(TOS), R8 −−> PC\nRelative jump, un/conditional e.g., JNE Jump-on-equal bit = 0\nTable 2. Address Mode Descriptions\nADDRESS MODE SD SYNTAX EXAMPLE OPERATION\nRegister /C0068/C0068 MOV Rs,Rd MOV R10,R11 R10    −−> R11\nIndexed /C0068/C0068 MOV X(Rn),Y(Rm) MOV 2(R5),6(R6) M(2+R5) −−> M(6+R6)\nSymbolic (PC relative) /C0068/C0068 MOV EDE,TONI M(EDE) −−> M(TONI)\nAbsolute /C0068/C0068 MOV &MEM,&TCDAT M(MEM) −−> M(TCDAT)\nIndirect /C0068 MOV @Rn,Y(Rm) MOV @R10,Tab(R6) M(R10) −−> M(Tab+R6)\nIndirect\nautoincrement/C0068 MOV @Rn+,Rm MOV @R10+,R11M(R10) −−> R11\nR10 + 2−−> R10\nImmediate /C0068 MOV #X,TONI MOV #45,TONI #45    −−> M(TONI)\nNOTE: S = source, D = destination\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265operating modes\nThe MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt\nevent can wake up the device from any of the five low-power modes, service the request, and restore back tothe low-power mode on return from the interrupt program.\nThe following six operating modes can be configured by software:\n/C0068Active mode (AM)−All clocks are active\n/C0068Low-power mode 0 (LPM0)\n−CPU is disabled\nACLK and SMCLK remain active, MCLK is disabled\n/C0068Low-power mode 1 (LPM1)\n−CPU is disabled\nACLK and SMCLK remain active, MCLK is disabledDCO’s dc-generator is disabled if DCO not used in active mode\n/C0068Low-power mode 2 (LPM2)\n−CPU is disabled\nMCLK and SMCLK are disabledDCO’s dc-generator remains enabledACLK remains active\n/C0068Low-power mode 3 (LPM3)\n−CPU is disabled\nMCLK and SMCLK are disabledDCO’s dc-generator is disabledACLK remains active\n/C0068Low-power mode 4 (LPM4)\n−CPU is disabled\nACLK is disabledMCLK and SMCLK are disabledDCO’s dc-generator is disabledCrystal oscillator is stopped\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265interrupt vector addresses\nThe interrupt vectors and the power-up starting address are located in the address range 0xFFFF to 0xFFC0.\nThe vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. If the resetvector (0xFFFE) contains 0xFFFF (e.g., flash is not programmed) the CPU enters LPM4 after power-up.\nINTERRUPT SOURCE INTERRUPT FLAG SYSTEM INTERRUPT WORD ADDRESS PRIORITY\nPower-up\nExternal reset\nWatchdog\nFlash key violation\nPC out of range (see Note 1)PORIFG\nWDTIFG\nRSTIFG\nKEYV \n(see Note 2)Reset 0xFFFE 31, highest\nNMI\nOscillator fault\nFlash memory access violationNMIIFG\nOFIFG\nACCVIFG (see Notes 2 and 7)(Non)maskable\n(Non)maskable\n(Non)maskable0xFFFC\n30\nTimer_B7 (see Note 3) TBCCR0 CCIFG\n(see Note 4)Maskable 0xFFFA 29\nTimer_B7 (see Note 3) TBCCR1 to TBCCR6 CCIFGs,\nTBIFG (see Notes 2 and 4)Maskable0xFFF8 28\nComparator_A+ CAIFG Maskable 0xFFF6 27\nWatchdog timer+ WDTIFG Maskable 0xFFF4 26\nTimer_A3 TACCR0 CCIFG (see Note 4) Maskable 0xFFF2 25\nTimer_A3 TACCR1 CCIFGTACCR2 CCIFG\nTAIFG (see Note 2 and 4)Maskable 0xFFF0 24\nUSCI_A0/USCI_B0 receive\nUSCI_B0 I2C statusUCA0RXIFG, UCB0RXIFG\n(see Note 2 and 5)Maskable 0xFFEE 23\nUSCI_A0/USCI_B0 transmit\nUSCI_B0 I2C receive / transmitUCA0TXIFG, UCB0TXIFG\n(see Note 2 and 6)Maskable 0xFFEC 22\nADC12 (see Note 8) ADC12IFG \n(see Notes 2 and 4)Maskable 0xFFEA 21\n0xFFE8 20\nI/O port P2 (eight flags) P2IFG.0 to P2IFG.7\n(see Notes 2 and 4)Maskable 0xFFE6 19\nI/O port P1 (eight flags)P1IFG.0 to P1IFG.7\n(see Notes 2 and 4)Maskable 0xFFE4 18\nUSCI A1/B1 receive UCA1RXIFG, UCB1RXIFG\n(see Note 2)Maskable 0xFFE2 17\nUSCI A1/B1 transmit UCA1TXIFG, UCB1TXIFG\n(see Note 2)Maskable 0xFFE0 16\nReserved (see Notes 9 and 10) Reserved 0xFFDE to 0xFFC0 15 to 0  lowest Reserve d (see Notes 9 and 10) Reserve d 0xFFDE t o 0xFFC0 15 to 0, lowes t\nNOTES: 1. A reset is executed if the CPU tries to fetch instructions from within the module register memory address range (0x0000  −0x01FF)\nor from within unused address ranges.\n2. Multiple source flags.3. Timer_B7 in MSP430F24x(1), MSP430F2410 family has 7 CCRs, Timer_B3 in MSP430F23x family has three CCRs. In T imer_B3,\nthere are only interrupt flags TBCCR0, 1, and 2 CCIFGs, and the interrupt enable bits TBCCTL0, 1, and 2 CCIE.\n4. Interrupt flags are located in the module.\n5. In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.6. In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.7. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot.8. ADC12 is not implemented in the MSP430F24x1 family.9. The address 0xFFDE is used as bootstrap loader security key (BSLSKEY).\nA 0xAA55 at this location disables the BSL completely.\nA zero disables the erasure of the flash if an invalid password is supplied.\n10. The interrupt vectors at addresses 0xFFDE to 0xFFC0 are not used in this device and can be used for regular program code if\nnecessary.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265special function registers\nMost interrupt enable bits are collected in the lowest address space. Special-function register bits not allocated\nto a functional purpose are not physically present in the device. This arrangement provides simple softwareaccess.\ninterrupt enable 1 and 2\nInterrupt Enable register 1\nWDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected.\nActive if watchdog timer is configured as general-purpose timer.\nOFIE Oscillator-fault-interrupt enable\nNMIIE Nonmaskable-interrupt enableACCVIE Flash memory access violation interrupt enable\nInterrupt Enable register 2\nUCA0RXIE USCI_A0 receive-interrupt enableUCA0TXIE USCI_A0 transmit-interrupt enableUCB0RXIE USCI_B0 receive-interrupt enableUCB0TXIE USCI_B0 transmit-interrupt enable\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265interrupt flag register 1 and 2\nInterrupt Flag register 1\nWDTIFG Set on watchdog-timer overflow or security key violation.\nReset on V CC power-on, or a reset condition at the RST /NMI pin in reset mode.\nOFIFG Flag set on oscillator fault\nPORIFG Power-on interrupt flag. Set on V CC power-up.\nRSTIFG External reset interrupt flag. Set on a reset condition at RST /NMI pin in reset mode. Reset\non V CC power−up.\nNMIIFG Set via RST /NMI pin\nInterrupt Flag register 2\nUCA0RXIFG USCI_A0 receive-interrupt flagUCA0TXIFG USCI_A0 transmit-interrupt flagUCB0RXIFG USCI_B0 receive-interrupt flagUCB0TXIFG USCI_B0 transmit-interrupt flag\n\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265memory organization\nMemory\nMain: interrupt vector\nMain: code memorySize\nFlash\nFlash60KB\n0xFFFF to 0xFFC0\n0xFFFF to 0x1100\nRAM (total) Size 2KB\n0x09FF to 0x0200\nInformation memory Size\nFlash256 Byte\n0x10FF to 0x1000\nBoot memory Size\nROM1KB\n0x0FFF to 0x0C00\nRAM Size 2KB\n0x09FF to 0x0200\nPeripherals 16-bit\n8-bit\nSFR0x01FF to 0x0100\n0x00FF to 0x0010\n0x000F to 0x0000\nbootstrap loader (BSL)\nThe MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access\nto the MSP430 memory via the BSL is protected by user-defined password. For complete description of thefeatures of the BSL and its implementation, see the application report Features of the MSP430 Bootstrap Loader\n(literature number SLAA089).\nBSL FUNCTION PM, RTD PACKAGE PINS\nData Transmit 13 - P1.1\nData Receive 22 - P2.2\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265flash memory\nThe flash memory can be programmed via the JTAG port, the BSL, or in-system by the CPU. The CPU can\nperform single-byte and single-word writes to the flash memory. Features of the flash memory include:\n/C0068Flash memory has n segments of main memory and four segments of information memory (A to D) of 64bytes each. Each segment in main memory is 512 bytes in size.\n/C0068Segments 0 to n may be erased in one step, or each segment may be individually erased.\n/C0068Segments A to D can be erased individually, or as a group with segments 0 −n.\nSegments A to D are also called information memory .\n/C0068Segment A contains calibration data. After reset segment A is protected against programming or erasing.\nIt can be unlocked but care should be taken not to erase this segment if the calibration data is required.\n/C0068Flash content integrity check with marginal read modes.\nperipherals\nPeripherals are connected to the CPU through data, address, and control busses and can be handled using\nall instructions. For complete module descriptions, see the MSP430x2xx Family User ’s Guide , literature number\nSLAU144.\noscillator and system clock\nThe clock system in the MSP43F249 family of devices is supported by the basic clock module that includes\nsupport for a 32768-Hz watch crystal oscillator, an internal very-low-power, low-frequency oscillato r, an internal\ndigitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed\nto meet the requirements of both low system cost and low power consumption. The internal DCO provides afast turn-on clock source and stabilizes in less than 1 μs. The basic clock module provides the following clock\nsignals:\n/C0068Auxillary clock (ACLK), sourced from a 32768 −Hz watch crystal, high frequency crystal, or a very low power\nLF oscillator for −40/C0053C to 105 /C0053C operation. For >105 /C0053C, use external clock source.\n/C0068Main clock (MCLK), the system clock used by the CPU\n/C0068Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265calibration data stored in information memory segment A\nCalibration data is stored for the DCO and for the ADC12. It is organized in a tag −length−value (TL V) structure.\nTAGS USED BY THE ADC CALIBRATION TAGS\nNAME ADDRESS VALUE DESCRIPTION\nTAG_DCO_30 0x10F6 0x01 DCO frequency calibration at VCC = 3 V and  TA = 25 /C0053C at calibration\nTAG_ADC12_1 0x10DA 0x10 ADC12_1 calibration tag\nTAG_EMPTY − 0xFE Identifier for empty memory areas\nLABELS USED BY THE ADC CALIBRATION TAGS\nLABEL CONDITION AT CALIBRATION / DESCRIPTION SIZE ADDRESS OFFSET\nCAL_ADC_25T85 INCHx = 0x1010; REF2_5 = 1, T A = 125 /C0053C word 0x000E\nCAL_ADC_25T30 INCHx = 0x1010; REF2_5 = 1, T A = 30 /C0053C word 0x000C\nCAL_ADC_25VREF_FACTOR REF2_5 = 1, T A = 30 /C0053C, IVREF+  = 1.0 mA word 0x000A\nCAL_ADC_15T85 INCHx = 0x1010; REF2_5 = 0, T A = 125 /C0053C word 0x0008\nCAL_ADC_15T30 INCHx = 0x1010; REF2_5 = 0, T A = 30 /C0053C word 0x0006\nCAL_ADC_15VREF_FACTOR REF2_5 = 0, T A = 30 /C0053C, IVREF+  = 0.5 mA word 0x0004\nCAL_ADC_OFFSET External Vref = 1.5 V, f ADC12CLK  = 5 MHz word 0x0002\nCAL_ADC_GAIN_FACTOR External Vref = 1.5 V, f ADC12CLK  = 5 MHz word 0x0000\nCAL_BC1_1MHz − byte 0x0007\nCAL_DCO_1MHz − byte 0x0006\nCAL_BC1_8MHz − byte 0x0005\nCAL_DCO_8MHz − byte 0x0004\nCAL_BC1_12MHz − byte 0x0003\nCAL_DCO_12MHz − byte 0x0002\nCAL_BC1_16MHz − byte 0x0001\nCAL_DCO_16MHz − byte 0x0000\nbrownout, supply voltage supervisor\nThe brownout circuit is implemented to provide the proper internal reset signal to the device during power on\nand power off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below auser-selectable level and supports both supply voltage supervision (the device is automatically reset) andsupply voltage monitoring (SVM, the device is not automatically reset).\nThe CPU begins code execution after the brownout circuit releases the device reset. However, V\nCC may not\nhave ramped to V CC(min)  at that time. The user must ensure that the default DCO settings are not changed until\nVCC reaches V CC(min) . If desired, the SVS circuit can be used to determine when V CC reaches V CC(min) .\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n15 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265digital I/O\nThere are up to six 8-bit I/O ports implemented—ports P1 through P6.\n/C0068All individual I/O bits are independently programmable.\n/C0068Any combination of input, output, and interrupt conditions is possible.\n/C0068Edge-selectable interrupt input capability for all eight bits of ports P1 and P2.\n/C0068Read/write access to port-control registers is supported by all instructions.\n/C0068Each I/O has an individually programmable pullup/pulldown resistor.\nwatchdog timer + (WDT+)\nThe primary function of the WDT+ module is to perform a controlled system restart after a software problem\noccurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed\nin an application, the module can be configured as an interval timer and can generate interrupts at selected timeintervals.\nhardware multiplier\nThe multiplication operation is supported by a dedicated peripheral module. The module performs 16 /C003216,\n16/C00328, 8/C003216, and 8 /C00328 bit operations. The module is capable of supporting signed and unsigned multiplication\nas well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessedimmediately after the operands have been loaded into the peripheral registers. No additional clock cycles are\nrequired.\ntimer_A3\nTimer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiplecapture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compareregisters.\nTIMER_A3 SIGNAL CONNECTIONS\nINPUT PIN\nNUMBERDEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE\nBLOCKMODULE OUTPUT\nSIGNALOUTPUT PIN NUMBER\n12 - P1.0 TACLK TACLK\nACLK ACLK\nTimer NASMCLK SMCLKTimer NA\n21 - P2.1 TAINCLK INCLK\n13 - P1.1 TA0 CCI0A 13 - P1.1\n22 - P2.2 TA0 CCI0B\nCCR0 TA017 - P1.5\nDVSS GNDCCR0 TA027 - P2.7\nDVCC VCC\n14 - P1.2 TA1 CCI1A 14 - P1.2\nCAOUT (internal) CCI1B\nCCR1 TA118 - P1.6\nDVSS GNDCCR1 TA123 - P2.3\nDVCC VCC ADC12 /C0123 (internal)\n15 - P1.3 TA2 CCI2A 15 - P1.3\nACLK (internal) CCI2B\nCCR2 TA219 - P1.7\nDVSS GNDCCR2 TA224 - P2.4\nDVCC VCC\n†Not available in the MSP430F24x1 devices\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265timer_B7\nTimer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple\ncapture/compares, PWM outputs, and interval timing. Timer_B7 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compareregisters.\nTIMER_B7 SIGNAL CONNECTIONS\nINPUT PIN\nNUMBERDEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE\nBLOCKMODULE OUTPUT\nSIGNALOUTPUT PIN NUMBER\n43 - P4.7 TBCLK TBCLK\nACLK ACLK\nTimer NASMCLK SMCLKTimer NA\n43 - P4.7 TBCLK INCLK\n36 - P4.0 TB0 CCI0A 36 - P4.0\n36 - P4.0 TB0 CCI0B\nCCR0 TB0ADC12 /C0123 (internal)\nDVSS GNDCCR0 TB0\nDVCC VCC\n37 - P4.1 TB1 CCI1A 37 - P4.1\n37 - P4.1 TB1 CCI1B\nCCR1 TB1ADC12 /C0123 (internal)\nDVSS GNDCCR1 TB1\nDVCC VCC\n38 - P4.2 TB2 CCI2A 38 - P4.2\n38 - P4.2 TB2 CCI2B\nCCR2 TB2DVSS GNDCCR2 TB2\nDVCC VCC\n39 - P4.3 TB3 CCI3A 39 - P4.3\n39 - P4.3 TB3 CCI3B\nCCR3 TB3DVSS GNDCCR3 TB3\nDVCC VCC\n40 - P4.4 TB4 CCI4A 40 - P4.4\n40 - P4.4 TB4 CCI4B\nCCR4 TB4DVSS GNDCCR4 TB4\nDVCC VCC\n41 - P4.5 TB5 CCI5A 41 - P4.5\n41 - P4.5 TB5 CCI5B\nCCR5 TB5DVSS GNDCCR5 TB5\nDVCC VCC\n42 - P4.6 TB6 CCI6A 42 - P4.6\nACLK (internal) CCI6B\nCCR6 TB6DVSS GNDCCR6 TB6\nDVCC VCC\n†Not available in the MSP430F24x1 devices\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n17 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265timer_B3 (MSP430F23x devices)\nTimer_B3 is a 16-bit timer/counter with seven capture/compare registers. Timer_B3 can support multiple\ncapture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compareregisters.\nTIMER_B3 SIGNAL CONNECTIONS\nINPUT PIN\nNUMBERDEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE\nBLOCKMODULE OUTPUT\nSIGNALOUTPUT PIN NUMBER\n43 - P4.7 TBCLK TBCLK\nACLK ACLK\nTimer NASMCLK SMCLKTimer NA\n43 - P4.7 TBCLK INCLK\n36 - P4.0 TB0 CCI0A 36 - P4.0\n36 - P4.0 TB0 CCI0B\nCCR0 TB0ADC12 (internal)\nDVSS GNDCCR0 TB0\nDVCC VCC\n37 - P4.1 TB1 CCI1A 37 - P4.1\n37 - P4.1 TB1 CCI1B\nCCR1 TB1ADC12 (internal)\nDVSS GNDCCR1 TB1\nDVCC VCC\n38 - P4.2 TB2 CCI2A 38 - P4.2\n38 - P4.2 TB2 CCI2B\nCCR2 TB2DVSS GNDCCR2 TB2\nDVCC VCC\nuniversal serial communications interface (USCI)\nThe USCI modules are used for serial data communication. The USCI module supports synchronous\ncommunication protocols such as SPI (3 or 4 pin) or I2C and asynchronous combination protocols such UART,\nenhanced UART with automatic baudrate detection (LIN), and IrDA.\nThe USCI A module provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.The USCI B module provides support for SPI (3 or 4 pin) and I\n2C.\ncomparator_A+\nThe primary function of the comparator_A+ module is to support precision slope analog −to−digital conversions,\nbattery−voltage supervision, and monitoring of external analog signals.\nADC12\nThe ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR\ncore, sample select control, reference generator, and a 16-word conversion-and-control buffer. Theconversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored withoutany CPU intervention.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map\nPERIPHERAL FILE MAP\nADC12 Interrupt-vector-word register ADC12IV 0x01A8\nInerrupt-enable register ADC12IE 0x01A6\nInerrupt-flag register ADC12IFG 0x01A4\nControl register 1 ADC12CTL1 0x01A2\nControl register 0 ADC12CTL0 0x01A0\nConversion memory 15 ADC12MEM15 0x015E\nConversion memory 14 ADC12MEM14 0x015C\nConversion memory 13 ADC12MEM13 0x015A\nConversion memory 12 ADC12MEM12 0x0158\nConversion memory 11 ADC12MEM11 0x0156\nConversion memory 10 ADC12MEM10 0x0154\nConversion memory 9 ADC12MEM9 0x0152\nConversion memory 8 ADC12MEM8 0x0150\nConversion memory 7 ADC12MEM7 0x014E\nConversion memory 6 ADC12MEM6 0x014C\nConversion memory 5 ADC12MEM5 0x014A\nConversion memory 4 ADC12MEM4 0x0148\nConversion memory 3 ADC12MEM3 0x0146\nConversion memory 2 ADC12MEM2 0x0144\nConversion memory 1 ADC12MEM1 0x0142\nConversion memory 0 ADC12MEM0 0x0140\nADC memory-control register15 ADC12MCTL15 0x008F\nADC memory-control register14 ADC12MCTL14 0x008E\nADC memory-control register13 ADC12MCTL13 0x008D\nADC memory-control register12 ADC12MCTL12 0x008C\nADC memory-control register11 ADC12MCTL11 0x008B\nADC memory-control register10 ADC12MCTL10 0x008A\nADC memory-control register9 ADC12MCTL9 0x0089\nADC memory-control register8 ADC12MCTL8 0x0088\nADC memory-control register7 ADC12MCTL7 0x0087\nADC memory-control register6 ADC12MCTL6 0x0086\nADC memory-control register5 ADC12MCTL5 0x0085\nADC memory-control register4 ADC12MCTL4 0x0084\nADC memory-control register3 ADC12MCTL3 0x0083\nADC memory-control register2 ADC12MCTL2 0x0082\nADC memory-control register1 ADC12MCTL1 0x0081\nADC memory-control register0 ADC12MCTL0 0x0080\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n19 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERAL FILE MAP (CONTINUED)\nTimer_B7 Capture/compare register 6 TBCCR6 0x019E _\nCapture/compare register 5 TBCCR5 0x019C\nCapture/compare register 4 TBCCR4 0x019A\nCapture/compare register 3 TBCCR3 0x0198\nCapture/compare register 2 TBCCR2 0x0196\nCapture/compare register 1 TBCCR1 0x0194\nCapture/compare register 0 TBCCR0 0x0192\nTimer_B register TBR 0x0190\nCapture/compare control 6 TBCCTL6 0x018E\nCapture/compare control 5 TBCCTL5 0x018C\nCapture/compare control 4 TBCCTL4 0x018A\nCapture/compare control 3 TBCCTL3 0x0188\nCapture/compare control 2 TBCCTL2 0x0186\nCapture/compare control 1 TBCCTL1 0x0184\nCapture/compare control 0 TBCCTL0 0x0182\nTimer_B control TBCTL 0x0180\nTimer_B interrupt vector TBIV 0x011E\nTimer_A3 Capture/compare register 2 TACCR2 0x0176 _\nCapture/compare register 1 TACCR1 0x0174\nCapture/compare register 0 TACCR0 0x0172\nTimer_A register TAR 0x0170\nReserved 0x016E\nReserved 0x016C\nReserved 0x016A\nReserved 0x0168\nCapture/compare control 2 TACCTL2 0x0166\nCapture/compare control 1 TACCTL1 0x0164\nCapture/compare control 0 TACCTL0 0x0162\nTimer_A control TACTL 0x0160\nTimer_A interrupt vector TAIV 0x012E\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n20 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERAL FILE MAP (CONTINUED)\nHardware Sum extend SUMEXT 0x013E\nMultiplierResult high word RESHI 0x013C\nResult low word RESLO 0x013A\nSecond operand OP2 0x0138\nMultiply signed +accumulate/operand1 MACS 0x0136\nMultiply+accumulate/operand1 MAC 0x0134\nMultiply signed/operand1 MPYS 0x0132\nMultiply unsigned/operand1 MPY 0x0130\nFlash Flash control 4 FCTL4 0x01BE\nFlash control 3 FCTL3 0x012C\nFlash control 2 FCTL2 0x012A\nFlash control 1 FCTL1 0x0128\nWatchdog Watchdog Timer control WDTCTL 0x0120\nUSCI A0/B0 USCI A0 auto baud rate control UCA0ABCTL 0x005D /\nUSCI A0 transmit buffer UCA0TXBUF 0x0067\nUSCI A0 receive buffer UCA0RXBUF 0x0066\nUSCI A0 status UCA0STAT 0x0065\nUSCI A0 modulation control UCA0MCTL 0x0064\nUSCI A0 baud rate control 1 UCA0BR1 0x0063\nUSCI A0 baud rate control 0 UCA0BR0 0x0062\nUSCI A0 control 1 UCA0CTL1 0x0061\nUSCI A0 control 0 UCA0CTL0 0x0060\nUSCI A0 IrDA receive control UCA0IRRCTL 0x005F\nUSCI A0 IrDA transmit control UCA0IRTCLT 0x005E\nUSCI B0 transmit buffer UCB0TXBUF 0x006F\nUSCI B0 receive buffer UCB0RXBUF 0x006E\nUSCI B0 status UCB0STAT 0x006D\nUSCI B0 I2C Interrupt enable UCB0CIE 0x006C\nUSCI B0 baud rate control 1 UCB0BR1 0x006B\nUSCI B0 baud rate control 0 UCB0BR0 0x006A\nUSCI B0 control 1 UCB0CTL1 0x0069\nUSCI B0 control 0 UCB0CTL0 0x0068\nUSCI B0 I2C slave address UCB0SA 0x011A\nUSCI B0 I2C own address UCB0OA 0x0118\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n21 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERAL FILE MAP (CONTINUED)\nUSCI A1/B1 USCI A1 auto baud rate control UCA1ABCTL 0x00CD /\nUSCI A1 transmit buffer UCA1TXBUF 0x00D7\nUSCI A1 receive buffer UCA1RXBUF 0x00D6\nUSCI A1 status UCA1STAT 0x00D5\nUSCI A1 modulation control UCA1MCTL 0x00D4\nUSCI A1 baud rate control 1 UCA1BR1 0x00D3\nUSCI A1 baud rate control 0 UCA1BR0 0x00D2\nUSCI A1 control 1 UCA1CTL1 0x00D1\nUSCI A1 control 0 UCA1CTL0 0x00D0\nUSCI A1 IrDA receive control UCA1IRRCTL 0x00CF\nUSCI A1 IrDA transmit control UCA1IRTCLT 0x00CE\nUSCI B1 transmit buffer UCB1TXBUF 0x00DF\nUSCI B1 receive buffer UCB1RXBUF 0x00DE\nUSCI B1 status UCB1STAT 0x00DD\nUSCI B1 I2C Interrupt enable UCB1CIE 0x00DC\nUSCI B1 baud rate control 1 UCB1BR1 0x00DB\nUSCI B1 baud rate control 0 UCB1BR0 0x00DA\nUSCI B1 control 1 UCB1CTL1 0x00D9\nUSCI B1 control 0 UCB1CTL0 0x00D8\nUSCI B1 I2C slave address UCB1SA 0x017E\nUSCI B1 I2C own address UCB1OA 0x017C\nUSCI A1/B1 interrupt enable UC1IE 0x0006\nUSCI A1/B1 interrupt flag UC1IFG 0x0007\nComparator_A+ Comparator_A port disable CAPD 0x005B p _\nComparator_A control2 CACTL2 0x005A\nComparator_A control1 CACTL1 0x0059\nBasic Clock Basic clock system control3 BCSCTL3 0x0053\nBasic clock system control2 BCSCTL2 0x0058\nBasic clock system control1 BCSCTL1 0x0057\nDCO clock frequency control DCOCTL 0x0056\nBrownout, SVS SVS control register (reset by brownout signal) SVSCTL 0x0055\nPort P6 Port P6 resistor enable P6REN 0x0013\nPort P6 selection P6SEL 0x0037\nPort P6 direction P6DIR 0x0036\nPort P6 output P6OUT 0x0035\nPort P6 input P6IN 0x0034\nPort P5 Port P5 resistor enable P5REN 0x0012\nPort P5 selection P5SEL 0x0033\nPort P5 direction P5DIR 0x0032\nPort P5 output P5OUT 0x0031\nPort P5 input P5IN 0x0030\nPort P4 Port P4 resistor enable P4REN 0x0011\nPort P4 selection P4SEL 0x001F\nPort P4 direction P4DIR 0x001E\nPort P4 output P4OUT 0x001D\nPort P4 input P4IN 0x001C\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n22 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERAL FILE MAP (CONTINUED)\nPort P3 Port P3 resistor enable P3REN 0x0010\nPort P3 selection P3SEL 0x001B\nPort P3 direction P3DIR 0x001A\nPort P3 output P3OUT 0x0019\nPort P3 input P3IN 0x0018\nPort P2 Port P2 resistor enable P2REN 0x002F\nPort P2 selection P2SEL 0x002E\nPort P2 interrupt enable P2IE 0x002D\nPort P2 interrupt-edge select P2IES 0x002C\nPort P2 interrupt flag P2IFG 0x002B\nPort P2 direction P2DIR 0x002A\nPort P2 output P2OUT 0x0029\nPort P2 input P2IN 0x0028\nPort P1 Port P1 resistor enable P1REN 0x0027\nPort P1 selection P1SEL 0x0026\nPort P1 interrupt enable P1IE 0x0025\nPort P1 interrupt-edge select P1IES 0x0024\nPort P1 interrupt flag P1IFG 0x0023\nPort P1 direction P1DIR 0x0022\nPort P1 output P1OUT 0x0021\nPort P1 input P1IN 0x0020\nSpecial Functions SFR interrupt flag2 IFG2 0x0003 p\nSFR interrupt flag1 IFG1 0x0002\nSFR interrupt enable2 IE2 0x0001\nSFR interrupt enable1 IE1 0x0000\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n23 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265absolute maximum ratings over operating free-air temperature (unless otherwise noted)†\nVoltage applied at V CC to V SS −0.3 V to 4.1 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nVoltage applied to any pin‡ −0.3 V to V CC + 0.3 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nDiode current at any device terminal . ±2 mA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nStorage temperature§, Tstg:Unprogrammed device −55°C to 150 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nProgrammed device −55°C to 125 °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, a nd\nfunctional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditi ons” is not\nimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\n‡All voltages referenced to V SS. The JTAG fuse-blow voltage, V FB, is allowed to exceed the absolute maximum rating. The voltage is applied to\nthe TDI/TCLK pin when blowing the JTAG fuse.\n§Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with pe ak reflow\ntemperatures not higher than classified on the device label on the shipping boxes or reels.\nrecommended operating conditions\nPARAMETER MIN MAX UNITS\nSupply voltage during program execution, V CC AVCC = DV CC = V CC (see Note 1) 1.8 3.6 V\nSupply voltage during flash memory programming, V CC AVCC = DV CC = V CC (see Note 1) 2.2 3.6 V\nSupply voltage, V SS AVSS = DV SS = V SS 0.0 0.0 V\nOperating free-air temperature range, T A −55 125 °C\nFlash temperature rangeRead −55 125 °C\nFlash temperature rangeWrite −55 125 °C\nVCC = 1.8 V,\nDuty cycle = 50% ±10%dc 4.15\nProcessor frequency f SYSYTEM  (maximum MCLK frequency)\n(see Notes 2 and 3 and Figure 1)VCC = 2.7 V,\nDuty cycle = 50% ±10%dc 12 MHz\nVCC ≥ 3.3 V,\nDuty cycle = 50% ±10%dc 16\nNOTES: 1. It is recommended to power AV CC and DV CC from the same source. A maximum difference of 0.3 V between AV CC and DV CC can\nbe tolerated during power-up.\n2. The MSP430 CPU is clocked directly with MCLK.\nBoth the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.\n3. Modules might have a dif ferent maximum input clock specification. See the specification of the respective module in this data sheet.ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ\nÏÏÏÏÏÏÏÏÏ\nÏÏÏÏÏÏÏÏÏ\n4.15 MHz12 MHz16 MHz\n1.8 V 2.2 V 2.7 V 3.3 V 3.6 V\nSupply Voltage −VSystem Frequency −MHz\nÏÏÏÏÏÏÏÏÏÏÏÏSupply voltage range\nduring flash memory\nprogramming\nSupply voltage range\nduring program executionLegend:\n7.5 MHz\nNOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V CC of 2.2 V.\nFigure 1. Operating Area\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n24 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted)\nactive mode supply current into V CC excluding external current  (see Notes 1 and 2)\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\nfDCO = fMCLK  = fSMCLK  = 1 MHz,\nfACLK  = 32 768 Hz−55/C0095C to 105 /C0095C\n22  V275\nI  Active mode (AM)fACLK  = 32,768 H z,\nProgram executes from flash,\nBCSCTL1  CALBC1 1MHZ125/C0095C2.2 V\n295 318\nμA IAM, 1MHzActive mode (AM)\ncurrent (1 MHz)BCSCTL1 = CALBC1_1MHZ,\nDCOCTL =  CALDCO_1MHZ,\nCPUOFF  0  SCG0  0  SCG1  0−55/C0095C to 105 /C0095C\n3 V386μA\n_\nCPUOFF = 0, SCG0 = 0, SCG1 = 0,\nOSCOFF = 0125/C0095C3 V\n417 449\nfDCO = fMCLK  = fSMCLK  = 1MHz,\nfACLK  = 32 768Hz−55/C0095C to 105 /C0095C\n22  V230\nI  Active mode (AM)fACLK  = 32,768H z,\nProgram executes in RAM,\nBCSCTL1  CALBC1 1MHZ125/C0095C2.2 V\n248 267\nμA IAM, 1MHzActive mode (AM)\ncurrent (1 MHz)BCSCTL1 = CALBC1_1MHZ,\nDCOCTL =  CALDCO_1MHZ,\nCPUOFF  0  SCG0  0  SCG1  0−55/C0095C to 105 /C0095C\n3 V321μA\n_\nCPUOFF = 0, SCG0 = 0, SCG1 = 0,\nOSCOFF = 0125/C0095C3 V\n344 370\nfMCLK  = fSMCLK  = \nfACLK  = 32 ,768Hz /8 = 4 ,096Hz ,−55/C0095C to 105 /C0095C\n22  V1.5\nI  Active mode (AM)fACLK = 32 ,768Hz/8 = 4 ,096Hz ,\nfDCO = 0Hz,\nProgram executes in flash,125/C0095C2.2 V\n6 10.5\nμA IAM, 4kHzActive mode (AM)\ncurrent (4 kHz)Program executes in flash ,\nSELMx = 11, SELS = 1,DIVMx = DIVSx = DIVAx = 11,−55/C0095C to 105 /C0095C\n3 V2μA\nDIVMx  DIVSx  DIVAx  11,\nCPUOFF = 0, SCG0 = 1, SCG1 = 0,\nOSCOFF = 0125/C0095C3 V\n7 12.2\nfMCLK  = fSMCLK  = fDCO(0,  0) ≈ 100kHz,\nf   0Hz−55/C0095C to 105 /C0095C\n22  V55\nIAM,100kH Active mode (AM)fACLK  = 0Hz,\nProgram executes in flash,125/C0095C2.2 V\n70 81\nμAIAM,100kH\nzActive mode (AM)\ncurrent (100 kHz)Program executes in flash ,\nRSELx = 0, DCOx = 0,\nCPUOFF = 0  SCG0 = 0  SCG1 = 0−55/C0095C to 105 /C0095C\n3 V67μA\nCPUOFF = 0, SCG0 = 0, SCG1 = 0,\nOSCOFF = 1 125/C0095C3 V\n84 100\nNOTES: 1. All inputs are tied to 0 V or V CC. Outputs do not source or sink any current.\n2. For < 105 /C0095C, the currents are characterized with a micro crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal\nand external load capacitance is chosen to closely match the required 9 pF. For > 105 /C0095C, the currents are characterized using a\n32 kHz external clock source for ACLK..\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n25 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted)\ntypical characteristics − active mode supply current (into DV CC + AV CC)\n0.01.02.03.04.05.06.07.08.0\n1.5 2.0 2.5 3.0 3.5 4.0VCC − Supply Voltage − VActive Mode Current − mA\nFigure 2. Active Mode Current vs V CC, TA = 25 °CfDCO = 1 MHzfDCO = 8 MHzfDCO = 12 MHzfDCO = 16 MHz\n0.01.02.03.04.05.0\n0.0 4.0 8.0 12.0 16.0fDCO − DCO Frequency − MHzActive Mode Current − mA\nFigure 3. Active Mode Current vs DCO FrequencyTA = 25 °CTA = 85 °C\nVCC = 2.2 VVCC = 3 VTA = 25 °CTA = 85 °C\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n26 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted)\nlow-power mode supply current into V CC excluding external current (see Notes 1 and 2)\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\nfMCLK  = 0 MHz,\nfSMCLK  = fDCO = 1 MHz−55/C0095C to 105 /C0095C\n22  V60 μA\nI  Low-power mode 0\n(LPM0) currentfSMCLK  = fDCO = 1 MH z,\nfACLK  = 32,768Hz,\nBCSCTL1  CALBC1 1MHZ125/C0095C2.2 V\n63 88 μA\nILPM0,  1MHz (LPM0) current\n(see Note 3)BCSCTL1 = CALBC1_1MHZ,\nDCOCTL =  CALDCO_1MHZ,\nCPUOFF  1  SCG0  0  SCG1  0−55/C0095C to 105 /C0095C\n3 V75 μA () _\nCPUOFF = 1, SCG0 = 0, SCG1 = 0,\nOSCOFF = 0125/C0095C3 V\n80 98 μA\nfMCLK  = 0MHz,\nf   f    100kHz−55/C0095C to 105 /C0095C\n22  V33 μA\nILPM0,Low-power mode 0\n(LPM0) currentfSMCLK  = fDCO(0,  0) ≈ 100kHz,\nfACLK  = 0Hz,125/C0095C2.2 V\n36 45 μAILPM0 ,\n100kHz(LPM0) current\n(see Note 3)fACLK  = 0Hz ,\nRSELx = 0, DCOx = 0,\nCPUOFF = 1  SCG0 = 0  SCG1 = 0−55/C0095C to 105 /C0095C\n3 V36 μA(see Note 3)CPUOFF = 1, SCG0 = 0, SCG1 = 0,\nOSCOFF = 1 125/C0095C3 V\n40 50 μA\nfMCLK  = fSMCLK  = 0MHz, f DCO = 1 MHz, \nf   32 768Hz−55/C0095C to 105 /C0095C\n22  V20 μA\nILow-power mode 2\n(LPM2) currentfACLK  = 32,768Hz,\nBCSCTL1 = CALBC1_1MHZ,125/C0095C2.2 V\n25 42 μA\nILPM2 (LPM2) current\n(see Note 4)BCSCTL1 = CALBC1 _1MHZ ,\nDCOCTL =  CALDCO_1MHZ,\nCPUOFF = 1  SCG0 = 0  SCG1 = 1−55/C0095C to 105 /C0095C\n3 V23 μA(see Note 4)CPUOFF = 1, SCG0 = 0, SCG1 = 1,\nOSCOFF = 0 125/C0095C3 V\n48 μA\n−55/C0095C 0.8\n25°C\n22  V0.9 1.3\nμA\nfDCO = fMCLK  = fSMCLK  = 0 MHz105°C2.2 V\n15μA\nILow-power mode 3\n(LPM3) currentfDCO = fMCLK  = fSMCLK  = 0 MH z,\nfACLK  = 32,768Hz, 125°C 22\nILPM3,LFXT1 (LPM3) current\n(see Note 4)fACLK  = 32 ,768Hz , \nCPUOFF = 1, SCG0 = 1, SCG1 = 1,\nOSCOFF  0−55/C0095C 0.9(see Note 4)OSCOFF = 025°C\n3 V1 1.4\nμA\n105°C3 V\n17μA\n125°C 27\n−55/C0095C 0.3\n25°C\n22  V0.3 0.9\nμA\nfDCO = fMCLK  = fSMCLK  = 0 MHz105°C2.2 V\n2.5 4.5μA\nILow- power mode 3fDCO = fMCLK  = fSMCLK  = 0 MH z,\nfACLK  from internal LF oscillator (VLO), 125°C 8 15\nILPM3,VLOLow-power mode 3\ncurrent, (LPM3)\n(  Nt 4 )fACLK  from internal LF oscillator (VLO) , \nCPUOFF = 1, SCG0 = 1, SCG1 = 1,\nOSCOFF  0−55/C0095C 0.4 ()\n(see Note 4) OSCOFF = 025°C\n3 V0.4 1\nμA\n105°C3 V\n3.1 5.5μA\n125°C 9 16\nLow-power mode 4 fDCO = fMCLK  = fSMCLK  = 0MHz−55/C0095C 0.1\nILow-power  mode 4\n(LPM4 ) currentfDCO = fMCLK  = fSMCLK  = 0MH z,\nfACLK  = 0Hz, 25°C2.2 V\nand0.1 0.5\nA ILPM4(LPM4) current\n(see Note 5)fACLK  = 0Hz , \nCPUOFF = 1, SCG0 = 1, SCG1 = 1,\nOSCOFF  1105°Cand\n3 V13μA\nOSCOFF = 1125°C3 V\n22\nNOTES: 1. All inputs are tied to 0 V or V CC. Outputs do not source or sink any current.\n2. For < 105 °C, the currents are characterized with a micro crystal CC4V −T1A SMD crystal with a load capacitance of 9 pF.\nThe internal and external load capacitance is chosen to closely match the required 9 pF. For T a > 105 °C, ACLK was sourced from\nan external clock source.\n3. Current for Brownout and WDT+ is included. The WDT+ is clocked by SMCLK.4. Current for Brownout and WDT+ is included. The WDT+ is clocked by ACLK.5. Current for Brownout included.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n27 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265typical characteristics − LPM4 current\n0.01.02.03.04.05.06.07.08.09.010.0\n−40.0−20.0 0.0 20.0 40.0 60.0 80.0 100.0 120.0TA − Temperature − /C0053CILPM4 − Low−power mode current − uA\nVcc = 3.6 V\nTA − Temperature − /C0053CILPM4 − Low−power mode current −\nVcc = 1.8 VVcc = 3 V\nVcc = 2.2V\nFigure 4. I LPM4  − LPM4 Current vs Temperature\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n28 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nSchmitt-trigger inputs − ports P1, P2, P3, P4, P5, P6, RST/NMI , JTAG, XIN, and XT2IN (see Note 6)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\n0.45 V CC 0.75 V CC\nVIT+ Positive-going input threshold voltage 2.2 V 1 1.65 V VIT+ Positive going input threshold voltage\n3 V 1.35 2.25V\n0.25 V CC 0.55 V CC\nVIT− Negative-going input threshold voltage 2.2 V 0.55 1.2 V VIT− Negative going input threshold voltage\n3 V 0.75 1.65V\nV Input voltage hysteresis (V   V )2.2 V 0.2 1\nV Vhys Input voltage hysteresis (V IT+ − VIT−)\n3 V 0.3 1V\nRPull Pullup/pulldown resistorPullup: V IN = V SS, \nPulldown: V IN = V CC20 35 50 k/C0087\nCI Input Capacitance VIN = V SS or V CC 5 pF\nNOTE 6: XIN and XT2IN only in bypass mode\ninputs − ports P1 and P2\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\ntint External interrupt timingPort P1, P2: P1.x to P2.x, external\ntrigger pulse width to set the interrupt\nflag (see Note 1)2.2 V/3 V 20 ns\nt Timer A  Timer B capture timingTA0, TA1, TA2 2.2 V 62\nns tcap Timer_A, Timer_B capture timing\nTB0, TB1, TB2, TB3, TB4, TB5, TB6 3 V 50ns\nfTAext Timer _A, Timer _B clock frequenc y externall yTACLK  TBCLK  INCLK:  t  t2.2 V 8\nMHz\nfTBextTimer _A, Timer _B clock frequency externally\napplied to pinTACLK, TBCLK, INCLK:  t(H) = t(L)3 V 10MHz\nfTAintTimer A  Timer B clock frequency SMCLK or ACLK signal selected2.2 V 8\nMHz\nfTBintTimer_A, Timer_B clock frequency SMCLK or ACLK signal selected\n3 V 10MHz\nNOTE 1: The external signal sets the interrupt flag every time the minimum t (int) parameters are met. It may be set even with trigger signals shorter\nthan t (int).\nleakage current − ports P1, P2, P3, P4, P5, and P6 (see Note 1 and 2)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nIlkg(Px.x) High impedance leakage current See Notes 1 and 2 2.2 V/3 V ±50 nA\nNOTES: 1. The leakage current is measured with V SS or V CC applied to the corresponding pin(s), unless otherwise noted.\n2. The leakage of digital port pins is measured individually . The port pin is selected for input and the pullup/pull −down resistor is\ndisabled..\nstandard inputs − RST /NMI\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nVIL Low-level input voltage 2.2 V/3 V VSS VSS + 0.6 V\nVIH High-level input voltage 2.2 V/3 V  0.8V CC VCC V\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n29 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\noutputs − ports P1, P2, P3, P4, P5, and P6\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nIOH(max)  = −1.5 mA, (see Note 1) 2.2 V VCC − 0.25 VCC\nV High level output voltageIOH(max)  = −6 mA,  (see Note 2) 2.2 V VCC − 0.60 VCCV VOH High-level output voltageIOH(max)  = −1.5 mA,  (see Note 1) 3 V VCC − 0.25 VCCV\nIOH(max)  = −6 mA,  (see Note 2) 3 V VCC − 0.60 VCC\nIOL(max)  = 1.5 mA,  (see Note 1) 2.2 V VSS VSS + 0.25\nV Low level output voltageIOL(max)  = 6 mA,  (see Note 2) 2.2 V VSS VSS + 0.60\nV VOL Low-level output voltage\nIOL(max)  = 1.5 mA,  (see Note 1) 3 V VSS VSS + 0.25V\nIOL(max)  = 6 mA,  (see Note 2) 3 V VSS VSS + 0.60\nNOTES: 1. The maximum total current, I OH(max)  and I OL(max),  for all outputs combined, should not exceed ±12 mA to satisfy the maximum\nvoltage drop specified.\n2. The maximum total current, I OH(max)  and I OL(max),  for all outputs combined, should not exceed ±48 mA to satisfy the maximum\nvoltage drop specified.\noutput frequency − ports P1, P2, P3, P4, P5, and P6\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfPort output frequenc y P1.4/SMCLK, C L = 20 pF, R L = 1 k/C0087 2.2 V DC 10\nMHz fPx.yPort output frequency\nwith loadP1.4/SMCLK , CL = 20 pF , RL = 1 k/C0087 \n(see Notes 1 and 2) 3 V DC 12MHz\nf Clock output frequencyP2.0/ACLK/CA2, P1.4/SMCLK, C L = 20 pF, 2.2 V DC 12\nMHz fPort_CLK Clock output frequencyP2.0/ACLK/CA2 , P1.4/SMCLK , CL = 20 pF ,\nRL = 1 k/C0087  (see Note 2) 3.3 V DC 16MHz\nP1.0/TACLK/CAOUT, C L = 20 pF, LF mode 30 50 70\nP1.0/TACLK/CAOUT, C L = 20 pF, XT1 mode 40 50 60 %\ntDuty cycle of output P1.1/TA0, C L = 20 pF, XT1 mode 40 60%\nt(Xdc)Duty cycle of output\nfrequency P1.1/TA0, C L = 20 pF, DCO 50% − 15 ns 50 50% + 15 ns\nP1.4/SMCLK, C L = 20 pF, XT2 mode 40 60 %\nP1.4/SMCLK, C L = 20 pF, DCO 50% − 15 ns 50% + 15 ns\nNOTES: 1. A resistive divider with 2 times 0.5 k /C0087 between V CC and V SS is used as load. The output is connected to the center tap of the divider.\n2. The output voltage reaches at least 10% and 90% V CC at the specified toggle frequency.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n30 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − outputs\nFigure 5VOL − Low-Level Output Voltage − V0.05.010.015.020.025.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC = 2.2 V\nP4.5TYPICAL LOW-LEVEL OUTPUT CURRENT\nvs\nLOW-LEVEL OUTPUT VOLTAGE\nof one pin\nTA = 25 °C\nTA = 85 °COLI− Typical Low-Level Output Current − mA\nFigure 6VOL − Low-Level Output Voltage − V0.010.020.030.040.050.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC = 3 V\nP4.5TYPICAL LOW-LEVEL OUTPUT CURRENT\nvs\nLOW-LEVEL OUTPUT VOLTAGE\nof one pin\nTA = 25 °C\nTA = 85 °COLI− Typical Low-Level Output Current − mA\nFigure 7VOH − High-Level Output Voltage − V−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC = 2.2 V\nP4.5TYPICAL HIGH-LEVEL OUTPUT CURRENT\nvs\nHIGH-LEVEL OUTPUT VOLTAGE\nof one pin\nTA = 25 °CTA = 85 °COHI− Typical High-Level Output Current − mA\nFigure 8VOH − High-Level Output Voltage − V−50.0−40.0−30.0−20.0−10.00.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC = 3 V\nP4.5TYPICAL HIGH-LEVEL OUTPUT CURRENT\nvs\nHIGH-LEVEL OUTPUT VOLTAGE\nof one pin\nTA = 25 °CTA = 85 °COHI− Typical High-Level Output Current − mA\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n31 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nPOR/brownout reset (BOR) (see Notes 3 and 4)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC(start) Operating voltage dVCC/dt /C0020 3 V/s 0.7 /C0002 V(B_IT−) V\nV(B_IT−) Negative going V CC reset threshold voltage dVCC/dt /C0020 3 V/s 1.71 V\nVhys(B_IT −)VCC reset threshold hysteresis dVCC/dt /C0020 3 V/s 70 130 210 mV\ntd(BOR) BOR reset release delay time 2000 μs\ntreset Pulse length at RST /NMI pin to accept a reset 2.2 V / 3 V 2 μs\nNOTES: 3. The current consumption of the brownout module is included in the I CC current consumption data. The voltage level V (B_IT−) +\nVhys(B_IT −) is ≤ 1.8 V.\n4. During power-up, the CPU begins code execution following a period of t d(BOR)  after V CC = V (B_IT−) + V hys(B_IT −). The default DCO\nsettings must not be changed until V CC ≥ VCC(MIN) , where V CC(min)  is the minimum supply voltage for the desired operating\nfrequency.\nFigure 9. POR/Brownout Reset (BOR) vs Supply Voltage\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n32 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − POR/brownout reset (BOR)\nVCC(drop)VCC\n3 Vtpw\n00.511.52\n0.001 1 1000Typical Conditions\n1 ns 1 ns\ntpw − Pulse Width − μsVCC(drop)− V\ntpw − Pulse Width − μsVCC = 3 V\nFigure 10. V CC(drop)  Level With a Square Voltage Drop to Generate a POR/Brownout Signal\nVCC\n00.511.52\nVCC(drop)tpw\ntpw − Pulse Width − μsVCC(drop)− V3 V\n0.001 1 1000 tf tr\ntpw − Pulse Width − μstf = trTypical ConditionsVCC = 3 V\nFigure 11. V CC(drop)  Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n33 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nSVS (supply voltage supervisor/monitor)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntdVCC/dt > 30 V/ms (see Figure 12) 5 150\nμs t(SVSR)dVCC/dt ≤ 30 V/ms 2000μs\ntd(SVSon) SVSON, switch from VLD = 0 to VLD ≠ 0, V CC = 3 V 20 150 μs\ntsettle VLD ≠ 0‡12 μs\nV(SVSstart) VLD ≠ 0, V CC/dt ≤ 3 V/s (see Figure 12) 1.55 1.7 V\nVLD = 1 70 120 210 mV\nVhys(SVS IT−)VCC/dt ≤ 3 V/s (see Figure 12)VLD = 2 to 140.001 x\nV(SVS_IT −)0.016 x\nV(SVS_IT −) Vhys(SVS _IT−)\nVCC/dt ≤ 3 V/s (see Figure 12), External voltage applied\non A7VLD = 15 4.4 20 mV\nVLD = 1 1.8 1.9 2.05\nVLD = 2 1.94 2.1 2.25\nVLD = 3 2.05 2.2 2.37\nVLD = 4 2.14 2.3 2.48\nVLD = 5 2.24 2.4 2.6\nVLD = 6 2.33 2.5 2.71\nVCC/dt ≤ 3 V/s (see Figure 12 and Figure 13)VLD = 7 2.46 2.65 2.86\nV(SVS IT )VCC/dt ≤ 3 V/s (see Figure 12 and Figure 13)VLD = 8 2.58 2.8 3V V(SVS_IT −)VLD = 9 2.69 2.9 3.13V\nVLD = 10 2.83 3.05 3.29\nVLD = 11 2.94 3.2 3.42\nVLD = 12 3.11 3.35 3.61†\nVLD = 13 3.24 3.5 3.76†\nVLD = 14 3.43 3.7†3.99†\nVCC/dt ≤ 3 V/s (see Figure 12 and Figure 13), External\nvoltage applied on A7VLD = 15 1.1 1.2 1.3\nICC(SVS)§VLD ≠ 0, V CC = 2.2 V/3 V 10 15 μA\n†The recommended operating voltage range is limited to 3.6 V.\n‡tsettle is the settling time that the comparator output must have a stable level after VLD is switched VLD ≠ 0 to a different VLD value somewhere\nbetween 2 and 15. The overdrive is assumed to be >50 mV.\n§The current consumption of the SVS module is not included in the I CC current consumption data.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n34 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265typical characteristics\nVCC(start)AVCC\nV(B_IT−)\nBrownout\nRegionV(SVSstart)V(SVS_IT −)Software sets VLD >0:\nSVS is active\ntd(SVSR)\nundefinedVhys(SVS_IT −)\n01\ntd(BOR)Brownout\n01\ntd(SVSon)td(BOR)\n01Set PORBrown-\nout\nRegion\nSVS Circuit is Active From VLD > to V CC < V( B_IT−)SVS outVhys(B_IT −)\nFigure 12. SVS Reset (SVSR) vs Supply Voltage\n00.511.52\nVCCVCC\n1 ns 1 ns\nVCC(min)tpw\ntpw − Pulse Width − μsVCC(min)− V\n3 V\n1 10 1000\ntf tr\nt − Pulse Width − μs100tpw\n3 V\ntf = trRectangular Drop\nTriangular DropVCC(min)\nFigure 13. V CC(min) : Square Voltage Drop and Triangle Voltage Drop to Generate an SVS Signal (VLD = 1)\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n35 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nmain DCO characteristics\n/C0068All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14\noverlaps RSELx = 15.\n/C0068DCO control bits DCOx have a step size as defined by parameter S DCO.\n/C0068Modulation control bits MODx select how often f DCO(RSEL,DCO+1)  is used within the period of 32 DCOCLK\ncycles. The frequency f DCO(RSEL,DCO)  is used for the remaining cycles. The frequency is an average equal\nto:\nfaverage/C004332/C0032fDCO(RSEL,DCO) /C0032fDCO(RSEL,DCO /C00411)\nMOD/C0032fDCO(RSEL,DCO) /C0041(32/C0042MOD)/C0032fDCO(RSEL,DCO /C00411)\nDCO frequency\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nRSELx < 14 1.8 3.60\nVcc Supply voltage range RSELx = 14 2.2 3.60 V Vcc Supply voltage range\nRSELx = 15 3 3.60V\nfDCO(0,0) DCO frequency (0, 0) RSELx = 0, DCOx = 0,  MODx = 0 2.2 V/3 V 0.06 0.14 MHz\nfDCO(0,3) DCO frequency (0, 3) RSELx = 0, DCOx = 3,  MODx = 0 2.2 V/3 V 0.07 0.17 MHz\nfDCO(1,3) DCO frequency (1, 3) RSELx = 1, DCOx = 3,  MODx = 0 2.2 V/3 V 0.10 0.20 MHz\nfDCO(2,3) DCO frequency (2, 3) RSELx = 2, DCOx = 3,  MODx = 0 2.2 V/3 V 0.14 0.28 MHz\nfDCO(3,3) DCO frequency (3, 3) RSELx = 3, DCOx = 3,  MODx = 0 2.2 V/3 V 0.20 0.40 MHz\nfDCO(4,3) DCO frequency (4, 3) RSELx = 4, DCOx = 3,  MODx = 0 2.2 V/3 V 0.28 0.54 MHz\nfDCO(5,3) DCO frequency (5, 3) RSELx = 5, DCOx = 3,  MODx = 0 2.2 V/3 V 0.39 0.77 MHz\nfDCO(6,3) DCO frequency (6, 3) RSELx = 6, DCOx = 3,  MODx = 0 2.2 V/3 V 0.54 1.06 MHz\nfDCO(7,3) DCO frequency (7, 3) RSELx = 7, DCOx = 3,  MODx = 0 2.2 V/3 V 0.80 1.50 MHz\nfDCO(8,3) DCO frequency (8, 3) RSELx = 8, DCOx = 3,  MODx = 0 2.2 V/3 V 1.10 2.10 MHz\nfDCO(9,3) DCO frequency (9, 3) RSELx = 9, DCOx = 3,  MODx = 0 2.2 V/3 V 1.60 3MHz\nfDCO(10,3) DCO frequency (10, 3) RSELx = 10, DCOx = 3,  MODx = 0 2.2 V/3 V 2.50 4.30 MHz\nfDCO(11,3) DCO frequency (11, 3) RSELx = 11, DCOx = 3,  MODx = 0 2.2 V/3 V 3 5.50 MHz\nfDCO(12,3) DCO frequency (12, 3) RSELx = 12, DCOx = 3,  MODx = 0 2.2 V/3 V 4.30 7.30 MHz\nfDCO(13,3) DCO frequency (13, 3) RSELx = 13, DCOx = 3,  MODx = 0 2.2 V/3 V 6 9.60 MHz\nfDCO(14,3) DCO frequency (14, 3) RSELx = 14, DCOx = 3,  MODx = 0 2.2 V/3 V 8.60 13.90 MHz\nfDCO(15,3) DCO frequency (15, 3) RSELx = 15, DCOx = 3,  MODx = 0 3 V 12 18.50 MHz\nfDCO(15,7) DCO frequency (15, 7) RSELx = 15, DCOx = 7,  MODx = 0 3 V 16 26 MHz\nSRSELFrequency step between\nrange RSEL and RSEL+1SRSEL  = fDCO(RSEL+1,DCO) /fDCO(RSEL,DCO) 2.2 V/3 V 1.35 1.55 2ratio\nSDCOFrequency step betweentap DCO and DCO+1SDCO = fDCO(RSEL,DCO+1) /fDCO(RSEL,DCO) 2.2 V/3 V 1.07 1.08 1.16 ratio\nDuty cycle Measured at P1.4/SMCLK 2.2 V/3 V 40 50 60 %\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n36 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ncalibrated DCO frequencies − tolerance at calibration\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\nFrequency tolerance at calibration 25°C 3 V −1 ±0.2 +1 %\nfCAL(1MHz) 1-MHz calibration valueBCSCTL1= CALBC1_1MHz,\nDCOCTL = CALDCO_1MHz,\nGating time: 5 ms25°C 3 V 0.990 11.010 MHz\nfCAL(8MHz) 8-MHz calibration valueBCSCTL1= CALBC1_8MHz,\nDCOCTL = CALDCO_8MHz,\nGating time: 5 ms25°C 3 V 7.920 88.080 MHz\nfCAL(12MHz) 12-MHz calibration valueBCSCTL1= CALBC1_12MHz,\nDCOCTL = CALDCO_12MHz,\nGating time: 5 ms25°C 3 V 11.88 12 12.12 MHz\nfCAL(16MHz) 16-MHz calibration valueBCSCTL1= CALBC1_16MHz,\nDCOCTL = CALDCO_16MHz,\nGating time: 2 ms25°C 3 V 15.84 16 16.16 MHz\ncalibrated DCO frequencies − tolerance over temperature −55°C to 125 °C\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\n1-MHz tolerance over temperature −55°C to 125 °C 3 V −2.5 ±0.5 +2.5 %\n8-MHz tolerance over temperature −55°C to 125 °C 3 V −2.5 ±1.0 +2.5 %\n12-MHz tolerance over temperature −55°C to 125 °C 3 V −2.5 ±1.0 +2.5 %\n16-MHz tolerance over temperature −55°C to 125 °C 3 V −3.0 ±2.0 +3.0 %\nBCSCTL1 = CALBC1 1MHz,2.2 V 0.970 11.030\nfCAL(1MHz )1-MHz calibration valueBCSCTL1 = CALBC1 _1MHz ,\nDCOCTL = CALDCO_1MHz, −55°C to 125 °C 3 V 0.975 11.025 MHz fCAL(1MHz) 1 MHz calibration value DCOCTL  CALDCO _1MHz,\nGating time: 5 ms55C to 125 C\n3.6 V 0.970 11.030MHz\nBCSCTL1 = CALBC1 8MHz,2.2 V 7.760 88.400\nfCAL(8MHz )8-MHz calibration valueBCSCTL1 = CALBC1 _8MHz ,\nDCOCTL = CALDCO_8MHz, −55°C to 125 °C 3 V 7.800 88.200 MHz fCAL(8MHz) 8 MHz calibration value DCOCTL  CALDCO _8MHz,\nGating time: 5 ms55C to 125 C\n3.6 V 7.600 88.240MHz\nBCSCTL1 = CALBC1 12MHz,2.2 V 11.64 12 12.36\nfCAL(12MHz )12-MHz calibration valueBCSCTL1 = CALBC1 _12MHz ,\nDCOCTL = CALDCO_12MHz, −55°C to 125 °C 3 V 11.64 12 12.36 MHz fCAL(12MHz) 12 MHz calibration value DCOCTL  CALDCO _12MHz,\nGating time: 5 ms55C to 125 C\n3.6 V 11.64 12 12.36MHz\nf 16 MHz calibration valueBCSCTL1= CALBC1_16MHz,\nDCOCTL  CALDCO 16MHz 55°C to 125 °C3 V 15.52 16 16.48\nMHz fCAL(16MHz) 16-MHz calibration value DCOCTL = CALDCO_16MHz,\nGating time: 2 ms−55°C to 125 °C\n3.6 V 15.00 16 16.48MHz\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n37 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ncalibrated DCO frequencies − tolerance over supply voltage V CC\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\n1-MHz tolerance over V CC 25°C 1.8 V to 3.6 V −3 ±2 +3 %\n8-MHz tolerance over V CC 25°C 1.8 V to 3.6 V −3 ±2 +3 %\n12-MHz tolerance over V CC 25°C 2.2 V to 3.6 V −3 ±2 +3 %\n16-MHz tolerance over V CC 25°C 3 V to 3.6 V −6 ±2 +3 %\nfCAL(1MHz)1-MHz calibration\nvalueBCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, \nGating time: 5 ms 25°C 1.8 V to 3.6 V 0.970 11.030 MHz\nfCAL(8MHz)8-MHz calibration\nvalueBCSCTL1= CALBC1_8MHz,DCOCTL = CALDCO_8MHz,\nGating time: 5 ms 25°C 1.8 V to 3.6 V 7.760 88.240 MHz\nfCAL(12MHz)12-MHz calibration\nvalueBCSCTL1= CALBC1_12MHz,DCOCTL = CALDCO_12MHz,\nGating time: 5 ms 25°C 2.2 V to 3.6 V 11.64 12 12.36 MHz\nfCAL(16MHz)16-MHz calibration\nvalueBCSCTL1= CALBC1_16MHz,DCOCTL = CALDCO_16MHz,\nGating time: 2 ms 25°C 3 V to 3.6 V 15.00 16 16.48 MHz\ncalibrated DCO frequencies − overall tolerance\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\n1-MHz tolerance overall −55/C0095C to 125 °C1.8 V to 3.6 V −5 ±2 5 %\n8-MHz tolerance overall −55/C0095C to 125 °C1.8 V to 3.6 V −5 ±2 5 %\n12-MHz tolerance overall −55/C0095C to 125 °C2.2 V to 3.6 V −5 ±2 5 %\n16-MHz tolerance overall −55/C0095C to 125 °C 3 V to 3.6 V −6 ±3 6 %\nfCAL(1MHz)1-MHz calibration\nvalueBCSCTL1= CALBC1_1MHz,DCOCTL = CALDCO_1MHz,\nGating time: 5 ms −55/C0095C to 125 °C1.8 V to 3.6 V 0.950 1 1.05 MHz\nfCAL(8MHz)8-MHz calibration\nvalueBCSCTL1= CALBC1_8MHz,DCOCTL = CALDCO_8MHz,\nGating time: 5 ms −55/C0095C to 125 °C1.8 V to 3.6 V 7.6 8 8.4 MHz\nfCAL(12MHz)12-MHz calibration\nvalueBCSCTL1= CALBC1_12MHz,DCOCTL = CALDCO_12MHz,\nGating time: 5 ms −55/C0095C to 125 °C2.2 V to 3.6 V 11.40 12 12.6 MHz\nfCAL(16MHz)16-MHz calibration\nvalueBCSCTL1= CALBC1_16MHz,DCOCTL = CALDCO_16MHz,\nGating time: 2 ms −55/C0095C to 125 °C 3 V to 3.6 V 15 16 17 MHz\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n38 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − calibrated 1-MHz DCO frequency\nVCC − Supply Voltage − V0.991.001.011.021.031.04\n1.5 2.0 2.5 3.0 3.5 4.0Frequency − MHz\nFigure 14. Calibrated 1 MHz Frequency vs. V CCTA = −40 °C\nTA = 25 °C\nTA = 85 °C\nTA = 105 °C\ntypical characteristics − calibrated 8-MHz DCO frequency\nVCC − Supply Voltage − V7.807.857.907.958.008.058.108.158.20\n1.5 2.0 2.5 3.0 3.5 4.0Frequency − MHz\nFigure 15. Calibrated 8 MHz Frequency vs. V CCTA = −40 °C\nTA = 25 °CTA = 85 °C\nTA = 105 °C\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n39 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − calibrated 12-MHz DCO frequency\nVCC − Supply Voltage − V11.511.711.912.112.312.5\n1.5 2.0 2.5 3.0 3.5 4.0Frequency − MHz\nFigure 16. Calibrated 12-MHz Frequency vs V CCTA = −40 °C\nTA = 25 °C\nTA = 85 °C\nTA = 105 °C\ntypical characteristics − calibrated 16-MHz DCO frequency\nVCC − Supply Voltage − V15.515.615.715.815.916.016.1\n1.5 2.0 2.5 3.0 3.5 4.0Frequency − MHz\nFigure 17. Calibrated 16-MHz Frequency vs V CCTA = −40 °C\nTA = 25 °C\nTA = 85 °C\nTA = 105 °C\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n40 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nwake-up from lower power modes (LPM3/4)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nBCSCTL1= CALBC1_1MHz,\nDCOCTL = CALDCO_1MHz2.2 V/3 V 2\ntDCO clock wake −up time from\nLPM3/4BCSCTL1= CALBC1_8MHz,\nDCOCTL = CALDCO_8MHz2.2 V/3 V 1.5\ns tDCO,LPM3/4 LPM3/4\n(see Note 1)BCSCTL1= CALBC1_12MHz,\nDCOCTL = CALDCO_12MHz2.2 V/3 V 1μs\nBCSCTL1= CALBC1_16MHz,\nDCOCTL = CALDCO_16MHz3 V 1\ntCPU,LPM3/4CPU wake −up time from LPM3/4\n(see Note 2)1/fMCLK  +\ntClock,LPM3/4\nNOTES: 1. The DCO clock wake-up time is measured from the edge of an external wake-up signal (e.g., port interrupt) to the first clock edge\nobservable externally on a clock pin (MCLK or SMCLK).\n2. Parameter applicable only if DCOCLK is used for MCLK.\ntypical characteristics − DCO clock wake-up time from LPM3/4\nDCO Frequency − MHz0.101.0010.00\n0.10 1.00 10.00\nFigure 18. Clock Wake-Up Time From LPM3 vs DCO FrequencyRSELx = 0...11\nRSELx = 12...15DCO Wake Time − /C0109s\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n41 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nDCO with external resistor R OSC (see Note 1)\nPARAMETER TEST CONDITIONS VCC TYP UNIT\nf DCO output frequency with RDCOR = 1,\nRSELx   4  DCOx  3  MODx  02.2 V 1.8\nMHz fDCO,ROSC DCO output frequency with R OSC RSELx  = 4, DCOx = 3, MODx = 0,\nTA = 25 °C 3 V 1.95MHz\nDt Temperature driftDCOR = 1,\nRSELx  = 4, DCOx = 3, MODx = 02.2 V/3 V ±0.1 %/°C\nDV Drift with V CCDCOR = 1,\nRSELx  = 4, DCOx = 3, MODx = 02.2 V/3 V 10 %/V\nNOTE 1: R OSC = 100 k Ω, metal film resistor, type 0257. 0.6 W with 1% tolerance, and T K = ±50 ppm/ °C.\ntypical characteristics − DCO with external resistor R OSC\n0.010.101.0010.00\n10.00 100.00 1000.00 10000.00ROSC − External Resistor − k/C0087DCO Frequency − MHz\nFigure 19. DCO Frequency vs R OSC, \nVCC = 2.2 V, T A = 25 /C0053CRSELx = 4\n0.010.101.0010.00\n10.00 100.00 1000.00 10000.00ROSC − External Resistor − k/C0087DCO Frequency − MHz\nFigure 20. DCO Frequency vs R OSC, \nVCC = 3 V, T A = 25 /C0053CRSELx = 4\n0.000.250.500.751.001.251.501.752.002.252.50\n−50.0−25.0 0.0 25.0 50.0 75.0 100.0TA − Temperature − /C0053CDCO Frequency − MHz\nFigure 21. DCO Frequency vs Temperature, \nVCC = 3 VROSC = 100k\nROSC = 270k\nROSC = 1M\n0.000.250.500.751.001.251.501.752.002.252.50\n2.0 2.5 3.0 3.5 4.0VCC − Supply Voltage − VDCO Frequency − MHz\nFigure 22. DCO Frequency vs V CC, \nTA = 25 /C0053CROSC = 100k\nROSC = 270k\nROSC = 1M\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n42 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ncrystal oscillator, LFXT1, low frequency modes (see Note 4 and 5 )\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfLFXT1,LFLFXT1 oscillator crystal\nfrequency, LF mode 0, 1XTS = 0, LFXT1Sx = 0 or 1 1.8 V to 3.6 V 32,768 Hz\nfLFXT1,LF,logicLFXT1 oscillator logic levelsquare wave input frequency,\nLF modeXTS = 0, LFXT1Sx = 3, \nXCAPx = 01.8 V to 3.6 V 10,000 32,768 50,000 Hz\nOAOscillation allowance for XTS = 0, LFXT1Sx = 0,f\nLFXT1,LF  = 32,768 kHz,\nCL,eff = 6 pF500 k/C0087\nOALFOscillation allowance for \nLF crystals XTS = 0, LFXT1Sx = 0,\nfLFXT1,LF  = 32,768 kHz,\nCL,eff = 12 pF200 k/C0087\nXTS = 0, XCAPx = 0 1 pF\nCIntegrated effective load\ncapacitance  LF modeXTS = 0, XCAPx = 1 5.5 pF\nCL,eff capacitance, LF mode\n(see Note 1)XTS = 0, XCAPx = 2 8.5 pF(see Note 1)\nXTS = 0, XCAPx = 3 11 pF\nDuty cycle LF modeXTS = 0, Measured at P1.4/ACLK,\nfLFXT1,LF  = 32,768 Hz2.2 V/3 V 30 50 70 %\nfFault,LFOscillator fault frequency, LF mode (see Note 3) XTS = 0, LFXT1Sx = 3, XCAPx = 0 (see Notes 2)2.2 V/3 V 10 10,000 Hz\nNOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).\nSince the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For acorrect setup the effective load capacitance should always match the specification of the used crystal.\n2. Measured with logic level input frequency but also applies to operation with crystals.\n3. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fau lt flag.\nFrequencies in between might set the flag.\n4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.\n−  Keep the trace between the device and the crystal as short as possible.\n−  Design a good ground plane around the oscillator pins.\n−  Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.\n−  Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.\n−  Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.\n−  If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.\n−  Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other\ndocumentation. This signal is no longer required for the serial programming adapter.\n5. For T a > 105 °C: Applies only if using an external logic-level clock source. Not applicable when using a crystal or resonator.\ninternal very low power, low frequency oscillator (VLO)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfVLO VLO frequency 2.2 V/3 V 4 12 22 kHz\ndfVLO/dT VLO frequency temperature drift See Note 6 2.2 V/3 V 0.5 %/°C\ndfVLO/dVCC VLO frequency supply voltage drift See Note 7 1.8 V to 3.6 V 4 %/V\nNOTES: 6. Calculated using the box method:\nI version: (MAX( −40 to 85 /C0095C) − MIN(−40 to 85 /C0095C))/MIN( −40 to 85 /C0095C)/(85 /C0095C − (−40/C0095C))\nT version: (MAX( −40 to 105_C) − MIN(−40 to 105_C))/MIN( −40 to 105_C)/(105_C − (−40_C))\n7. Calculated using the box method: (MAX(1.8 to 3.6 V) − MIN(1.8 to 3.6 V))/MIN(1.8 to 3.6 V)/(3.6 V − 1.8 V)\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n43 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ncrystal oscillator, LFXT1, high frequency modes (see Note 5 and 6)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfLFXT1,HF0LFXT1 oscillator crystal frequency,\nHF mode 0XTS = 1, LFXT1Sx = 0, XCAPx = 0 1.8 V to 3.6 V 0.4 1MHz\nfLFXT1,HF1LFXT1 oscillator crystal frequency,HF mode 1XTS = 1, LFXT1Sx = 1, XCAPx = 0 1.8 V to 3.6 V 1 4MHz\nLFXT1 ill t  t l f1.8 V to 3.6 V 2 10\nfLFXT1,HF2LFXT1 oscillator crystal frequency,\nHF mode 2XTS = 1, LFXT1Sx = 2, XCAPx = 0 2.2 V to 3.6 V 2 12 MHz fLFXT1 ,HF2HF mode 2XTS  1, LFXT1Sx  2, XCAPx  0\n3 V to 3.6 V 2 16MHz\nLFXT1 ill t  l i  l l 1.8 V to 3.6 V 0.4 10\nfLFXT1,HF,lo gicLFXT1 oscillator logic level square\nwave input frequency  HF modeXTS = 1, LFXT1Sx = 3, XCAPx = 0 2.2 V to 3.6 V 0.4 12 MHz fLFXT1 ,HF,logicwave  input frequency,  HF modeXTS  1, LFXT1Sx  3, XCAPx  0\n3 V to 3.6 V 0.4 16MHz\nXTS = 1, XCAPx = 0, LFXT1Sx = 0,f\nLFXT1,HF  = 1 MHz,\nCL,eff = 15 pF2700\nOAHFOscillation Allowance for HF\ncrystals\n(refer to Figure 23 and Figure 24)XTS = 1, XCAPx = 0, LFXT1Sx = 1\nfLFXT1,HF  = 4 MHz,\nCL,eff = 15 pF800 /C0087\n(refer to Figure 23 and Figure 24)\nXTS = 1, XCAPx = 0, LFXT1Sx = 2\nfLFXT1,HF  = 16 MHz,\nCL,eff = 15 pF300\nCL,effIntegrated effective load\ncapacitance, HF modeXTS = 1, XCAPx = 0 (see Note 2) 1 pF\nDuty cycle HF modeXTS = 1, XCAPx = 0, Measured atP1.4/SMCLK, f\nLFXT1,HF  = 10 MHz\n2 2 V/3 V40 50 60\n% Duty cycle HF mode\nXTS = 1, XCAPx = 0, Measured at\nP1.4/SMCLK, f LFXT1,HF  = 16 MHz2.2 V/3 V\n40 50 60%\nfFault,HFOscillator fault frequency, HFmode (see Note 4) XTS = 1, LFXT1Sx = 3, XCAPx = 0(see Notes 3)2.2 V/3 V 30 300 kHz\nNOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).\nSince the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For acorrect setup the effective load capacitance should always match the specification of the used crystal.\n2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.\n3. Measured with logic level input frequency but also applies to operation with crystals.\n4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fau lt flag.\nFrequencies in between might set the flag.\n5. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.\n−  Keep the trace between the device and the crystal as short as possible.\n−  Design a good ground plane around the oscillator pins.\n−  Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.\n−  Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.\n−  Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.\n−  If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.\n−  Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other\ndocumentation. This signal is no longer required for the serial programming adapter.\n6. For T a > 105 °C: Applies only if an external logic −lvel clock source is used. Not applicable when using a crystal or a resonator.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n44 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − LFXT1 oscillator in HF mode (XTS = 1)\nCrystal Frequency − MHz10.00100.001000.0010000.00100000.00\n0.10 1.00 10.00 100.00Oscillation Allowance − Ohms\nLFXT1Sx = 1LFXT1Sx = 3\nLFXT1Sx = 2\nFigure 23. Oscillation Allowance vs Crystal Frequency, C L,eff = 15 pF, T A = 25 °C\n0.0100.0200.0300.0400.0500.0600.0700.0800.0900.01000.01100.01200.01300.01400.01500.01600.0\n0.0 4.0 8.0 12.0 16.0 20.0Crystal Frequency − MHzXT Oscillator Supply Current  − uA\nLFXT1Sx = 1LFXT1Sx = 3\nLFXT1Sx = 2\nFigure 24. XT Oscillator Supply Current vs Crystal Frequency, C L,eff = 15 pF, T A = 25 °C\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n45 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ncrystal oscillator, XT2 (see Note 5)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfXT2XT2 oscillator crystal frequency,\nmode 0XT2Sx = 0 1.8 V to 3.6 V 0.4 1MHz\nfXT2XT2 oscillator crystal frequency,mode 1XT2Sx = 1 1.8 V to 3.6 V 1 4MHz\nXT2 ill t  t l f1.8 V to 3.6 V 2 10\nfXT2XT2 oscillator crystal frequency,\nmode 2XT2Sx = 2 2.2 V to 3.6 V 2 12 MHz fXT2mode 2XT2Sx  2\n3 V to 3.6 V 2 16MHz\nXT2 ill t  l i  l l 1.8 V to 3.6 V 0.4 10\nfXT2XT2 oscillator logic level square\nwave input frequencyXT2Sx = 3 2.2 V to 3.6 V 0.4 12 MHz fXT2wave  input frequencyXT2Sx  3\n3 V to 3.6 V 0.4 16MHz\nXT2Sx = 0, f XT2 = 1 MHz,\nCL,eff = 15 pF2700\nOAOscillation allowance(see Figure 23 and Figure 24)XT2Sx = 1, f\nXT2 = 4 MHz,\nCL,eff = 15 pF800 /C0087(see Figure 23 and Figure 24)\nXT2Sx = 2, f XT1,HF  = 16 MHz,\nCL,eff = 15 pF300\nCL,effIntegrated effective loadcapacitance, HF mode \n(see Note 1) See Note 2 1 pF\nDuty cycleMeasured at P1.4/SMCLK,\nfXT2 = 10 MHz\n2 2 V/3 V40 50 60\n% Duty cycle\nMeasured at P1.4/SMCLK,f\nXT2 = 16 MHz2.2 V/3 V\n40 50 60%\nfFaultOscillator fault frequency, HF mode(see Note 4)XT2Sx = 3 (see Note 3) 2.2 V/3 V 30 300 kHz\nNOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).\nSince the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For acorrect setup the effective load capacitance should always match the specification of the used crystal.\n2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.3. Measured with logic level input frequency but also applies to operation with crystals.\n4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fau lt flag.\nFrequencies in between might set the flag.\n5. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.\n−  Keep the trace between the device and the crystal as short as possible.\n−  Design a good ground plane around the oscillator pins.\n−  Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.\n−  Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.\n−  Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.\n−  If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.\n−  Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other\ndocumentation. This signal is no longer required for the serial programming adapter.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n46 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − XT2 oscillator\nCrystal Frequency − MHz10.00100.001000.0010000.00100000.00\n0.10 1.00 10.00 100.00Oscillation Allowance − Ohms\nXT2Sx = 1XT2Sx = 3\nXT2Sx = 2\nFigure 25. Oscillation Allowance vs Crystal Frequency, C L,eff = 15 pF, T A = 25 °C\n0.0100.0200.0300.0400.0500.0600.0700.0800.0900.01000.01100.01200.01300.01400.01500.01600.0\n0.0 4.0 8.0 12.0 16.0 20.0Crystal Frequency − MHzXT Oscillator Supply Current  − uA\nXT2Sx = 1XT2Sx = 3\nXT2Sx = 2\nFigure 26. XT2 Oscillator Supply Current vs Crystal Frequency, C L,eff = 15 pF, T A = 25 °C\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n47 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nTimer_A\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nf Timer A clock frequencyInternal: SMCLK, ACLK,\nExternal: TACLK  INCLK2.2 V 7.5\nMHz fTA Timer_A clock frequency External: TACLK, INCLK,\nDuty cycle = 50% ±10% 3.3 V 16MHz\ntTA,cap Timer_A, capture timing TA0, TA1, TA2 2.2 V/3 V 20 ns\nTimer_B\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nf Timer B clock frequencyInternal: SMCLK, ACLK,\nExternal: TBCLK2.2 V 7.5\nMHz fTB Timer_B clock frequency External: TBCLK,\nDuty cycle = 50% ±10% 3.3 V 16MHz\ntTB,cap Timer_B, capture timing TBx 2.2 V/3 V 20 ns\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n48 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nUSCI (UART mode)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfUSCI USCI input clock frequencyInternal: SMCLK, ACLK\nExternal: UCLK\nDuty cycle = 50% ± 10%fSYSTEM MHz\nfBITCLKBITCLK clock frequency\n(equals Baudrate in MBaud)2.2 V/3 V 1MHz\ntUART receive de glitch time 2.2 V 50 150 600\nns tτUART receive deglitch time\n(see Note 1) 3 V 50 100 600ns\nNOTE 1: Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that puls es are\ncorrectly recognized their width should exceed the maximum specification of the deglitch time.\nUSCI (SPI master mode) (see Figure 27 and Figure 28)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nfUSCI USCI input clock frequencySMCLK, ACLKDuty cycle = 50% ± 10%fSYSTEM MHz\nt SOMI input data setup time2.2 V 110\nns tSU,MI SOMI input data setup time3 V 75ns\nt SOMI input data hold time2.2 V\nns tHD,MI SOMI input data hold time3 Vns\nt SIMO output data valid timeUCLK ed ge to SIMO valid; 2.2 V 30\nns tVALID,MO SIMO output data valid timeUCLK edge to SIMO valid;\nCL = 20 pF 3 V 20ns\nNOTE: fUCxCLK/C00431\n2tLO/C0324HI with tLO/C0324HI/C0119max(tVALID,MO(USCI)/C0041tSU,SI(Slave),tSU,MI(USCI)/C0041tVALID,SO(Slave)).\nFor the slave’s parameters t SU,SI(Slave)  and t VALID,SO(Slave) , see the SPI parameters of the attached slave.\nUSCI (SPI slave mode) (see Figure 29 and Figure 30)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntSTE,LEADSTE lead time\nSTE low to clock2.2 V/3 V 50 ns\ntSTE,LAGSTE lag timeLast clock to STE high2.2 V/3 V 10 ns\ntSTE,ACCSTE access timeSTE low to SOMI data out2.2 V/3 V 50 ns\ntSTE,DISSTE disable timeSTE high to SOMI high impedance2.2 V/3 V 50 ns\nt SIMO input data setup time2.2 V 20\nns tSU,SI SIMO input data setup time3 V 15ns\nt SIMO input data hold time2.2 V 10\nns tHD,SI SIMO input data hold time3 V 10ns\nt SOMI output data valid timeUCLK ed ge to SOMI valid; 2.2 V 75 110\nns tVALID,SO SOMI output data valid timeUCLK edge to SOMI valid;\nCL = 20 pF 3 V 50 75ns\nNOTE: fUCxCLK/C00431\n2tLO/C0324HI with tLO/C0324HI/C0119max(tVALID,MO(Master)/C0041tSU,SI(USCI),tSU,MI(Master)/C0041tVALID,SO(USCI)).\nFor the master’s parameters t SU,MI(Master)  and t VALID,MO(Master)  refer to the SPI parameters of the attached master.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n49 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nUCLKCKPL=0\nCKPL=1\nSIMO1/fUCxCLK\ntLO/HI tLO/HI\nSOMItSU,MI\ntHD,MI\ntVALID,MO\nFigure 27. SPI Master Mode, CKPH = 0\nUCLKCKPL=0\nCKPL=1\nSIMO1/fUCxCLK\ntLO/HI tLO/HI\nSOMItSU,MItHD,MI\ntVALID,MO\nFigure 28. SPI Master Mode, CKPH = 1\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n50 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nSTE\nUCLKCKPL=0\nCKPL=1\nSOMItSTE,ACC tSTE,DIS1/fUCxCLK\ntLO/HI tLO/HI\nSIMOtSU,SI\ntHD,SI\ntVALID,SOtSTE,LEAD tSTE,LAG\nFigure 29. SPI Slave Mode, CKPH = 0\nSTE\nUCLKCKPL=0\nCKPL=1tSTE,LEAD tSTE,LAG\ntSTE,ACC tSTE,DIStLO/HI tLO/HI\ntSU,SItHD,SI\ntVALID,SO\nSOMISIMO1/fUCxCLK\nFigure 30. SPI Slave Mode, CKPH = 1\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n51 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nUSCI (I2C mode) (see Figure 31)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfUSCI USCI input clock frequencyInternal: SMCLK, ACLK\nExternal: UCLK\nDuty cycle = 50% ± 10%fSYSTEM MHz\nfSCL SCL clock frequency 2.2 V/3 V 0 400 kHz\nt Hold time (repeated) STARTfSCL ≤ 100kHz\n2 2 V/3 V4.0\ns tHD,STA Hold time (repeated) STARTfSCL > 100kHz2.2 V/3 V0.6μs\nt Setup time for a repeated STARTfSCL ≤ 100kHz\n2 2 V/3 V4.7\ns tSU,STA Setup time for a repeated STARTfSCL > 100kHz2.2 V/3 V0.6μs\ntHD,DAT Data hold time 2.2 V/3 V 0 ns\ntSU,DAT Data setup time 2.2 V/3 V 250 ns\ntSU,STO Setup time for STOP 2.2 V/3 V 4.0 μs\ntPulse width of spikes suppressed b y 2.2 V 50 150 600\nns tSPPulse width of spikes suppressed by\ninput filter 3 V 50 100 600ns\nSDA\nSCL1/fSCL\ntHD,DATtSU,DATtHD,STA tSU,STA tHD,STA\ntSU,STOtSP\nFigure 31. I2C Mode Timing\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n52 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nComparator_A+ (see Note 1)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nI CAON  1  CARSEL  0  CAREF  02.2 V 25 40\nμA I(DD) CAON = 1, CARSEL = 0, CAREF = 0\n3 V 45 60μA\nICAON = 1, CARSEL = 0, \nCAREF  1/2/3  no load at2.2 V 30 50\nμA I(Refladder/Refdiode) CAREF = 1/2/3, no load at\nP2.3/CA0/TA1 and P2.4/CA1/TA2 3 V 45 71μA\nV(IC)Common-mode input\nvoltageCAON  = 1 2.2 V/3 V 0 VCC−1 V\nV(Ref025)Voltage @ 0.25 VCCnode\nVCCPCA0 = 1, CARSEL = 1, CAREF = 1,\nno load at P2.3/CA0/TA1 and\nP2.4/CA1/TA22.2 V/3 V 0.23 0.24 0.25\nV(Ref050)Voltage @ 0.5VCCnode\nVCCPCA0 = 1, CARSEL = 1, CAREF = 2,\nno load at P2.3/CA0/TA1 and\nP2.4/CA1/TA22.2 V/3 V .47 0.48 0.5\nV (see Figure 35 and Figure 36)PCA0 = 1, CARSEL = 1, CAREF = 3,\nno load at P2 3/CA0/TA1 and2.2 V 390 480 540\nmV V(RefVT) (see Figure 35 and Figure 36) no load at P2.3/CA0/TA1 and\nP2.4/CA1/TA2  T A = 85 °C 3 V 400 490 550mV\nV(offset) Offset voltage See Note 2 2.2 V/3 V −30 30 mV\nVhys Input hysteresis CAON = 1 2.2 V/3 V 0 0.7 1.4 mV\nTA = 25 °C, Overdrive 10 mV, 2.2 V 80 165 300\nns\ntLow to hi gh and hi gh to low TA = 25 C, Overdrive 10 mV ,\nWithout filter: CAF=0 3 V 70 120 270ns\nt(response)Low to high and high to low \n(see Note 3)TA = 25 °C, Overdrive 10 mV, 2.2 V 1.4 1.9 2.8\nμsTA = 25 C, Overdrive 10 mV ,\nWith filter: CAF = 1 3 V 0.9 1.5 2.2μs\nNOTES: 1. The leakage current for the Comparator_A terminals is identical to I lkg(Px.x)  specification.\n2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements.\nThe two successive measurements are then summed together.\n3. The response time is measured at P2.2/CAOUT/TA0/CA4 with an input voltage step, with Comparator_A+ already enabled \n(CAON = 1). If CAON is set at the same time, a settling time of up to 300 ns is added to the response time.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n53 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\n_+CAON\n0\n1V+0\n1CAF\nLow Pass Filter\nτ ≈ 2.0 μsTo Internal\nModules\nSet CAIFG\nFlagCAOUTV−VCC\n10 V\n0\nFigure 32. Block Diagram of Comparator_A Module\nOverdrive VCAOUT\nt(response) V+V−\n400 mV\nFigure 33. Overdrive Definition\nCASHORT\n1\nComparator_A+\nCASHORT = 1CA1 CA0\nVIN+\n−IOUT = 10 μA\nFigure 34. Comparator_A+ Short Resistance Test Condition\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n54 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nTA − Free-Air Temperature − °C400450500550600650\n−45−25−51 53 55 57 59 5VCC = 3 V\nFigure 35. V (RefVT ) vs Temperature, V CC = 3 VV(REFVT)− Reference Volts −mV\nTypical\nFigure 36. V (RefVT ) vs Temperature, V CC = 2.2 VTA − Free-Air Temperature − °C400450500550600650\n−45−25−51 53 55 57 59 5VCC = 2.2 VV(REFVT)− Reference Volts −mV\nTypical\nVIN/VCC − Normalized Input Voltage − V/V1.0010.00100.00\n0.0 0.2 0.4 0.6 0.8 1.0Short Resistance − kOhms\nFigure 37. Short Resistance vs V IN/VCCVCC = 1.8 V\nVCC = 3.6 VVCC = 2.2V\nVCC = 3 V\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n55 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\n12-bit ADC, power supply and input range conditions\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nAVCC Analog supply voltageAVCC and DV CC are connected together\nAVSS and DV SS are connected together\nV(AVSS)  = V (DVSS)  = 0 V2.2 3.6 V\nV(P6.x/Ax)Analog input voltage\nrange (see Note 2)All P6.0/A0 to P6.7/A7 terminals. Analoginputs selected in ADC12MCTLx register,\nP6Sel.x = 1, 0 ≤ x ≤ 7, \nV\n(AVSS)  ≤ VP6.x/Ax  ≤ V(AVCC)0 VAVCC V\nIOperating supply current\ninto AV  terminal fADC12CLK  = 5 MHz, ADC12ON = 1,\nREFON  0  SHT0  0  SHT1  02.2 V 0.65 0.8\nmA IADC12 into AV CC terminal \n(see Note 3)REFON = 0, SHT0 = 0, SHT1 = 0,\nADC12DIV = 0 3 V 0.8 1mA\nIOperating supply current\ni A V  il  fADC12CLK  = 5 MHz, ADC12ON = 0, \nREFON = 1, REF2_5V = 13 V 0.5 0.7 mA\nIREF+pg p p y\ninto AV CC terminal \n(see Note 4)fADC12CLK = 5 MHz, ADC12ON = 0, 2.2 V 0.5 0.7\nmA (see Note 4)fADC12CLK  = 5 MHz , ADC12ON = 0 , \nREFON = 1, REF2_5V = 0 3 V 0.5 0.7mA\nCI †Input capacitanceOnly one terminal can be selected at one\ntime, P6.x/Ax2.2 V 40 pF\nRI†Input MUX ON resistance 0V ≤ VAx ≤ VAVCC 3 V 2000 Ω\n†Not production tested, limits verified by design\nNOTES: 1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.\n2. The analog input voltage range must be within the selected reference voltage range V R+ to V R− for valid conversion results.\n3. The internal reference supply current is not included in current consumption parameter I ADC12 .\n4. The internal reference current is supplied via terminal AV CC. Consumption is independent of the ADC12ON control bit, unless a\nconversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.\n12-bit ADC, external reference (see Note 1)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nVeREF+Positive externalreference voltage inputVeREF+  > V REF−/VeREF− (see Note 2) 1.4 VAVCC V\nVREF−/VeREF−Negative external\nreference voltage inputVeREF+  > V REF−/VeREF− (see Note 3) 0 1.2 V\n(VeREF+−\nVREF−/VeREF−)Differential external\nreference voltage inputVeREF+  > V REF−/VeREF− (see Note 4) 1.4 VAVCC V\nIVeREF+ Static input current 0V ≤ VeREF+  ≤ VAVCC 2.2 V/3 V ±1 μA\nIVREF−/VeREF− Static input current 0V ≤ VeREF− ≤ VAVCC 2.2 V/3 V ±1 μA\nNOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C i, is also\nthe dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow therecommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.\n2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduc ed\naccuracy requirements.\n3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with redu ced\naccuracy requirements.\n4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be appli ed with\nreduced accuracy requirements.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n56 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\n12-bit ADC, built-in reference\nPARAMETER TEST CONDITIONS TA VCC MIN TYP MAX UNIT\nREF2 _5V = 1 (2.5 V), −55°C to 105 °C 3 V 2.4 2.5 2.6\nVPositive built-in\nreference voltageREF2 _5V = 1 (2 .5 V), \nIVREF+ max ≤IVREF+ ≤IVREF+ min 125°C 3 V 2.37 2.5 2.64\nV VREF+ reference voltage\noutput REF2 _5V = 0 (1.5 V), −55°C to 105 °C2.2 V/3 V 1.44 1.5 1.56V\noutput REF2 _5V = 0 (1 .5 V), \nIVREF+ max ≤IVREF+ ≤IVREF+ min 125°C 2.2V / 3 V 1.42 1.5 1.57\nAVCC minimumREF2_5V = 0, \n IVREF+ max ≤IVREF+ ≤IVREF+ min2.2\nAVCC(min)AVCC minimum\nvoltage, Positive\nbuilt-in referenceREF2_5V = 1, \n−0.5mA ≤IVREF+ ≤IVREF+ min2.8 Vbuilt in reference\nactiveREF2_5V = 1, \n−1mA ≤IVREF+ ≤IVREF+ min2.9\nILoad current out of 2.2 V 0.01 −0.5\nmA IVREF+Load current out of\nVREF+  terminal 3 V 0.01 −1mA\nIVREF+  = 500 μA ± 100 μA\nAnalog input voltage 0 75 V; 2.2 V ±2\nI  †Load-current\nregulation VAnalog input voltage ~0.75 V; \nREF2_5V = 0 3 V ±2\nLSB IL(VREF)+  † regulation V REF+\nterminalIVREF+  = 500 μA ± 100 μA, \nAnalog input voltage ~1.25 V, \nREF2_5V = 13 V ±2LSB\nI  ‡Load current\nregulation VIVREF+  =100 μA → 900 μA, \nC 5 μF  ax 0 5 × V  3 V 20 ns IDL(VREF)  +‡regulation V REF+\nterminalCVREF+ =5 μF, ax ~0.5 × VREF+  \nError of conversion result ≤ 1 LSB3 V 20 ns\nCVREF+Capacitance at pin\nVREF+  (see Note 1)REFON =1,\n0 mA ≤ IVREF+ ≤IVREF+ max2.2 V/3 V 5 10 μF\nTREF+†Temperature\ncoefficient of built-in\nreferenceIVREF+  is a constant in the range\nof 0 mA ≤ IVREF+  ≤ 1 mA2.2 V/3 V ±100 ppm/ °C\ntREFON†Settle time of\ninternal reference\nvoltage (see\nFigure 38 and Note2)IVREF+  = 0.5 mA, C VREF+  = 10 μF,\nVREF+  = 1.5 V, V AVCC  = 2.2 V17 ms\n†Not production tested, limits characterized\n‡Not production tested, limits verified by design\nNOTES: 1. The internal buffer operational amplifier and the accuracy specifications require an external capacitor. All INL and DN L tests uses\ntwo capacitors between pins V REF+  and AV SS and V REF−/VeREF− and AV SS: 10- μF tantalum and 100-nF ceramic.\n2. The condition is that the error in a conversion started after t REFON  is less than ±0.5 LSB. The settling time depends on the external\ncapacitive load.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n57 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nCVREF+\n1 μF\n0\n1 ms 10 ms 100 ms t REFONtREFON  ≈.66 x C VREF+  [ms]  with C VREF+  in μF100 μF\n10 μF\nFigure 38. Typical Settling Time of Internal Reference t REFON  vs External Capacitor on V REF+\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n58 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\n+\n−\n10μF 100 nFAVSSMSP430F261x\nMSP430F241x\n+\n−\n+\n−\n10μF 100 nF10μF 100 nFAVCC10μF 100 nFDVSSDVCCFrom\nPower\nSupply\nApply\nExternal\nReference+\n−\nApply External Reference [V eREF+ ]\nor Use Internal Reference [V REF+ ] VREF+  or  V eREF+\nVREF−/VeREF−\nFigure 39. Supply Voltage and Reference Voltage Design V REF−/VeREF− External Supply\n+\n−\n10μF 100 nFAVSSMSP430F261x\nMSP430F241x\n+\n−\n10μF 100 nFAVCC10μF 100 nFDVSSDVCCFrom\nPower\nSupply+\n−\nApply External Reference [V eREF+ ]\nor Use Internal Reference [V REF+ ] VREF+  or  V eREF+\nVREF−/VeREF−Reference Is Internally\nSwitched to AV SS\nFigure 40. Supply Voltage and Reference Voltage Design V REF−/VeREF− = AV SS, Internally Connected\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n59 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\n12-bit ADC, timing parameters\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfADC12CLKFor specified performance of ADC12\nlinearity parameters2.2V/3 V 0.45 5 6.3 MHz\nfADC12OSCInternal ADC12oscillatorADC12DIV=0, f ADC12CLK =fADC12OSC 2.2 V/ 3 V 3.7 5 6.3 MHz\nt Conversion timeCVREF+  ≥ 5 μF, Internal oscillator, \nfADC12OSC  = 3.7 MHz to 6.3 MHz2.2 V/ 3 V 2.06 3.51\ns tCONVERT Conversion timeExternal f ADC12CLK  from ACLK, MCLK, or\nSMCLK: ADC12SSEL ≠ 013 ×ADC12DIV ×1\n/fADC12CLKμs\ntADC12ON†Turn-on settling\ntime of the ADCSee Note 1 100 ns\ntS†Sampling timeRS = 400 Ω, RI = 1000 Ω, CI = 30 pF 3 V 1220\nns tSample†Sampling timeRS = 400 Ω, RI = 1000 Ω, CI = 30 pF\nτ = [R S + RI] × CI;(see Note 2) 2.2 V 1400ns\n†Limits verified by design\nNOTES: 1. The condition is that the error in a conversion started after t ADC12ON  is less than ±0.5 LSB. The reference and input signal are already\nsettled.\n2. Approximately ten Tau ( τ) are needed to get an error of less than ±0.5 LSB:\ntSample  = ln(2n+1) x (R S + R I) x C I+ 800 ns where n = ADC resolution = 12, R S = external source resistance.\n12-bit ADC, linearity parameters\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nE Integral linearity error1.4 V ≤ (VeREF+  − VREF−/VeREF−) min ≤ 1.6 V\n2 2 V/3 V±1.7\nLSB EI Integral linearity error1.6 V < (V eREF+  − VREF−/VeREF−) min ≤  [VAVCC ]2.2 V/3 V±1.7LSB\nEDDifferential linearity\nerror(VeREF+  − VREF−/VeREF−)min ≤ (VeREF+  − VREF−/VeREF−),\nCVREF+  = 10 μF (tantalum) and 100 nF (ceramic)2.2 V/3 V ±1 LSB\nEO Offset error(VeREF+  − VREF−/VeREF−)min ≤ (VeREF+  − VREF−/VeREF−),\nInternal impedance of source R S < 100 Ω,\nCVREF+  = 10 μF (tantalum) and 100 nF (ceramic)2.2 V/3 V ±2 ±4 LSB\nEG Gain error(VeREF+  − VREF−/VeREF−)min ≤ (VeREF+  − VREF−/VeREF−),\nCVREF+  = 10 μF (tantalum) and 100 nF (ceramic)2.2 V/3 V ±1.1 ±2 LSB\nETTotal unadjusted\nerror(VeREF+  − VREF−/VeREF−)min ≤ (VeREF+  − VREF−/VeREF−),\nCVREF+  = 10 μF (tantalum) and 100 nF (ceramic)2.2 V/3 V ±2 ±5 LSB\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n60 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\n12-bit ADC, temperature sensor and built-in V MID\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nIOperatin g suppl y current into REFON = 0, INCH = 0Ah, 2.2 V 40 120\nA ISENSOROperating supply current into\nAVCC terminal (see Note 1)REFON = 0 , INCH = 0Ah ,\nADC12ON = 1, T A = 25 /C0095C 3 V 60 160μA\nV†See Note 2ADC12ON = 1, INCH = 0Ah, 2.2 V 986\nmV VSENSOR†See Note 2ADC12ON = 1 , INCH = 0Ah , \nTA = 0°C 3 V 986mV\nTC†ADC12ON  1  INCH  0Ah2.2 V 3.55 3.55 ±3%\nmV/°C TCSENSOR†ADC12ON = 1, INCH = 0Ah3 V 3.55 3.55 ±3%mV/°C\nt†Sample time required if channel ADC12ON = 1, INCH = 0Ah, 2.2 V 30\ns tSENSOR(sample)†Sample time required if channel\n10 is selected (see Note 3)ADC12ON = 1 , INCH = 0Ah ,\nError of conversion result ≤1 LSB 3 V 30μs\nICurrent into divider at channel 11ADC12ON  1  INCH  0Bh2.2 V NA\nA IVMIDCurrent into divider at channel 11\n(see Note 4)ADC12ON = 1, INCH = 0Bh,3 V NAμA\nV AV  divider at channel 11ADC12ON = 1, INCH = 0Bh, 2.2 V 1.1 1.1 ±0.04\nV VMID AVCC divider at channel 11ADC12ON = 1 , INCH = 0Bh ,\nVMID is ~0.5 × VAVCC 3 V 1.5 1.5 ±0.04V\ntSample time required if channel ADC12ON = 1, INCH = 0Bh, 2.2 V 1400\nns tVMID(sample)Sample time required if channel\n11 is selected (see Note 5)ADC12ON = 1 , INCH = 0Bh ,\nError of conversion result ≤ 1 LSB 3 V 1220ns\n†Limits characterized\nNOTES: 1. The sensor current I SENSOR  is consumed if (ADC12ON = 1 and REFON=1) or (ADC12ON=1 and INCH = 0Ah and sample signal\nis high). When REFON = 1, I SENSOR  is already included in I REF+ .\n2. The temperature sensor of fset can be as much as ±20/C0095C. A single-point calibration is recommended in order to minimize the of fset\nerror of the built-in temperature sensor.\n3. The typical equivalent impedance of the sensor is 51 k Ω. The sample time required includes the sensor-on time t SENSOR(on) .\n4. No additional current is needed. The V MID is used during sampling.\n5. The on-time t VMID(on)  is included in the sampling time t VMID(sample) ; no additional on time is needed.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n61 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nflash memory\nPARAMETERTEST\nCONDITIONSVCC MIN TYP MAX UNIT\nVCC(PGM/\nERASE) Program and erase supply voltage 2.2 3.6 V\nfFTG Flash timing generator frequency 257 476 kHz\nIPGM Supply current from DV CC during program 2.7 V/ 3.6 V 3 5 mA\nIERASE Supply current from DV CC during erase 2.7 V/ 3.6 V 3 7 mA\ntCPT Cumulative program time See Note 1 2.7 V/ 3.6 V 4 ms\ntCMErase Cumulative mass erase time See Note 2 2.7 V/ 3.6 V 200 ms\nProgram/erase endurance 104105cycles\ntRetention Data retention duration TJ = 25 °C 100 years\ntWord Word or byte program time 35\ntBlock,  0 Block program time for first byte or word 30\ntBlock,  1-63 Block program time for each additional byte or word\nSee Note 321\nttBlock,  End Block program end-sequence wait timeSee Note 36tFTG\ntMass  Erase Mass erase time (see Note 4) 10593\ntSeg Erase Segment erase time 4819\nNOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming\nmethods: individual word/byte write and block write modes.\n2. The mass erase duration generated by the flash timing generator is at least 11.1ms ( = 5297 ×1/fFTG,max = 5297 ×1/476kHz). To\nachieve the required cumulative mass erase time the Flash Controller’s mass erase operation can be repeated until this time is met.\n(A worst case minimum of 19 cycles are required).\n3. These values are hardwired into the Flash Controller’s state machine (t FTG = 1/f FTG).\n4. To erase the complete code area the mass erase has to be performed once with a dummy address in the range of the lower 64kB\nFlash addresses and once with the dummy address in the upper 64kB Flash addresses.\n5. Additional Flash retention documentation located in application report (SLAA392)\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n62 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nRAM\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVRAMh See Note 1 CPU halted 1.6 V\nNOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution\nshould take place during this supply voltage condition.\nJTAG interface\nPARAMETERTEST\nCONDITIONSVCC MIN TYP MAX UNIT\nf TCK input frequency See Note 12.2 V 0 5\nMHz fTCK TCK input frequency See Note 13 V 0 10MHz\nRInternal Internal pullup resistance on TMS, TCK, TDI/TCLK See Note 2 2.2 V/ 3 V 25 60 90 kΩ\nNOTES: 1. f TCK may be restricted to meet the timing requirements of the module selected.\n2. TMS, TDI/TCLK, and TCK pullup resistors are implemented in all versions.\nJTAG fuse (see Note 1)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVCC(FB) Supply voltage during fuse-blow condition TA = 25 °C 2.5 V\nVFB Voltage level on TDI/TCLK for fuse blow: F versions 6 7 V\nIFB Supply current into TDI/TCLK during fuse blow 100 mA\ntFB Time to blow fuse 1 ms\nNOTE 1: Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched\nto bypass mode.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n63 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265APPLICATION INFORMATION\nPort P1 pin schematic: P1.0 to P1.7, input/output with Schmitt trigger\n\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n64 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P1.0 to P1.7 pin functions\nPIN NAME (P1 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P1.X) X FUNCTIONP1DIR.x P1SEL.x\nP1.0/TACLK 0P1.0 (I/O) I: 0; O: 1 0 /\nTimer_A3.TACLK 0 1\nCAOUT 1 1\nP1.1/TA0 1P1.1 (I/O) I: 0; O: 1 0 /\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.2/TA1 2P1.2 (I/O) I: 0; O: 1 0 /\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.3/TA2 3P1.3 (I/O) I: 0; O: 1 0 /\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.4/SMCLK 4P1.4 (I/O) I: 0; O: 1 0 /\nSMCLK 1 1\nP1.5/TA0 5P1.5 (I/O) I: 0; O: 1 0 /\nTimer_A3.CCI0A 0 1\nTimer_A3.TA0 1 1\nP1.6/TA1 6P1.6 (I/O) I: 0; O: 1 0 /\nTimer_A3.CCI0A 0 1\nTimer_A3.TA1 1 1\nP1.7/TA2 7P1.7 (I/O) I: 0; O: 1 0 /\nTimer_A3.CCI0A 0 1\nTimer_A3.TA2 1 1\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n65 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P2 pin schematic: P2.0 to P2.4, P2.6, and P2.7, input/output with Schmitt trigger\n\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n66 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P2.0 to P2.4, P2.6, and P2.7 pin functions\nPIN NAME (P2 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P2.X) X FUNCTIONCAPD.x P2DIR.x P2SEL.x\nP2.0/ACLK/CA2 0P2.0 (I/O) 0 I: 0; O: 1 0 //\nACLK 0 1 1\nCA2 1 X X\nP2.1/TAINCLK/CA3 1P2.1 (I/O) 0 I: 0; O: 1 0 //\nTimer_A3.INCLK 0 0 1\nDVSS 0 1 1\nCA3 1 X X\nP2.2/CAOUT/TA0/ 2P2.2 (I/O) 0 I: 0; O: 1 0 // /\nCA4CAOUT 0 1 1\nTA0 0 0 1\nCA4 1 X X\nP2.3/CA0/TA1 3P2.3 (I/O) 0 I: 0; O: 1 0 //\nTimer_A3.TA1 0 1 1\nCA0 1 X X\nP2.4/CA1/TA2 4P2.4 (I/O) 0 I: 0; O: 1 0 //\nTimer_A3.TA2 0 1 X\nCA1 1 X 1\nP2.6/ADC12CLK†/ 6P2.6 (I/O) 0 I: 0; O: 1 0 /† /\nCA6ADC12CLK† 0 1 1\nCA6 1 X X\nP2.7/TA0/CA7 7P2.7 (I/O) 0 I: 0; O: 1 0 //\nTimer_A3.TA0 0 1 1\nCA7 1 X X\n† MSP430F24x and MSP430F23x devices only\nNOTE: X: Don’t care.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n67 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P2 pin schematic: P2.5, input/output with Schmitt trigger\nPort P2.5 pin functions\nPIN NAME (P2 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P2.X) X FUNCTIONCAPD DCOR P2DIR.5 P2SEL.5\nP2.5/R OSC/CA5 5P2.5 (I/O) 0 0 I: 0; O: 1 0 /OSC/\nROSC 0 1 X X\nDVSS 0 0 1 1\nCA5 1 or selected 0 X X\nNOTE: X: Don’t care.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n68 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P3 pin schematic: P3.0 to P3.7, input/output with Schmitt trigger\nPort P3.0 to P3.7 pin functions\nPIN NAME (P3 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P3.X) X FUNCTIONP3DIR.x P3SEL.x\nP3.0/UCB0STE/ 0P3.0 (I/O) I: 0; O: 1 0 //\nUCA0CLKUCB0STE/UCA0CLK (see Notes 2 and 4) X 1\nP3.1/UCB0SIMO/ 1P3.1 (I/O) I: 0; O: 1 0 //\nUCB0SDAUCB0SIMO/UCB0SDA (see Notes 2 and 3) X 1\nP3.2/UCB0SOMI/ 2P3.2 (I/O) I: 0; O: 1 0 //\nUCB0SCLUCB0SOMI/UCB0SCL (see Notes 2 and 3) X 1\nP3.3/UCB0CLK/ 3P3.3 (I/O) I: 0; O: 1 0 //\nUCA0STEUCB0CLK/UCA0STE (see Note 2) X 1\nP3.4/UCA0TXD/ 4P3.4 (I/O) I: 0; O: 1 0 //\nUCA0SIMOUCA0TXD/UCA0SIMO (see Note 2) X 1\nP3.5/UCA0RXD/ 5P3.5 (I/O) I: 0; O: 1 0 //\nUCA0SOMIUCA0RXD/UCA0SOMI (see Note 2) X 1\nP3.6/UCA1TXD†/\n†6P3.6 (I/O) I: 0; O: 1 0 / /\nUCA1SIMO†UCA1TXD†/UCA1SIMO† (see Note 2) X 1\nP3.7/UCA1RXD†/\n†7P3.7 (I/O) I: 0; O: 1 0 / /\nUCA1SOMI†UCA1RXD†/UCA1SOMI† (see Note 2) X 1\n† MSP430F24x and MSP430F24x1 devices only\nNOTES: 1. X: Don’t care.\n2. The pin direction is controlled by the USCI module.3. In case the I2C functionality is selected the output drives only the logical 0 to V\nSS level.\n4. UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output USCI A/B0 will\nbe forced to 3 −wire SPI mode if 4 −wire SPI mode is selected.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n69 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P4 pin schematic: P4.0 to P4.7, input/output with Schmitt trigger\nPort P4.0 to P4.7 pin functions\nPIN NAME (P4 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P4.X) X FUNCTIONP4DIR.x P4SEL.x\nP4.0/TB0 0P4.0 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI0A and Timer_B7.CCI0B 0 1\nTimer_B7.TB0 1 1\nP4.1/TB1 1P4.1 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI1A and Timer_B7.CCI1B 0 1\nTimer_B7.TB1 1 1\nP4.2/TB2 2P4.2 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI2A and Timer_B7.CCI2B 0 1\nTimer_B7.TB2 1 1\nP4.3/TB3†3P4.3 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI3A and Timer_B7.CCI3B†0 1\nTimer_B7.TB3†1 1\nP4.4/TB4†4P4.4 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI4A and Timer_B7.CCI4B†0 1\nTimer_B7.TB4†1 1\nP4.5/TB5†5P4.5 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI5A and Timer_B7.CCI5B†0 1\nTimer_B7.TB5†1 1\nP4.6/TB6†6P4.6 (I/O) I: 0; O: 1 0 /\nTimer_B7.CCI6A and Timer_B7.CCI6B†0 1\nTimer_B7.TB6†1 1\nP4.7/TBCLK 7P4.7 (I/O) I: 0; O: 1 0 /\nTimer_B7.TBCLK 0 1\n† MSP430F24x and MSP430F24x1 devices only\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n70 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P5 pin schematic: P5.0 to P5.3, input/output with Schmitt trigger\nPort P5.0 to P5.3 pin functions\nPIN NAME (P5 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P5.X) X FUNCTIONP5DIR.x P5SEL.x\nP5.0/UCB1STE†/\n†0P5.0 (I/O) I: 0; O: 1 0 / /\nUCA1CLK†UCB1STE†/UCA1CLK† (see Notes  2 and 4) X 1\nP5.1/UCB1SIMO†/\n†1P5.1 (I/O) I: 0; O: 1 0 / /\nUCB1SDA†UCB1SIMO†/UCB1SDA† (see Notes 2 and 3) X 1\nP5.2/UCB1SOMI†/\n†2P5.2 (I/O) I: 0; O: 1 0 / /\nUCB1SCL†UCB1SOMI†/UCB1SCL† (see Notes 2 and 3) X 1\nP5.3/UCB1CLK†/\n†3P5.3 (I/O) I: 0; O: 1 0 / /\nUCA1STE†UCB1CLK†/UCA1STE† (see Note 2) X 1\n†† MSP430F24x and MSP430F24x1 devices only\nNOTES: 1. X: Don’t care.\n2. The pin direction is controlled by the USCI module.3. In case the I2C functionality is selected the output drives only the logical 0 to V\nSS level.\n4. UCA01CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output USCI A/B1 will\nbe forced to 3 −wire SPI mode if 4 −wire SPI mode is selected.\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n71 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P5 pin schematic: P5.4 to P5.7, input/output with Schmitt trigger\nPort P5.4 to P5.7 pin functions\nPIN NAME (P5 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P5.X) X FUNCTIONP5DIR.x P5SEL.x\nP5.4/MCLK 4P5.4 (I/O) I: 0; O: 1 0 /\nMCLK 1 1\nP5.5/SMCLK 5P5.5 (I/O) I: 0; O: 1 0 /\nSMCLK 1 1\nP5.6/ACLK 6P5.6 (I/O) I: 0; O: 1 0 /\nACLK 1 1\nP5.7/TBOUTH/ 7P5.7 (I/O) I: 0; O: 1 0 //\nSVSOUTTimer_B7.TBOUTH 0 1\nSVSOUT 1 1\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n72 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P6 pin schematic: P6.0 to P6.6, input/output with Schmitt trigger\nPort P6.0 to P6.6 pin functions\nPIN NAME (P6 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P6.X) X FUNCTIONP6DIR.x P6SEL.x CAPD.x\nP6.0/A0†0P5.0 (I/O) I: 0; O: 1 0 0 /\nA0†X X 1\nP6.1/A1†1P5.1 (I/O) I: 0; O: 1 0 0 /\nA1†X X 1\nP6.2/A2†2P5.2 (I/O) I: 0; O: 1 0 0 /\nA2†X X 1\nP6.3/A3†3P5.3 (I/O) I: 0; O: 1 0 0 /\nA3†X X 1\nP6.4/A4†4P5.4 (I/O) I: 0; O: 1 0 0 /\nA4†X X 1\nP6.5/A5†5P5.5 (I/O) I: 0; O: 1 0 0 /\nA5†X X 1\nP6.6/A6†6P6.6 (I/O) I: 0; O: 1 0 0 /\nA6†X X 1\n† MSP430F24x and MSP430F23x devices only\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n73 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P6 pin schematic: P6.7, input/output with Schmitt trigger\nPort P6.7 pin functions\nPIN NAME (P6 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P6.X) X FUNCTIONP6DIR.x P6SEL.x CAPD.x\nP6.7/A7/SVSIN 7P6.7 (I/O) I: 0; O: 1 0 0 //\nDVSS 1 1 0\nA7 X X 1\nSVSIN (VLD = 15) X X 1\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n74 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265APPLICATION INFORMATION\nJTAG pins (TMS, TCK, TDI/TCLK, TDO/TDI), input/output with Schmitt trigger\nTDITDO\nTMS\nTCKTestJTAG\nand\nEmulation\nModuleBurn & Test\nFuseControlled by JTAGControlled by JTAG\nControlled\nby JTAG\nDVCC\nDVCC\nDVCC During Programming Activity and\nDuring Blowing of the Fuse, Pin\nTDO/TDI Is Used to Apply the Test\nInput Data for JTAG CircuitryTDO/TDI\nTDI/TCLK\nTMS\nTCKFuseDVCC\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n75 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265APPLICATION INFORMATION\nJTAG fuse check mode\nMSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity\nof the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse checkcurrent, I\nTF, of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TDI/TCLK pin to ground if the fuse is not burned.\nCare must be taken to avoid accidentally activating the fuse check mode and increasing overall system power\nconsumption.\nActivation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the\nTMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse checkmode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the\nfuse check mode has the potential to be activated.\nThe fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see\nFigure 41). Therefore, the additional current flow can be prevented by holding the TMS pin high (defaultcondition).\nTime TMS Goes Low After POR\nTMS\nITF\nITDI/TCLK\nFigure 41. Fuse Check Mode Current\nMSP430F249-EP\nMIXED SIGNAL MICROCONTROLLER\n 2008\n76 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Data Sheet Revision History\nLITERATURE\nNUMBERSUMMARY\nSLAS584 Product Preview release\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F249MPMEP ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 125 M430F249M\nPMEP\nV62/09601-01XE ACTIVE LQFP PM64160RoHS & Green NIPDAU Level-3-260C-168 HR -55 to 125 M430F249M\nPMEP\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF MSP430F249-EP :\n•Catalog: MSP430F249\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nMSP430F249MPMEP PM LQFP 641608 X 20 150 315135.9762015.213.113\nV62/09601-01XE PM LQFP 641608 X 20 150 315135.9762015.213.113PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\nwww.ti.comPACKAGE OUTLINE\nC64X 0.27\n0.17 60X 0.5PIN 1 ID\n0.05 MIN4X 7.5\n0.08 TYP12.211.8\n(0.13) TYP\n1.6 MAXB\nNOTE 310.29.8\nANOTE 310.29.8\n0.750.450.25\nGAGE PLANE\n-70(1.4)PLASTIC QUAD FLATPACKLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MS-026. 1\n16\n17 32334849 64\n0.08 C A B\nSEE DETAIL A0.08SEATING PLANE\nDETAIL A\nSCALE: 14DETAIL  A\nTYPICALSCALE  1.400\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND64X (1.5)\n64X (0.3)\n(11.4)(11.4) 60X (0.5)\n(R0.05) TYPLQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\nSYMM64 49\n17 3233481\n16\nMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METAL\nSOLDER MASK METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (1.5)\n64X (0.3)\n60X (0.5)\n(R0.05) TYP(11.4)\n(11.4)LQFP - 1.6 mm max height PM0064A\nPLASTIC QUAD FLATPACK\n4215162/A   03/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM64 49\n17 3233481\n16\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:8X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430F249MPMEP

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8 V to 3.6 V
  - Flash Memory Programming Voltage: 2.2 V to 3.6 V
- **Current Ratings**:
  - Active Mode: 270 μA at 1 MHz, 2.2 V
  - Standby Mode (VLO): 0.3 μA
  - Off Mode (RAM Retention): 0.1 μA
- **Power Consumption**: 
  - Active Mode: 270 μA at 1 MHz
  - Low-Power Modes: 
    - LPM0: 63 μA
    - LPM1: 75 μA
    - LPM2: 25 μA
    - LPM3: 0.3 μA
    - LPM4: 0.1 μA
- **Operating Temperature Range**: -55 °C to 125 °C
- **Package Type**: 64-Pin QFP (LQFP)
- **Special Features**:
  - 16-bit RISC architecture
  - Ultra-low power consumption with multiple low-power modes
  - Integrated 12-bit ADC with internal reference
  - Multiple timers (Timer_A and Timer_B)
  - Four Universal Serial Communication Interfaces (USCI)
  - On-chip comparator
  - Brownout detector and supply voltage supervisor
  - Bootstrap loader for programming without external voltage
- **Moisture Sensitive Level**: MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The **MSP430F249MPMEP** is a mixed-signal microcontroller from Texas Instruments, part of the MSP430 family, designed for ultra-low power applications. It features a 16-bit RISC CPU optimized for low power consumption, making it suitable for battery-operated devices. The microcontroller includes a variety of integrated peripherals such as a 12-bit analog-to-digital converter (ADC), timers, and communication interfaces, which enhance its versatility in various applications.

#### Typical Applications:
The MSP430F249MPMEP is commonly used in:
- **Sensor Systems**: Ideal for applications requiring data acquisition from sensors due to its integrated ADC.
- **Industrial Control**: Suitable for automation and control systems where low power consumption is critical.
- **Handheld Meters**: Perfect for portable measurement devices that require efficient power management.
- **Wearable Devices**: Its low power modes make it suitable for wearable technology that relies on battery longevity.
- **Data Logging**: Can be used in applications that require periodic data collection and processing.

This microcontroller is particularly advantageous in scenarios where power efficiency and performance are paramount, making it a popular choice in the embedded systems market.