<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1702646680">
  <File Type="ROUTE-PWR" Name="Red_CA_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Red_CA.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="Red_CA_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Red_CA_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="Red_CA.msk"/>
  <File Type="ROUTE-CLK" Name="Red_CA_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="Red_CA.vdi"/>
  <File Type="BG-BIT" Name="Red_CA.bit"/>
  <File Type="BG-DRC" Name="Red_CA.drc"/>
  <File Type="BG-BGN" Name="Red_CA.bgn"/>
  <File Type="BG-BIN" Name="Red_CA.bin"/>
  <File Type="BITSTR-RBT" Name="Red_CA.rbt"/>
  <File Type="BITSTR-NKY" Name="Red_CA.nky"/>
  <File Type="BITSTR-BMM" Name="Red_CA_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="Red_CA.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Red_CA_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="Red_CA.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Red_CA.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="Red_CA_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Red_CA.hwdef"/>
  <File Type="PLACE-IO" Name="Red_CA_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Red_CA_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Red_CA_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Red_CA_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Red_CA_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="Red_CA_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Red_CA_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Red_CA_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Red_CA_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Red_CA_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="Red_CA_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="Red_CA_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Red_CA_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Red_CA_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Red_CA_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Red_CA_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="Red_CA_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Red_CA_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Red_CA_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="Red_CA_opt.dcp"/>
  <File Type="PLACE-DCP" Name="Red_CA_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="Red_CA_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Red_CA_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="Red_CA_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Red_CA_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Red_CA_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Red_CA_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Red_CA_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Red_CA_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="Red_CA.pdi"/>
  <File Type="RCFI_FILE" Name="Red_CA.rcfi"/>
  <File Type="CFI_FILE" Name="Red_CA.cfi"/>
  <File Type="RNPI_FILE" Name="Red_CA.rnpi"/>
  <File Type="NPI_FILE" Name="Red_CA.npi"/>
  <File Type="RBD_FILE" Name="Red_CA.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/RED_CA_vivado/FF_D.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../simula_red_f_alta_verilog_testbench/project_1/project_1.srcs/sources_1/imports/RED_CA_vivado/FF_D.vhd"/>
        <Attr Name="ImportTime" Val="1599699006"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RED_CA_vivado/celula.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../simula_red_f_alta_verilog_testbench/project_1/project_1.srcs/sources_1/imports/RED_CA_vivado/celula.vhd"/>
        <Attr Name="ImportTime" Val="1607546301"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RED_CA_vivado/ngate.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/RED_CA_vivado/Red_CA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../simula_red_f_alta_verilog_testbench/project_1/project_1.srcs/sources_1/imports/RED_CA_vivado/Red_CA.vhd"/>
        <Attr Name="ImportTime" Val="1607545947"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Red_CA"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
