#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 18 22:02:26 2022
# Process ID: 556
# Current directory: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19868 E:\OneDrive - UNSW\Computer Engineering\COMP3211\vivado projects\project\vote-counter\vivado project\group_project.xpr
# Log file: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/vivado.log
# Journal file: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
move_files -fileset sim_1 [get_files  {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd}}]
set_property top full_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_1b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/new/regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regn'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'program_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_4b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_4b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_16b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2to1_16b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/addr_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'addr_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/rol_8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rol_8b'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/swap.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'swap'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/xor_tag.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_tag'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/new/rol_8b_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rol_8b_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/new/swap_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'swap_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/regnld.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regnld'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'rec_tag_in' expects 8 [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.984 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-975] left bound value <39> of slice is out of range [31:0] of array <sig_rec_swap> [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:256]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-975] left bound value <95> of slice is out of range [65:0] of array <sig_sm_swap_out> [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:265]
ERROR: [VRFC 10-664] expression has 137 elements ; expected 98 [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:265]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 106 elements ; expected 98 [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:265]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <97> is out of range [65:0] of array <sig_sm_swap_out> [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:275]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 9 elements ; formal 'b3' expects 8 [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd:319]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.regnld [\regnld(n=25)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=8)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=66)\]
Compiling architecture behavioural of entity xil_defaultlib.swap [swap_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=98)\]
Compiling architecture behavioural of entity xil_defaultlib.rol_8b [rol_8b_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=73)\]
Compiling architecture behavioural of entity xil_defaultlib.xor_tag [xor_tag_default]
Compiling architecture behavioural of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.addr_unit [addr_unit_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=54)\]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_vote_counter_core [pipeline_vote_counter_core_defau...]
Compiling architecture behavioral of entity xil_defaultlib.full_tb
Built simulation snapshot full_TB_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Warning: File test_input.txt could not be opened
on HDL file E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd line 35
Time resolution is 1 ps
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /full_TB/input_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
ERROR: File test_input.txt is not open. Cannot call endfile on it
Time: 20 ns  Iteration: 0  Process: /full_TB/stimulus
  File: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd

HDL Line: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd:70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.regnld [\regnld(n=25)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=8)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=66)\]
Compiling architecture behavioural of entity xil_defaultlib.swap [swap_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=98)\]
Compiling architecture behavioural of entity xil_defaultlib.rol_8b [rol_8b_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=73)\]
Compiling architecture behavioural of entity xil_defaultlib.xor_tag [xor_tag_default]
Compiling architecture behavioural of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.addr_unit [addr_unit_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=54)\]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_vote_counter_core [pipeline_vote_counter_core_defau...]
Compiling architecture behavioral of entity xil_defaultlib.full_tb
Built simulation snapshot full_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Warning: File test_input.txt could not be opened
on HDL file E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd line 35
Time resolution is 1 ps
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /full_TB/input_file was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
ERROR: File test_input.txt is not open. Cannot call endfile on it
Time: 20 ns  Iteration: 0  Process: /full_TB/stimulus
  File: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd

HDL Line: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd:70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.984 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/full_TB/uut/clk}} {{/full_TB/uut/reset}} {{/full_TB/uut/send}} {{/full_TB/uut/rec_in}} {{/full_TB/uut/rec_tag_in}} {{/full_TB/uut/busy}} {{/full_TB/uut/sig_pc_state}} {{/full_TB/uut/sig_tag_gen_sm}} {{/full_TB/uut/sig_busy}} {{/full_TB/uut/sig_sec_load}} {{/full_TB/uut/sig_sec_sm}} {{/full_TB/uut/sig_rec_sm}} {{/full_TB/uut/sig_tag_sm}} {{/full_TB/uut/sig_sm_swap_in}} {{/full_TB/uut/sig_sm_swap_out}} {{/full_TB/uut/sig_sec_swap}} {{/full_TB/uut/sig_rec_swap}} {{/full_TB/uut/sig_tag_swap}} {{/full_TB/uut/sig_swap_rol_in}} {{/full_TB/uut/sig_a3}} {{/full_TB/uut/sig_a2}} {{/full_TB/uut/sig_a1}} {{/full_TB/uut/sig_a0}} {{/full_TB/uut/sig_tag_gen_swap}} {{/full_TB/uut/sig_swap_rol_out}} {{/full_TB/uut/sig_sec_rol}} {{/full_TB/uut/sig_rec_rol}} {{/full_TB/uut/sig_tag_rol}} {{/full_TB/uut/sig_rol_xor_in}} {{/full_TB/uut/sig_b3}} {{/full_TB/uut/sig_b2}} {{/full_TB/uut/sig_b1}} {{/full_TB/uut/sig_b0}} {{/full_TB/uut/sig_tag_gen_rol}} {{/full_TB/uut/sig_rol_xor_out}} {{/full_TB/uut/sig_rec_xor}} {{/full_TB/uut/sig_tag_xor}} {{/full_TB/uut/sig_tag_out}} {{/full_TB/uut/sig_cmp_result_xor}} {{/full_TB/uut/sig_rec_addr_xor}} {{/full_TB/uut/sig_tot_addr_xor}} {{/full_TB/uut/sig_xor_mem_in}} {{/full_TB/uut/sig_tag_gen_xor}} {{/full_TB/uut/sig_cmp_result_mem}} {{/full_TB/uut/sig_tag_gen_mem}} {{/full_TB/uut/sig_rec_addr_mem}} {{/full_TB/uut/sig_tot_addr_mem}} {{/full_TB/uut/sig_xor_mem_out}} {{/full_TB/uut/sig_sec_out}} {{/full_TB/uut/sig_write_en}} 
save_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}}
set_property xsim.view {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -view {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Warning: File test_input.txt could not be opened
on HDL file E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd line 35
Time resolution is 1 ps
open_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.984 ; gain = 0.000
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File test_input.txt is not open. Cannot call endfile on it
Time: 20 ns  Iteration: 0  Process: /full_TB/stimulus
  File: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd

HDL Line: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd:70
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.984 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1014.984 ; gain = 0.000
current_wave_config {full_TB_behav.wcfg}
full_TB_behav.wcfg
add_wave {{/full_TB/uut/data_mem/sig_data_mem}} 
save_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_memory'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.regnld [\regnld(n=25)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=8)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=66)\]
Compiling architecture behavioural of entity xil_defaultlib.swap [swap_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=98)\]
Compiling architecture behavioural of entity xil_defaultlib.rol_8b [rol_8b_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=73)\]
Compiling architecture behavioural of entity xil_defaultlib.xor_tag [xor_tag_default]
Compiling architecture behavioural of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.addr_unit [addr_unit_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=54)\]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_vote_counter_core [pipeline_vote_counter_core_defau...]
Compiling architecture behavioral of entity xil_defaultlib.full_tb
Built simulation snapshot full_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -view {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Warning: File test_input.txt could not be opened
on HDL file E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd line 35
Time resolution is 1 ps
open_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File test_input.txt is not open. Cannot call endfile on it
Time: 20 ns  Iteration: 0  Process: /full_TB/stimulus
  File: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd

HDL Line: E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/imports/testbench/full_TB.vhd:70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.418 ; gain = 28.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -view {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.562 ; gain = 0.000
save_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.srcs/sources_1/new/pipeline_vote_counter_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_vote_counter_core'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.program_counter [program_counter_default]
Compiling architecture behavioural of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.regnld [\regnld(n=25)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=8)\]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=66)\]
Compiling architecture behavioural of entity xil_defaultlib.swap [swap_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=98)\]
Compiling architecture behavioural of entity xil_defaultlib.rol_8b [rol_8b_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=73)\]
Compiling architecture behavioural of entity xil_defaultlib.xor_tag [xor_tag_default]
Compiling architecture behavioural of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.addr_unit [addr_unit_default]
Compiling architecture behavior of entity xil_defaultlib.regn [\regn(n=54)\]
Compiling architecture behavioral of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_vote_counter_core [pipeline_vote_counter_core_defau...]
Compiling architecture behavioral of entity xil_defaultlib.full_tb
Built simulation snapshot full_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -view {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1071.223 ; gain = 0.711
save_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj full_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
"xelab -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c7549dd6045449b08a788e30ecda1b88 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_TB_behav xil_defaultlib.full_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/group_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_TB_behav -key {Behavioral:sim_1:Functional:full_TB} -tclbatch {full_TB.tcl} -view {{E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
source full_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1365.828 ; gain = 0.000
save_wave_config {E:/OneDrive - UNSW/Computer Engineering/COMP3211/vivado projects/project/vote-counter/vivado project/full_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 00:04:43 2022...
