// SPDX-FileCopyrightText: © 2026 Andreas Wendleder
// SPDX-License-Identifier: CERN-OHL-S-2.0

package borg.link

import chisel3._
import chisel3.util._
import borg.GpuMemIO
import hutt.HuttBus

class BorgLinkSlaveIO(val p: LinkParams) extends Bundle {

  /** To Borg's `mmio` port.  Borg declares `Flipped(HuttBus(10))`, so the adapter
    * takes the unflipped side: it drives `req` and receives `resp`.
    */
  val mmio = new HuttBus(10)

  /** To Borg's `gpuMem` port.  Borg is the master, so the adapter is the memory side. */
  val gpuMem = Flipped(new GpuMemIO)

  val dnPins = Input(new LinkPins(p.w))
  val upPins = Output(new LinkPins(p.w))

  /** Credit we return for consumed M.A packets. */
  val dnCred = Output(Bool())

  /** Credit the far side returns for our V.A packets. */
  val upCred = Input(Bool())

  val linkFast = Input(Bool())
  /** `link_narrow` strap: halve the lanes at runtime. Only load-bearing when
    * the build is narrowCapable; see LinkParams. */
  val narrow   = Input(Bool())
  val linkUp   = Output(Bool())
  val linkErr  = Output(Bool())

  /** Internal state worth seeing from outside the package when the chip does
    * not come up. See BorgLinkClockGenIO's dbg fields for why training progress
    * in particular is the signal that separates the plausible causes. */
  val dbgTrainGood = Output(UInt(log2Ceil(p.trainBeats + 1).W))
  val dbgChanged   = Output(Bool())
  val dbgRxErr     = Output(Bool())
  val dbgRxParity  = Output(Bool())
  val dbgTxBusy    = Output(Bool())
}

/** ASIC-side link adapter: the bridge between the pins and Borg's own ports.
  *
  * == Why the four interface hazards dissolve ==
  *
  * The governing principle is that '''both adapters stay in Borg's clock domain and
  * only the flit stream crosses'''.  Nothing about Borg's timing contract is
  * transported over a wire, so:
  *
  *  1. `gpuMem.ready` is a one-cycle pulse with no backpressure.  It is never
  *     transported; this adapter '''generates it locally''' when the V.D response
  *     arrives.
  *  2. `gpuMem.req`/`wr` are level-held with no accept handshake.  That is a
  *     feature here, not a problem: it makes the protocol latency-tolerant by
  *     construction.  They are level-sampled in `sVIdle`, exactly as
  *     `MemoryController`'s own idle state does.
  *  3. `mmio.req.ready` and `resp.valid` are gated by `rast.io.autoRunStall` and can
  *     be '''withdrawn mid-flight'''.  Holding `resp.ready` unconditionally high in
  *     `sMResp` means the only event that matters is a fire, so a
  *     withdrawn-then-reasserted `valid` needs no state at all.
  *  4. `waccept` is a per-word burst pull.  It never crosses a wire: the adapter
  *     pulses it locally at one word per cycle to drain the whole burst into
  *     `vBuf` '''before''' transmitting.  That is also what satisfies [[LinkTx]]'s
  *     atomicity requirement -- a packet cannot stall once started.
  *
  * `BorgTestWrapper` already models hazard 3 correctly and was the template.
  *
  * Received traffic is gated on `linkUp` because the training pattern keeps `v`
  * asserted with valid parity, so [[LinkRx]] will decode garbage packets from it.
  */
class BorgLinkSlave(val p: LinkParams) extends Module {
  val io = IO(new BorgLinkSlaveIO(p))

  val clkgen = Module(new BorgLinkClockGen(p, isMaster = false))
  val tx     = Module(new LinkTx(p))
  val rx     = Module(new LinkRx(p, isDn = true))

  clkgen.io.linkFast  := io.linkFast
  clkgen.io.narrow    := io.narrow
  clkgen.io.farLinkUp := false.B
  clkgen.io.rxPins    := io.dnPins

  val beatEn = clkgen.io.beatEn
  val linkUp = clkgen.io.linkUp
  io.linkUp := linkUp

  tx.io.beatEn := beatEn
  tx.io.narrow := io.narrow
  rx.io.beatEn := beatEn
  rx.io.narrow := io.narrow
  rx.io.pins   := io.dnPins
  io.upPins    := tx.io.pins

  // Errors are only latched from a defined resynchronization point: the first
  // idle beat seen after link_up. Until then the receiver may still be chewing
  // on the far side's training pattern -- link_up rises here as soon as the
  // phase locks, but the master only stops training once farLinkUp has
  // propagated back, so training beats (which carry v=1) are still arriving and
  // get decoded as packets. Whether that leaves the receiver mid-packet when
  // training stops depends purely on how the training word happens to decode:
  // at w=16 it forms a 1-flit packet and completes every beat, at w=8 the two
  // beats assemble into a 3-flit header and it does not. Gating on the gap --
  // which LinkTx guarantees between packets, and which is the same
  // resynchronization point a real framing error recovers through -- makes that
  // an implementation detail rather than something the strap position can turn
  // into a spurious link_err.
  // RegNext to sit in the same cycle LinkRx does: it acts on a registered
  // capture of the pins, so gating on the raw pin would arm `synced` on the very
  // cycle the receiver aborts and latch the error we are trying to suppress.
  val idleSeen = RegNext(linkUp && !io.dnPins.v, false.B)
  val synced   = RegInit(false.B)
  when(idleSeen) { synced := true.B }

  val errSticky = RegInit(false.B)
  when(rx.io.err && linkUp && synced) { errSticky := true.B }
  io.linkErr := errSticky

  io.dbgTrainGood := clkgen.io.dbgTrainGood
  io.dbgChanged   := clkgen.io.dbgChanged
  io.dbgRxErr     := rx.io.err
  io.dbgRxParity  := rx.io.errParity
  io.dbgTxBusy    := tx.io.busy

  // -- Receive demux ---------------------------------------------------------
  val rxFire  = rx.io.out.valid && linkUp
  val rxHdr   = rx.io.hdr
  val rxIsM   = rxHdr.chan === LinkChan.M // M.A request from the FPGA
  val rxIsV   = rxHdr.chan === LinkChan.V // V.D response to one of our reads
  val rxFirst = rx.io.out.bits.first
  val rxFlit  = rx.io.out.bits.flit
  val rxIdx   = rx.io.out.bits.idx

  // ==========================================================================
  // MMIO path: M.A in on DN, drive Borg, M.D out on UP
  // ==========================================================================
  val sMIdle :: sMCollect :: sMReq :: sMResp :: sMSend :: Nil = Enum(5)
  val mState = RegInit(sMIdle)

  val mAddr  = Reg(UInt(10.W))
  val mSize  = Reg(UInt(2.W))
  val mWrite = Reg(Bool())
  val mData  = Reg(UInt(32.W))
  val mResp  = Reg(UInt(32.W))
  val mFlit  = RegInit(0.U(2.W))

  io.mmio.req.valid      := mState === sMReq
  io.mmio.req.bits.addr  := mAddr
  io.mmio.req.bits.data  := mData
  io.mmio.req.bits.write := mWrite
  io.mmio.req.bits.size  := mSize
  // Hazard 3: hold ready high so the only observable event is a fire.
  io.mmio.resp.ready     := mState === sMResp

  val mCredRet = RegInit(false.B)
  io.dnCred := mCredRet

  switch(mState) {
    is(sMIdle) {
      when(rxFire && rxIsM && rxFirst) {
        mAddr  := LinkHeader.mmioAddr(rxHdr)
        mSize  := LinkHeader.mmioSize(rxHdr)
        mWrite := rxHdr.opcode =/= TLOpcode.Get
        mFlit  := 0.U
        when(rxHdr.opcode === TLOpcode.Get) {
          mState := sMReq
        }.otherwise {
          mState := sMCollect
        }
      }
    }
    is(sMCollect) {
      when(rxFire) {
        when(rxIdx === 1.U) { mData := Cat(mData(31, 16), rxFlit) }
          .otherwise {
            mData  := Cat(rxFlit, mData(15, 0))
            mState := sMReq
          }
      }
    }
    is(sMReq) {
      when(io.mmio.req.fire) { mState := sMResp }
    }
    is(sMResp) {
      when(io.mmio.resp.fire) {
        mResp  := io.mmio.resp.bits
        mFlit  := 0.U
        mState := sMSend
      }
    }
    is(sMSend) { /* advanced by the transmit handshake below */ }
  }

  // M.D packet: AccessAck (1 flit) for writes, AccessAckData (3) for reads.
  val mSendLen = Mux(mWrite, 1.U, 3.U)
  val mHdr = LinkHeader(
    LinkChan.M,
    Mux(mWrite, TLOpcode.AccessAck, TLOpcode.AccessAckData),
    0.U
  ).asUInt

  tx.io.d.valid     := mState === sMSend
  tx.io.d.bits.flit := MuxLookup(mFlit, mHdr)(
    Seq(0.U -> mHdr, 1.U -> mResp(15, 0), 2.U -> mResp(31, 16))
  )
  tx.io.d.bits.last := mFlit === (mSendLen - 1.U)

  when(mState === sMSend && tx.io.d.fire) {
    when(tx.io.d.bits.last) {
      mState := sMIdle
      // Return the M.A credit only now: the adapter holds exactly one request,
      // so it must not invite another until this one is fully retired.
      mCredRet := !mCredRet
    }.otherwise {
      mFlit := mFlit + 1.U
    }
  }

  // ==========================================================================
  // gpuMem path: Borg's requests out as V.A on UP, V.D responses back on DN
  // ==========================================================================
  val sVIdle :: sVDrain :: sVSend :: sVWait :: Nil = Enum(4)
  val vState = RegInit(sVIdle)

  val vAddr     = Reg(UInt(25.W))
  val vWrite    = Reg(Bool())
  val vWlenLog2 = Reg(UInt(3.W))
  val vBuf      = Reg(Vec(p.maxBurst, UInt(16.W)))
  val vCnt      = RegInit(0.U(log2Ceil(p.maxBurst + 1).W))
  val vFlit     = RegInit(0.U(log2Ceil(p.maxPacketFlits + 1).W))
  val vData     = Reg(UInt(32.W))
  val vReady    = RegInit(false.B)

  val vWords = (1.U << vWlenLog2).asUInt

  // Hazard 1: generated locally, never transported.
  io.gpuMem.ready := vReady
  io.gpuMem.data  := vData
  // Hazard 4: pulled locally, one word per cycle, entirely on this side.
  // Gated on an actual burst to match MemoryController, whose `waccept` is
  // `burst && backend.accept` with `burst := wlen > 1`: a single-word write
  // pulls nothing there.  The distinction matters because Borg routes
  // `waccept` to BorgTileFlusher unconditionally (Borg.scala), so a pulse
  // emitted during someone else's single-word write (BorgBinner, the
  // sequencer store) would advance the flusher's burst pointer behind its
  // back.  Draining still works without it: a 1-word packet spends exactly
  // one cycle in sVDrain and captures `wdata` from the bus directly.
  io.gpuMem.waccept := (vState === sVDrain) && (vWords > 1.U)

  val credit = Module(new CreditCounter(p.creditDepth))
  credit.io.returnPin := io.upCred

  vReady := false.B

  switch(vState) {
    is(sVIdle) {
      // Hazard 2: level-sampled, exactly as MemoryController's sIdle does --
      // and, just as importantly, with the same one-cycle grace after `ready`.
      //
      // Borg's gpuMem masters (BorgDMA's `sRead`, BorgBinner, the rasterizer,
      // BorgTileFlusher) drive `req`/`wr` as a pure function of FSM state, so
      // the request stays asserted *through* the ready cycle with the old
      // address still on the bus; only on the next cycle does the address
      // advance or the request drop.  MemoryController is immune to that
      // because it pulses `ready` from `sRespond` and re-arbitrates only in
      // `sIdle`, one cycle later.  Sampling here while `vReady` is high would
      // instead re-issue the request that just completed, then answer the
      // master's *next* request with the duplicate's stale data -- shifting
      // every subsequent word by one.  Observed on real hardware as a render
      // that completes one frame and then wedges in the sequencer's DMA.
      when(!vReady) {
        // Priority matches MemoryController's sIdle (writes before reads), so
        // a master that ever asserted both would be served identically with
        // and without the link.
        when(io.gpuMem.wr) {
          vAddr     := io.gpuMem.addr
          vWrite    := true.B
          vWlenLog2 := Log2(io.gpuMem.wlen)
          vCnt      := 0.U
          vState    := sVDrain
        }.elsewhen(io.gpuMem.req) {
          vAddr     := io.gpuMem.addr
          vWrite    := false.B
          // Reads carry no burst length, but the field still goes out in the
          // header -- pin it to 0 rather than leaking the previous write's
          // value (which would arrive as a nonsense `gpuMem.wlen` on the far
          // side and is uninitialized entirely before the first write).
          vWlenLog2 := 0.U
          vFlit     := 0.U
          vState    := sVSend
        }
      }
    }
    is(sVDrain) {
      // gpuMem.wdata carries only 16 meaningful bits, so one word is one flit.
      // vCnt is sized to count up to maxBurst inclusive (as a completion check
      // below), one bit wider than a bare index into the maxBurst-entry vBuf --
      // truncate rather than let the dynamic index warn as oversized.
      vBuf(vCnt(log2Ceil(p.maxBurst) - 1, 0)) := io.gpuMem.wdata(15, 0)
      vCnt       := vCnt + 1.U
      when(vCnt === (vWords - 1.U)) {
        vFlit  := 0.U
        vState := sVSend
      }
    }
    is(sVSend) { /* advanced by the transmit handshake below */ }
    is(sVWait) {
      when(rxFire && rxIsV) {
        when(rxHdr.opcode === TLOpcode.AccessAckData) {
          when(rx.io.out.bits.idx === 1.U) { vData := Cat(vData(31, 16), rxFlit) }
            .elsewhen(rx.io.out.bits.idx === 2.U) {
              vData  := Cat(rxFlit, vData(15, 0))
              vReady := true.B
              vState := sVIdle
            }
        }.otherwise {
          // AccessAck: burst write complete.
          vReady := true.B
          vState := sVIdle
        }
      }
    }
  }

  val vSendLen = Mux(vWrite, 2.U +& vWords, 2.U)
  val vHdr = LinkHeader(
    LinkChan.V,
    Mux(vWrite, TLOpcode.PutFullData, TLOpcode.Get),
    LinkHeader.vramPayload(vWlenLog2, vAddr(24, 16))
  ).asUInt

  val vBufIdx = (vFlit - 2.U)(log2Ceil(p.maxBurst) - 1, 0)
  tx.io.a.valid := (vState === sVSend) && credit.io.available
  tx.io.a.bits.flit := MuxCase(
    vBuf(vBufIdx),
    Seq(
      (vFlit === 0.U) -> vHdr,
      (vFlit === 1.U) -> vAddr(15, 0)
    )
  )
  tx.io.a.bits.last := vFlit === (vSendLen - 1.U)

  credit.io.consume := tx.io.a.fire && tx.io.a.bits.last

  when(vState === sVSend && tx.io.a.fire) {
    when(tx.io.a.bits.last) {
      vFlit  := 0.U
      vState := sVWait
    }.otherwise {
      vFlit := vFlit + 1.U
    }
  }

  assert(
    !(vState === sVIdle && !vReady && io.gpuMem.wr && !isPow2Wlen(io.gpuMem.wlen)),
    "BorgLinkSlave: gpuMem burst length must be a power of two -- the wire format " +
      "encodes it as log2 so that packet length stays a pure function of the header"
  )

  /** wlen is a power of two (and non-zero). */
  private def isPow2Wlen(wlen: UInt): Bool = (wlen & (wlen - 1.U)) === 0.U && wlen =/= 0.U
}
