# CEG4324-Project
This was our last assignement for thos lab. We had to impliment multiple 12-bit synchrounous pipeline parallel adders
