
SCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000114b8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  08011688  08011688  00021688  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011d48  08011d48  00030208  2**0
                  CONTENTS
  4 .ARM          00000008  08011d48  08011d48  00021d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d50  08011d50  00030208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d50  08011d50  00021d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011d54  08011d54  00021d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  08011d58  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005bc4  20000208  08011f60  00030208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20005dcc  08011f60  00035dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 13 .debug_info   000228a2  00000000  00000000  0003027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000064ec  00000000  00000000  00052b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e58  00000000  00000000  00059010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001716  00000000  00000000  0005ae68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cc25  00000000  00000000  0005c57e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b0d6  00000000  00000000  000891a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4ded  00000000  00000000  000b4279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009044  00000000  00000000  001a9068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  001b20ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011670 	.word	0x08011670

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	08011670 	.word	0x08011670

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <queueAccelerationPacket>:
	angular_rate_buffer.buf_wrap		= false;
}


int queueAccelerationPacket(uint8_t data[])
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	// check if space in buffer
	if ((acceleration_buffer.buf_wrap && acceleration_buffer.buf_end_pos < acceleration_buffer.buf_start_pos) ||
 8000f8c:	4b29      	ldr	r3, [pc, #164]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000f8e:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d007      	beq.n	8000fa6 <queueAccelerationPacket+0x22>
 8000f96:	4b27      	ldr	r3, [pc, #156]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000f98:	f893 2401 	ldrb.w	r2, [r3, #1025]	; 0x401
 8000f9c:	4b25      	ldr	r3, [pc, #148]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000f9e:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d30f      	bcc.n	8000fc6 <queueAccelerationPacket+0x42>
		(!acceleration_buffer.buf_wrap && acceleration_buffer.buf_end_pos >= acceleration_buffer.buf_start_pos))
 8000fa6:	4b23      	ldr	r3, [pc, #140]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fa8:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8000fac:	f083 0301 	eor.w	r3, r3, #1
 8000fb0:	b2db      	uxtb	r3, r3
	if ((acceleration_buffer.buf_wrap && acceleration_buffer.buf_end_pos < acceleration_buffer.buf_start_pos) ||
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d035      	beq.n	8001022 <queueAccelerationPacket+0x9e>
		(!acceleration_buffer.buf_wrap && acceleration_buffer.buf_end_pos >= acceleration_buffer.buf_start_pos))
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fb8:	f893 2401 	ldrb.w	r2, [r3, #1025]	; 0x401
 8000fbc:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fbe:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d32d      	bcc.n	8001022 <queueAccelerationPacket+0x9e>
	{
		// add packet **NOTE a packet is 8 bytes so we can just grab the 8 bytes at once (arrays are contiguous in memory)**
		acceleration_buffer.queue[acceleration_buffer.buf_end_pos] = ((uint64_t*)data)[0];
 8000fc6:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fc8:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8000fcc:	4619      	mov	r1, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd4:	4817      	ldr	r0, [pc, #92]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fd6:	00c9      	lsls	r1, r1, #3
 8000fd8:	4401      	add	r1, r0
 8000fda:	e9c1 2300 	strd	r2, r3, [r1]

		// increment end position
		acceleration_buffer.buf_end_pos++;
 8000fde:	4b15      	ldr	r3, [pc, #84]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fe0:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000fea:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401

		// check for buffer wrap
		if(acceleration_buffer.buf_end_pos % BUFFER_SIZE < acceleration_buffer.buf_end_pos)
 8000fee:	4b11      	ldr	r3, [pc, #68]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000ff0:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8000ff4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	; (8001034 <queueAccelerationPacket+0xb0>)
 8000ffc:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8001000:	429a      	cmp	r2, r3
 8001002:	d20c      	bcs.n	800101e <queueAccelerationPacket+0x9a>
		{
			acceleration_buffer.buf_end_pos = acceleration_buffer.buf_end_pos % BUFFER_SIZE;
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <queueAccelerationPacket+0xb0>)
 8001006:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 800100a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800100e:	b2da      	uxtb	r2, r3
 8001010:	4b08      	ldr	r3, [pc, #32]	; (8001034 <queueAccelerationPacket+0xb0>)
 8001012:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
			acceleration_buffer.buf_wrap = true;
 8001016:	4b07      	ldr	r3, [pc, #28]	; (8001034 <queueAccelerationPacket+0xb0>)
 8001018:	2201      	movs	r2, #1
 800101a:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
		}

		return 0;
 800101e:	2300      	movs	r3, #0
 8001020:	e001      	b.n	8001026 <queueAccelerationPacket+0xa2>
	}

	return -1;
 8001022:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000228 	.word	0x20000228

08001038 <queueAngularRatePacket>:

int queueAngularRatePacket(uint8_t data[])
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	// check if space in buffer
	if ((angular_rate_buffer.buf_wrap && angular_rate_buffer.buf_end_pos < angular_rate_buffer.buf_start_pos) ||
 8001040:	4b29      	ldr	r3, [pc, #164]	; (80010e8 <queueAngularRatePacket+0xb0>)
 8001042:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8001046:	2b00      	cmp	r3, #0
 8001048:	d007      	beq.n	800105a <queueAngularRatePacket+0x22>
 800104a:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <queueAngularRatePacket+0xb0>)
 800104c:	f893 2401 	ldrb.w	r2, [r3, #1025]	; 0x401
 8001050:	4b25      	ldr	r3, [pc, #148]	; (80010e8 <queueAngularRatePacket+0xb0>)
 8001052:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8001056:	429a      	cmp	r2, r3
 8001058:	d30f      	bcc.n	800107a <queueAngularRatePacket+0x42>
		(!angular_rate_buffer.buf_wrap && angular_rate_buffer.buf_end_pos >= angular_rate_buffer.buf_start_pos))
 800105a:	4b23      	ldr	r3, [pc, #140]	; (80010e8 <queueAngularRatePacket+0xb0>)
 800105c:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8001060:	f083 0301 	eor.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
	if ((angular_rate_buffer.buf_wrap && angular_rate_buffer.buf_end_pos < angular_rate_buffer.buf_start_pos) ||
 8001066:	2b00      	cmp	r3, #0
 8001068:	d035      	beq.n	80010d6 <queueAngularRatePacket+0x9e>
		(!angular_rate_buffer.buf_wrap && angular_rate_buffer.buf_end_pos >= angular_rate_buffer.buf_start_pos))
 800106a:	4b1f      	ldr	r3, [pc, #124]	; (80010e8 <queueAngularRatePacket+0xb0>)
 800106c:	f893 2401 	ldrb.w	r2, [r3, #1025]	; 0x401
 8001070:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <queueAngularRatePacket+0xb0>)
 8001072:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8001076:	429a      	cmp	r2, r3
 8001078:	d32d      	bcc.n	80010d6 <queueAngularRatePacket+0x9e>
	{
		// add packet **NOTE a packet is 8 bytes so we can just grab the 8 bytes at once (arrays are contiguous in memory)**
		angular_rate_buffer.queue[angular_rate_buffer.buf_end_pos] = ((uint64_t*)data)[0];
 800107a:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <queueAngularRatePacket+0xb0>)
 800107c:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8001080:	4619      	mov	r1, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001088:	4817      	ldr	r0, [pc, #92]	; (80010e8 <queueAngularRatePacket+0xb0>)
 800108a:	00c9      	lsls	r1, r1, #3
 800108c:	4401      	add	r1, r0
 800108e:	e9c1 2300 	strd	r2, r3, [r1]

		// increment end position
		angular_rate_buffer.buf_end_pos++;
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <queueAngularRatePacket+0xb0>)
 8001094:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 8001098:	3301      	adds	r3, #1
 800109a:	b2da      	uxtb	r2, r3
 800109c:	4b12      	ldr	r3, [pc, #72]	; (80010e8 <queueAngularRatePacket+0xb0>)
 800109e:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401

		// check for buffer wrap
		if(angular_rate_buffer.buf_end_pos % BUFFER_SIZE < angular_rate_buffer.buf_end_pos)
 80010a2:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <queueAngularRatePacket+0xb0>)
 80010a4:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 80010a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	4b0e      	ldr	r3, [pc, #56]	; (80010e8 <queueAngularRatePacket+0xb0>)
 80010b0:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d20c      	bcs.n	80010d2 <queueAngularRatePacket+0x9a>
		{
			angular_rate_buffer.buf_end_pos = angular_rate_buffer.buf_end_pos % BUFFER_SIZE;
 80010b8:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <queueAngularRatePacket+0xb0>)
 80010ba:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 80010be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <queueAngularRatePacket+0xb0>)
 80010c6:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
			angular_rate_buffer.buf_wrap = true;
 80010ca:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <queueAngularRatePacket+0xb0>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
		}

		return 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	e001      	b.n	80010da <queueAngularRatePacket+0xa2>
	}

	return -1;
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80010da:	4618      	mov	r0, r3
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	20000630 	.word	0x20000630

080010ec <dequeueAccelerationPacket>:

uint64_t dequeueAccelerationPacket()
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
	uint64_t temp;

	// check if buffer empty
	if (!acceleration_buffer.buf_wrap && acceleration_buffer.buf_start_pos == acceleration_buffer.buf_end_pos)
 80010f2:	4b24      	ldr	r3, [pc, #144]	; (8001184 <dequeueAccelerationPacket+0x98>)
 80010f4:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 80010f8:	f083 0301 	eor.w	r3, r3, #1
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00c      	beq.n	800111c <dequeueAccelerationPacket+0x30>
 8001102:	4b20      	ldr	r3, [pc, #128]	; (8001184 <dequeueAccelerationPacket+0x98>)
 8001104:	f893 2400 	ldrb.w	r2, [r3, #1024]	; 0x400
 8001108:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <dequeueAccelerationPacket+0x98>)
 800110a:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 800110e:	429a      	cmp	r2, r3
 8001110:	d104      	bne.n	800111c <dequeueAccelerationPacket+0x30>
	{
		return 0; // check and make sure to return a number that should not be possible!!!
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	f04f 0300 	mov.w	r3, #0
 800111a:	e02b      	b.n	8001174 <dequeueAccelerationPacket+0x88>
	}

	// get data value
	temp = acceleration_buffer.queue[acceleration_buffer.buf_start_pos];
 800111c:	4b19      	ldr	r3, [pc, #100]	; (8001184 <dequeueAccelerationPacket+0x98>)
 800111e:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8001122:	4a18      	ldr	r2, [pc, #96]	; (8001184 <dequeueAccelerationPacket+0x98>)
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	4413      	add	r3, r2
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	e9c7 2300 	strd	r2, r3, [r7]

	acceleration_buffer.buf_start_pos++;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <dequeueAccelerationPacket+0x98>)
 8001132:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8001136:	3301      	adds	r3, #1
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b12      	ldr	r3, [pc, #72]	; (8001184 <dequeueAccelerationPacket+0x98>)
 800113c:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400

	// check for buffer wrap
	if (acceleration_buffer.buf_start_pos % BUFFER_SIZE < acceleration_buffer.buf_start_pos)
 8001140:	4b10      	ldr	r3, [pc, #64]	; (8001184 <dequeueAccelerationPacket+0x98>)
 8001142:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8001146:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800114a:	b2da      	uxtb	r2, r3
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <dequeueAccelerationPacket+0x98>)
 800114e:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 8001152:	429a      	cmp	r2, r3
 8001154:	d20c      	bcs.n	8001170 <dequeueAccelerationPacket+0x84>
	{
		acceleration_buffer.buf_start_pos = acceleration_buffer.buf_start_pos % BUFFER_SIZE;
 8001156:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <dequeueAccelerationPacket+0x98>)
 8001158:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 800115c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001160:	b2da      	uxtb	r2, r3
 8001162:	4b08      	ldr	r3, [pc, #32]	; (8001184 <dequeueAccelerationPacket+0x98>)
 8001164:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
		acceleration_buffer.buf_wrap = false;
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <dequeueAccelerationPacket+0x98>)
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
	}

	return temp;
 8001170:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001174:	4610      	mov	r0, r2
 8001176:	4619      	mov	r1, r3
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000228 	.word	0x20000228

08001188 <dequeueAngularRatePacket>:

uint64_t dequeueAngularRatePacket()
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
	uint64_t temp;

	// check if buffer empty
	if (!angular_rate_buffer.buf_wrap && angular_rate_buffer.buf_start_pos == angular_rate_buffer.buf_end_pos)
 800118e:	4b24      	ldr	r3, [pc, #144]	; (8001220 <dequeueAngularRatePacket+0x98>)
 8001190:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 8001194:	f083 0301 	eor.w	r3, r3, #1
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d00c      	beq.n	80011b8 <dequeueAngularRatePacket+0x30>
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011a0:	f893 2400 	ldrb.w	r2, [r3, #1024]	; 0x400
 80011a4:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011a6:	f893 3401 	ldrb.w	r3, [r3, #1025]	; 0x401
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d104      	bne.n	80011b8 <dequeueAngularRatePacket+0x30>
	{
		return 0; // check and make sure to return a number that should not be possible!!!
 80011ae:	f04f 0200 	mov.w	r2, #0
 80011b2:	f04f 0300 	mov.w	r3, #0
 80011b6:	e02b      	b.n	8001210 <dequeueAngularRatePacket+0x88>
	}

	// get data value
	temp = angular_rate_buffer.queue[angular_rate_buffer.buf_start_pos];
 80011b8:	4b19      	ldr	r3, [pc, #100]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011ba:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80011be:	4a18      	ldr	r2, [pc, #96]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4413      	add	r3, r2
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	e9c7 2300 	strd	r2, r3, [r7]

	angular_rate_buffer.buf_start_pos++;
 80011cc:	4b14      	ldr	r3, [pc, #80]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011ce:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80011d2:	3301      	adds	r3, #1
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011d8:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400

	// check for buffer wrap
	if (angular_rate_buffer.buf_start_pos % BUFFER_SIZE < angular_rate_buffer.buf_start_pos)
 80011dc:	4b10      	ldr	r3, [pc, #64]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011de:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80011e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011ea:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d20c      	bcs.n	800120c <dequeueAngularRatePacket+0x84>
	{
		angular_rate_buffer.buf_start_pos = angular_rate_buffer.buf_start_pos % BUFFER_SIZE;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <dequeueAngularRatePacket+0x98>)
 80011f4:	f893 3400 	ldrb.w	r3, [r3, #1024]	; 0x400
 80011f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b08      	ldr	r3, [pc, #32]	; (8001220 <dequeueAngularRatePacket+0x98>)
 8001200:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
		angular_rate_buffer.buf_wrap = false;
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <dequeueAngularRatePacket+0x98>)
 8001206:	2200      	movs	r2, #0
 8001208:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
	}

	return temp;
 800120c:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	20000630 	.word	0x20000630

08001224 <processAccelerationPacket>:

void processAccelerationPacket(uint64_t packet)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	e9c7 0100 	strd	r0, r1, [r7]
	uint16_t *data = NULL;
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
	float x_acceleration;
	float y_acceleration;
	float z_acceleration;

	data = (uint16_t*) &packet;
 8001232:	463b      	mov	r3, r7
 8001234:	617b      	str	r3, [r7, #20]

	y_acceleration = ((float)data[0] / 100) - 320;
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	ee07 3a90 	vmov	s15, r3
 800123e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001242:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80012b4 <processAccelerationPacket+0x90>
 8001246:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800124a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80012b8 <processAccelerationPacket+0x94>
 800124e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001252:	edc7 7a04 	vstr	s15, [r7, #16]
	x_acceleration = ((float)data[1] / 100) - 320;
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3302      	adds	r3, #2
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	ee07 3a90 	vmov	s15, r3
 8001260:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001264:	eddf 6a13 	vldr	s13, [pc, #76]	; 80012b4 <processAccelerationPacket+0x90>
 8001268:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800126c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80012b8 <processAccelerationPacket+0x94>
 8001270:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001274:	edc7 7a03 	vstr	s15, [r7, #12]
	z_acceleration = ((float)data[2] / 100) - 320;
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	3304      	adds	r3, #4
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001286:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80012b4 <processAccelerationPacket+0x90>
 800128a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800128e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80012b8 <processAccelerationPacket+0x94>
 8001292:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001296:	edc7 7a02 	vstr	s15, [r7, #8]

	/* TODO SCU#35 */
	/* Logging Starts */
	printPacket("Acceleration", x_acceleration, y_acceleration, z_acceleration);
 800129a:	ed97 1a02 	vldr	s2, [r7, #8]
 800129e:	edd7 0a04 	vldr	s1, [r7, #16]
 80012a2:	ed97 0a03 	vldr	s0, [r7, #12]
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <processAccelerationPacket+0x98>)
 80012a8:	f000 f858 	bl	800135c <printPacket>
	/* Logging Ends */
}
 80012ac:	bf00      	nop
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	42c80000 	.word	0x42c80000
 80012b8:	43a00000 	.word	0x43a00000
 80012bc:	08011688 	.word	0x08011688

080012c0 <processAngularRatePacket>:

void processAngularRatePacket(uint64_t packet)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	e9c7 0100 	strd	r0, r1, [r7]
	uint16_t *data = NULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
	float x_angular_rate;
	float y_angular_rate;
	float z_angular_rate;

	data = (uint16_t*) &packet;
 80012ce:	463b      	mov	r3, r7
 80012d0:	617b      	str	r3, [r7, #20]

	y_angular_rate = ((float)data[0] / 128) - 250;
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	881b      	ldrh	r3, [r3, #0]
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012de:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001350 <processAngularRatePacket+0x90>
 80012e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001354 <processAngularRatePacket+0x94>
 80012ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012ee:	edc7 7a04 	vstr	s15, [r7, #16]
	x_angular_rate = ((float)data[1] / 128) - 250;
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3302      	adds	r3, #2
 80012f6:	881b      	ldrh	r3, [r3, #0]
 80012f8:	ee07 3a90 	vmov	s15, r3
 80012fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001300:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001350 <processAngularRatePacket+0x90>
 8001304:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001308:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001354 <processAngularRatePacket+0x94>
 800130c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001310:	edc7 7a03 	vstr	s15, [r7, #12]
	z_angular_rate = ((float)data[2] / 128) - 250;
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3304      	adds	r3, #4
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	ee07 3a90 	vmov	s15, r3
 800131e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001322:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001350 <processAngularRatePacket+0x90>
 8001326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800132a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001354 <processAngularRatePacket+0x94>
 800132e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001332:	edc7 7a02 	vstr	s15, [r7, #8]

	/* TODO SCU#35 */
	/* Logging Starts */
	printPacket("Angular Rate", x_angular_rate, y_angular_rate, z_angular_rate);
 8001336:	ed97 1a02 	vldr	s2, [r7, #8]
 800133a:	edd7 0a04 	vldr	s1, [r7, #16]
 800133e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <processAngularRatePacket+0x98>)
 8001344:	f000 f80a 	bl	800135c <printPacket>
	/* Logging Ends */
}
 8001348:	bf00      	nop
 800134a:	3718      	adds	r7, #24
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	43000000 	.word	0x43000000
 8001354:	437a0000 	.word	0x437a0000
 8001358:	08011698 	.word	0x08011698

0800135c <printPacket>:

void printPacket(char *data_name, float x, float y, float z)
{
 800135c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001360:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8001364:	af0a      	add	r7, sp, #40	; 0x28
 8001366:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800136a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800136e:	6018      	str	r0, [r3, #0]
 8001370:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001374:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 8001378:	ed83 0a00 	vstr	s0, [r3]
 800137c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001380:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001384:	edc3 0a00 	vstr	s1, [r3]
 8001388:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800138c:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8001390:	ed83 1a00 	vstr	s2, [r3]
	char tempMsg[512];

	sprintf(tempMsg, "%s X: %f\r\n%s Y: %f\r\n%s Z: %f\r\n", data_name, x, data_name, y, data_name, z);
 8001394:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001398:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	f7ff f8f3 	bl	8000588 <__aeabi_f2d>
 80013a2:	4604      	mov	r4, r0
 80013a4:	460d      	mov	r5, r1
 80013a6:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80013aa:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	f7ff f8ea 	bl	8000588 <__aeabi_f2d>
 80013b4:	4680      	mov	r8, r0
 80013b6:	4689      	mov	r9, r1
 80013b8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80013bc:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80013c0:	6818      	ldr	r0, [r3, #0]
 80013c2:	f7ff f8e1 	bl	8000588 <__aeabi_f2d>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80013ce:	f5a1 7101 	sub.w	r1, r1, #516	; 0x204
 80013d2:	f107 0010 	add.w	r0, r7, #16
 80013d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80013da:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80013de:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	9306      	str	r3, [sp, #24]
 80013e6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80013ea:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80013ee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	9302      	str	r3, [sp, #8]
 80013f6:	e9cd 4500 	strd	r4, r5, [sp]
 80013fa:	680a      	ldr	r2, [r1, #0]
 80013fc:	490a      	ldr	r1, [pc, #40]	; (8001428 <printPacket+0xcc>)
 80013fe:	f00c fe39 	bl	800e074 <siprintf>

	HAL_USART_Transmit(&husart1, (uint8_t *) tempMsg, strlen(tempMsg), 20);
 8001402:	f107 0310 	add.w	r3, r7, #16
 8001406:	4618      	mov	r0, r3
 8001408:	f7fe ff52 	bl	80002b0 <strlen>
 800140c:	4603      	mov	r3, r0
 800140e:	b29a      	uxth	r2, r3
 8001410:	f107 0110 	add.w	r1, r7, #16
 8001414:	2314      	movs	r3, #20
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <printPacket+0xd0>)
 8001418:	f006 f99b 	bl	8007752 <HAL_USART_Transmit>
}
 800141c:	bf00      	nop
 800141e:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8001422:	46bd      	mov	sp, r7
 8001424:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001428:	080116a8 	.word	0x080116a8
 800142c:	20001e5c 	.word	0x20001e5c

08001430 <StartIMUPacketProcessTask>:

void StartIMUPacketProcessTask(void const * argument)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	uint64_t packet;
	for (;;)
	{
		// should probably check to make sure queues are in valid state
		packet = dequeueAccelerationPacket();
 8001438:	f7ff fe58 	bl	80010ec <dequeueAccelerationPacket>
 800143c:	e9c7 0102 	strd	r0, r1, [r7, #8]
		// need to check if packet valid
		processAccelerationPacket(packet);
 8001440:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001444:	f7ff feee 	bl	8001224 <processAccelerationPacket>

		packet = dequeueAngularRatePacket();
 8001448:	f7ff fe9e 	bl	8001188 <dequeueAngularRatePacket>
 800144c:	e9c7 0102 	strd	r0, r1, [r7, #8]
		// need to check if packet valid
		processAngularRatePacket(packet);
 8001450:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001454:	f7ff ff34 	bl	80012c0 <processAngularRatePacket>

		osDelay(500);
 8001458:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800145c:	f009 fd0c 	bl	800ae78 <osDelay>
		packet = dequeueAccelerationPacket();
 8001460:	e7ea      	b.n	8001438 <StartIMUPacketProcessTask+0x8>
	...

08001464 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b084      	sub	sp, #16
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800146a:	463b      	mov	r3, r7
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001476:	4b8a      	ldr	r3, [pc, #552]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001478:	4a8a      	ldr	r2, [pc, #552]	; (80016a4 <MX_ADC1_Init+0x240>)
 800147a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800147c:	4b88      	ldr	r3, [pc, #544]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800147e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001482:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001484:	4b86      	ldr	r3, [pc, #536]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800148a:	4b85      	ldr	r3, [pc, #532]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800148c:	2201      	movs	r2, #1
 800148e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001490:	4b83      	ldr	r3, [pc, #524]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001492:	2200      	movs	r2, #0
 8001494:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001496:	4b82      	ldr	r3, [pc, #520]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800149e:	4b80      	ldr	r3, [pc, #512]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014a4:	4b7e      	ldr	r3, [pc, #504]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014a6:	4a80      	ldr	r2, [pc, #512]	; (80016a8 <MX_ADC1_Init+0x244>)
 80014a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014aa:	4b7d      	ldr	r3, [pc, #500]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 80014b0:	4b7b      	ldr	r3, [pc, #492]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014b2:	2210      	movs	r2, #16
 80014b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014b6:	4b7a      	ldr	r3, [pc, #488]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80014be:	4b78      	ldr	r3, [pc, #480]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014c4:	4876      	ldr	r0, [pc, #472]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014c6:	f001 feef 	bl	80032a8 <HAL_ADC_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80014d0:	f000 fcc6 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014d8:	2301      	movs	r3, #1
 80014da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80014dc:	2303      	movs	r3, #3
 80014de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014e0:	463b      	mov	r3, r7
 80014e2:	4619      	mov	r1, r3
 80014e4:	486e      	ldr	r0, [pc, #440]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80014e6:	f002 f847 	bl	8003578 <HAL_ADC_ConfigChannel>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80014f0:	f000 fcb6 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014f4:	2301      	movs	r3, #1
 80014f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014fc:	463b      	mov	r3, r7
 80014fe:	4619      	mov	r1, r3
 8001500:	4867      	ldr	r0, [pc, #412]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001502:	f002 f839 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800150c:	f000 fca8 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001510:	2302      	movs	r3, #2
 8001512:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001514:	2303      	movs	r3, #3
 8001516:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001518:	463b      	mov	r3, r7
 800151a:	4619      	mov	r1, r3
 800151c:	4860      	ldr	r0, [pc, #384]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800151e:	f002 f82b 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001528:	f000 fc9a 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800152c:	2303      	movs	r3, #3
 800152e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001530:	2304      	movs	r3, #4
 8001532:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	4619      	mov	r1, r3
 8001538:	4859      	ldr	r0, [pc, #356]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800153a:	f002 f81d 	bl	8003578 <HAL_ADC_ConfigChannel>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001544:	f000 fc8c 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001548:	2304      	movs	r3, #4
 800154a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800154c:	2305      	movs	r3, #5
 800154e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001550:	463b      	mov	r3, r7
 8001552:	4619      	mov	r1, r3
 8001554:	4852      	ldr	r0, [pc, #328]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001556:	f002 f80f 	bl	8003578 <HAL_ADC_ConfigChannel>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001560:	f000 fc7e 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001564:	2305      	movs	r3, #5
 8001566:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001568:	2306      	movs	r3, #6
 800156a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	4619      	mov	r1, r3
 8001570:	484b      	ldr	r0, [pc, #300]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001572:	f002 f801 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 800157c:	f000 fc70 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001580:	2306      	movs	r3, #6
 8001582:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001584:	2307      	movs	r3, #7
 8001586:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	4619      	mov	r1, r3
 800158c:	4844      	ldr	r0, [pc, #272]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800158e:	f001 fff3 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001598:	f000 fc62 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800159c:	2307      	movs	r3, #7
 800159e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80015a0:	2308      	movs	r3, #8
 80015a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	4619      	mov	r1, r3
 80015a8:	483d      	ldr	r0, [pc, #244]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80015aa:	f001 ffe5 	bl	8003578 <HAL_ADC_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80015b4:	f000 fc54 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80015b8:	2308      	movs	r3, #8
 80015ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80015bc:	2309      	movs	r3, #9
 80015be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c0:	463b      	mov	r3, r7
 80015c2:	4619      	mov	r1, r3
 80015c4:	4836      	ldr	r0, [pc, #216]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80015c6:	f001 ffd7 	bl	8003578 <HAL_ADC_ConfigChannel>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80015d0:	f000 fc46 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80015d4:	2309      	movs	r3, #9
 80015d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80015d8:	230a      	movs	r3, #10
 80015da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015dc:	463b      	mov	r3, r7
 80015de:	4619      	mov	r1, r3
 80015e0:	482f      	ldr	r0, [pc, #188]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80015e2:	f001 ffc9 	bl	8003578 <HAL_ADC_ConfigChannel>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 80015ec:	f000 fc38 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015f0:	230a      	movs	r3, #10
 80015f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80015f4:	230b      	movs	r3, #11
 80015f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f8:	463b      	mov	r3, r7
 80015fa:	4619      	mov	r1, r3
 80015fc:	4828      	ldr	r0, [pc, #160]	; (80016a0 <MX_ADC1_Init+0x23c>)
 80015fe:	f001 ffbb 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001608:	f000 fc2a 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800160c:	230b      	movs	r3, #11
 800160e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001610:	230c      	movs	r3, #12
 8001612:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001614:	463b      	mov	r3, r7
 8001616:	4619      	mov	r1, r3
 8001618:	4821      	ldr	r0, [pc, #132]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800161a:	f001 ffad 	bl	8003578 <HAL_ADC_ConfigChannel>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001624:	f000 fc1c 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001628:	230c      	movs	r3, #12
 800162a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800162c:	230d      	movs	r3, #13
 800162e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	4619      	mov	r1, r3
 8001634:	481a      	ldr	r0, [pc, #104]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001636:	f001 ff9f 	bl	8003578 <HAL_ADC_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8001640:	f000 fc0e 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001644:	230d      	movs	r3, #13
 8001646:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8001648:	230e      	movs	r3, #14
 800164a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800164c:	463b      	mov	r3, r7
 800164e:	4619      	mov	r1, r3
 8001650:	4813      	ldr	r0, [pc, #76]	; (80016a0 <MX_ADC1_Init+0x23c>)
 8001652:	f001 ff91 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 800165c:	f000 fc00 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001660:	230e      	movs	r3, #14
 8001662:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 8001664:	230f      	movs	r3, #15
 8001666:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001668:	463b      	mov	r3, r7
 800166a:	4619      	mov	r1, r3
 800166c:	480c      	ldr	r0, [pc, #48]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800166e:	f001 ff83 	bl	8003578 <HAL_ADC_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_ADC1_Init+0x218>
  {
    Error_Handler();
 8001678:	f000 fbf2 	bl	8001e60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800167c:	230f      	movs	r3, #15
 800167e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 8001680:	2310      	movs	r3, #16
 8001682:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001684:	463b      	mov	r3, r7
 8001686:	4619      	mov	r1, r3
 8001688:	4805      	ldr	r0, [pc, #20]	; (80016a0 <MX_ADC1_Init+0x23c>)
 800168a:	f001 ff75 	bl	8003578 <HAL_ADC_ConfigChannel>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8001694:	f000 fbe4 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001698:	bf00      	nop
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000a80 	.word	0x20000a80
 80016a4:	40012000 	.word	0x40012000
 80016a8:	0f000001 	.word	0x0f000001

080016ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08c      	sub	sp, #48	; 0x30
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 031c 	add.w	r3, r7, #28
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a49      	ldr	r2, [pc, #292]	; (80017f0 <HAL_ADC_MspInit+0x144>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	f040 808b 	bne.w	80017e6 <HAL_ADC_MspInit+0x13a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
 80016d4:	4b47      	ldr	r3, [pc, #284]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 80016d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d8:	4a46      	ldr	r2, [pc, #280]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 80016da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016de:	6453      	str	r3, [r2, #68]	; 0x44
 80016e0:	4b44      	ldr	r3, [pc, #272]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 80016e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e8:	61bb      	str	r3, [r7, #24]
 80016ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
 80016f0:	4b40      	ldr	r3, [pc, #256]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 80016f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f4:	4a3f      	ldr	r2, [pc, #252]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 80016f6:	f043 0304 	orr.w	r3, r3, #4
 80016fa:	6313      	str	r3, [r2, #48]	; 0x30
 80016fc:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 80016fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001708:	2300      	movs	r3, #0
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	4b39      	ldr	r3, [pc, #228]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 800170e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001710:	4a38      	ldr	r2, [pc, #224]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 8001712:	f043 0301 	orr.w	r3, r3, #1
 8001716:	6313      	str	r3, [r2, #48]	; 0x30
 8001718:	4b36      	ldr	r3, [pc, #216]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	4b32      	ldr	r3, [pc, #200]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 800172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172c:	4a31      	ldr	r2, [pc, #196]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 800172e:	f043 0302 	orr.w	r3, r3, #2
 8001732:	6313      	str	r3, [r2, #48]	; 0x30
 8001734:	4b2f      	ldr	r3, [pc, #188]	; (80017f4 <HAL_ADC_MspInit+0x148>)
 8001736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001740:	233f      	movs	r3, #63	; 0x3f
 8001742:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001744:	2303      	movs	r3, #3
 8001746:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	4619      	mov	r1, r3
 8001752:	4829      	ldr	r0, [pc, #164]	; (80017f8 <HAL_ADC_MspInit+0x14c>)
 8001754:	f002 ff4c 	bl	80045f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001758:	23ff      	movs	r3, #255	; 0xff
 800175a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175c:	2303      	movs	r3, #3
 800175e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	f107 031c 	add.w	r3, r7, #28
 8001768:	4619      	mov	r1, r3
 800176a:	4824      	ldr	r0, [pc, #144]	; (80017fc <HAL_ADC_MspInit+0x150>)
 800176c:	f002 ff40 	bl	80045f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001770:	2303      	movs	r3, #3
 8001772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001774:	2303      	movs	r3, #3
 8001776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	f107 031c 	add.w	r3, r7, #28
 8001780:	4619      	mov	r1, r3
 8001782:	481f      	ldr	r0, [pc, #124]	; (8001800 <HAL_ADC_MspInit+0x154>)
 8001784:	f002 ff34 	bl	80045f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001788:	4b1e      	ldr	r3, [pc, #120]	; (8001804 <HAL_ADC_MspInit+0x158>)
 800178a:	4a1f      	ldr	r2, [pc, #124]	; (8001808 <HAL_ADC_MspInit+0x15c>)
 800178c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800178e:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <HAL_ADC_MspInit+0x158>)
 8001790:	2200      	movs	r2, #0
 8001792:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001794:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <HAL_ADC_MspInit+0x158>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800179a:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <HAL_ADC_MspInit+0x158>)
 800179c:	2200      	movs	r2, #0
 800179e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017a0:	4b18      	ldr	r3, [pc, #96]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017a6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017a8:	4b16      	ldr	r3, [pc, #88]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017ae:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017b0:	4b14      	ldr	r3, [pc, #80]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017b6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017be:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ca:	480e      	ldr	r0, [pc, #56]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017cc:	f002 fba0 	bl	8003f10 <HAL_DMA_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 80017d6:	f000 fb43 	bl	8001e60 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a09      	ldr	r2, [pc, #36]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017de:	639a      	str	r2, [r3, #56]	; 0x38
 80017e0:	4a08      	ldr	r2, [pc, #32]	; (8001804 <HAL_ADC_MspInit+0x158>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80017e6:	bf00      	nop
 80017e8:	3730      	adds	r7, #48	; 0x30
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40012000 	.word	0x40012000
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020800 	.word	0x40020800
 80017fc:	40020000 	.word	0x40020000
 8001800:	40020400 	.word	0x40020400
 8001804:	20000ac8 	.word	0x20000ac8
 8001808:	40026410 	.word	0x40026410

0800180c <HAL_ADC_ConvCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
	newData_thermistor = 1;
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <HAL_ADC_ConvCpltCallback+0x20>)
 8001816:	2201      	movs	r2, #1
 8001818:	601a      	str	r2, [r3, #0]
	newData_shock_pot = 1;
 800181a:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_ADC_ConvCpltCallback+0x24>)
 800181c:	2201      	movs	r2, #1
 800181e:	601a      	str	r2, [r3, #0]
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	20000a7c 	.word	0x20000a7c
 8001830:	20000a78 	.word	0x20000a78

08001834 <StartAdcDma>:

void StartAdcDma(void const * argument)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	const int DELAY = 500;
 800183c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001840:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_Readings, adc_channel_count);
 8001842:	4b05      	ldr	r3, [pc, #20]	; (8001858 <StartAdcDma+0x24>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	4904      	ldr	r1, [pc, #16]	; (800185c <StartAdcDma+0x28>)
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <StartAdcDma+0x2c>)
 800184c:	f001 fd70 	bl	8003330 <HAL_ADC_Start_DMA>

	osDelay(DELAY);
 8001850:	68f8      	ldr	r0, [r7, #12]
 8001852:	f009 fb11 	bl	800ae78 <osDelay>
  {
 8001856:	e7f4      	b.n	8001842 <StartAdcDma+0xe>
 8001858:	20000000 	.word	0x20000000
 800185c:	20000a38 	.word	0x20000a38
 8001860:	20000a80 	.word	0x20000a80

08001864 <CAN_Polling>:
  }
}

/* USER CODE BEGIN 1 */
HAL_StatusTypeDef CAN_Polling(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
	int a = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 800186a:	2100      	movs	r1, #0
 800186c:	480c      	ldr	r0, [pc, #48]	; (80018a0 <CAN_Polling+0x3c>)
 800186e:	f002 fa45 	bl	8003cfc <HAL_CAN_GetRxFifoFillLevel>
 8001872:	4603      	mov	r3, r0
 8001874:	607b      	str	r3, [r7, #4]
	if (a < 1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b00      	cmp	r3, #0
 800187a:	dc01      	bgt.n	8001880 <CAN_Polling+0x1c>
	{
		return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e00b      	b.n	8001898 <CAN_Polling+0x34>
	}

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001880:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <CAN_Polling+0x40>)
 8001882:	4a09      	ldr	r2, [pc, #36]	; (80018a8 <CAN_Polling+0x44>)
 8001884:	2100      	movs	r1, #0
 8001886:	4806      	ldr	r0, [pc, #24]	; (80018a0 <CAN_Polling+0x3c>)
 8001888:	f002 f926 	bl	8003ad8 <HAL_CAN_GetRxMessage>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <CAN_Polling+0x32>
	{
		return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <CAN_Polling+0x34>
	}

	return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000b4c 	.word	0x20000b4c
 80018a4:	20000b44 	.word	0x20000b44
 80018a8:	20000b28 	.word	0x20000b28

080018ac <StartCanTask>:

void StartCanTask(void const * argument)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
//	imuState state;
//	char canMsg[40];
	for (;;)
	{
		if (CAN_Polling() == HAL_OK)
 80018b4:	f7ff ffd6 	bl	8001864 <CAN_Polling>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d114      	bne.n	80018e8 <StartCanTask+0x3c>
		{
			if (RxHeader.IDE == CAN_ID_EXT)
 80018be:	4b0d      	ldr	r3, [pc, #52]	; (80018f4 <StartCanTask+0x48>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	2b04      	cmp	r3, #4
 80018c4:	d110      	bne.n	80018e8 <StartCanTask+0x3c>
			{
				switch (RxHeader.ExtId)
 80018c6:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <StartCanTask+0x48>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	4a0b      	ldr	r2, [pc, #44]	; (80018f8 <StartCanTask+0x4c>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d003      	beq.n	80018d8 <StartCanTask+0x2c>
 80018d0:	4a0a      	ldr	r2, [pc, #40]	; (80018fc <StartCanTask+0x50>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d004      	beq.n	80018e0 <StartCanTask+0x34>
 80018d6:	e007      	b.n	80018e8 <StartCanTask+0x3c>
				{
					case IMU_ACCELERATION_CAN_EXT_ID:
						queueAccelerationPacket(RxData);
 80018d8:	4809      	ldr	r0, [pc, #36]	; (8001900 <StartCanTask+0x54>)
 80018da:	f7ff fb53 	bl	8000f84 <queueAccelerationPacket>
//						imuProcessAccelerationPacket(&state, RxData);
//						sprintf(canMsg, "IMU Acceleration Packet\r\n");
//						HAL_USART_Transmit(&husart1, (uint8_t *) canMsg, strlen(canMsg)+1, 10);
						break;
 80018de:	e003      	b.n	80018e8 <StartCanTask+0x3c>
					case IMU_ANGULAR_RATE_CAN_EXT_ID:
						queueAngularRatePacket(RxData);
 80018e0:	4807      	ldr	r0, [pc, #28]	; (8001900 <StartCanTask+0x54>)
 80018e2:	f7ff fba9 	bl	8001038 <queueAngularRatePacket>
//						imuProcessAngularRatePacket(&state, RxData);
//						sprintf(canMsg, "IMU Angular Rate Packet\r\n");
//						HAL_USART_Transmit(&husart1, (uint8_t *) canMsg, strlen(canMsg)+1, 10);
						break;
 80018e6:	bf00      	nop
				/* Logging Starts */

				/* Logging Ends */
			}
		}
		osDelay(500);
 80018e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018ec:	f009 fac4 	bl	800ae78 <osDelay>
		if (CAN_Polling() == HAL_OK)
 80018f0:	e7e0      	b.n	80018b4 <StartCanTask+0x8>
 80018f2:	bf00      	nop
 80018f4:	20000b28 	.word	0x20000b28
 80018f8:	08f02d80 	.word	0x08f02d80
 80018fc:	0cf02a80 	.word	0x0cf02a80
 8001900:	20000b44 	.word	0x20000b44

08001904 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <MX_DMA_Init+0x3c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a0b      	ldr	r2, [pc, #44]	; (8001940 <MX_DMA_Init+0x3c>)
 8001914:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <MX_DMA_Init+0x3c>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001926:	2200      	movs	r2, #0
 8001928:	2105      	movs	r1, #5
 800192a:	2038      	movs	r0, #56	; 0x38
 800192c:	f002 fac6 	bl	8003ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001930:	2038      	movs	r0, #56	; 0x38
 8001932:	f002 fadf 	bl	8003ef4 <HAL_NVIC_EnableIRQ>

}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800
 8001944:	00000000 	.word	0x00000000

08001948 <calculateFlowrate>:
const int DELAY = 500;													// time in ms
static const double conversionFactor = (1000/DELAY)*(1.0/1000.0);		// convert L/s to m^3/s
extern volatile int flowmeter_pulse_count;

// gets flowrate as m^3/s
double calculateFlowrate(){
 8001948:	b5b0      	push	{r4, r5, r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
	volatile double flowrate;

	flowrate = flowmeter_pulse_count*conversionFactor/PPL;	// calculate flowrate
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <calculateFlowrate+0x68>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fe06 	bl	8000564 <__aeabi_i2d>
 8001958:	a313      	add	r3, pc, #76	; (adr r3, 80019a8 <calculateFlowrate+0x60>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7fe fe6b 	bl	8000638 <__aeabi_dmul>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4614      	mov	r4, r2
 8001968:	461d      	mov	r5, r3
 800196a:	f640 0398 	movw	r3, #2200	; 0x898
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fdf8 	bl	8000564 <__aeabi_i2d>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	4620      	mov	r0, r4
 800197a:	4629      	mov	r1, r5
 800197c:	f7fe ff86 	bl	800088c <__aeabi_ddiv>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	e9c7 2300 	strd	r2, r3, [r7]
	flowmeter_pulse_count = 0;								// reset pulse_count
 8001988:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <calculateFlowrate+0x68>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]

	return flowrate;
 800198e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001992:	ec43 2b17 	vmov	d7, r2, r3
}
 8001996:	eeb0 0a47 	vmov.f32	s0, s14
 800199a:	eef0 0a67 	vmov.f32	s1, s15
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bdb0      	pop	{r4, r5, r7, pc}
 80019a4:	f3af 8000 	nop.w
 80019a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80019ac:	3f60624d 	.word	0x3f60624d
 80019b0:	20001d30 	.word	0x20001d30

080019b4 <StartGetFlowrateTask>:

// calculates flowrate every DELAY ms
void StartGetFlowrateTask(void const * argument){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b094      	sub	sp, #80	; 0x50
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	volatile double flowrate;
	char tempMsg[50];
	char* time;

	for (;;){
		flowrate = calculateFlowrate();		// calculates flowrate
 80019bc:	f7ff ffc4 	bl	8001948 <calculateFlowrate>
 80019c0:	eeb0 7a40 	vmov.f32	s14, s0
 80019c4:	eef0 7a60 	vmov.f32	s15, s1
 80019c8:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

		/* TODO SCU#35 */
		/* Logging Starts */
		time = get_time();
 80019cc:	f000 fa9e 	bl	8001f0c <get_time>
 80019d0:	64f8      	str	r0, [r7, #76]	; 0x4c
		HAL_USART_Transmit(&husart1, (uint8_t *) time, strlen(time), 10);
 80019d2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80019d4:	f7fe fc6c 	bl	80002b0 <strlen>
 80019d8:	4603      	mov	r3, r0
 80019da:	b29a      	uxth	r2, r3
 80019dc:	230a      	movs	r3, #10
 80019de:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80019e0:	480e      	ldr	r0, [pc, #56]	; (8001a1c <StartGetFlowrateTask+0x68>)
 80019e2:	f005 feb6 	bl	8007752 <HAL_USART_Transmit>

		sprintf(tempMsg, ",%f,,,,\r\n", flowrate);
 80019e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80019ea:	f107 000c 	add.w	r0, r7, #12
 80019ee:	490c      	ldr	r1, [pc, #48]	; (8001a20 <StartGetFlowrateTask+0x6c>)
 80019f0:	f00c fb40 	bl	800e074 <siprintf>
		HAL_USART_Transmit(&husart1, (uint8_t *) tempMsg, strlen(tempMsg), 10);
 80019f4:	f107 030c 	add.w	r3, r7, #12
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fc59 	bl	80002b0 <strlen>
 80019fe:	4603      	mov	r3, r0
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	f107 010c 	add.w	r1, r7, #12
 8001a06:	230a      	movs	r3, #10
 8001a08:	4804      	ldr	r0, [pc, #16]	; (8001a1c <StartGetFlowrateTask+0x68>)
 8001a0a:	f005 fea2 	bl	8007752 <HAL_USART_Transmit>
		/* Logging Ends */

		osDelay(DELAY);
 8001a0e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001a12:	4618      	mov	r0, r3
 8001a14:	f009 fa30 	bl	800ae78 <osDelay>
		flowrate = calculateFlowrate();		// calculates flowrate
 8001a18:	e7d0      	b.n	80019bc <StartGetFlowrateTask+0x8>
 8001a1a:	bf00      	nop
 8001a1c:	20001e5c 	.word	0x20001e5c
 8001a20:	080116c8 	.word	0x080116c8

08001a24 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4a07      	ldr	r2, [pc, #28]	; (8001a50 <vApplicationGetIdleTaskMemory+0x2c>)
 8001a34:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	4a06      	ldr	r2, [pc, #24]	; (8001a54 <vApplicationGetIdleTaskMemory+0x30>)
 8001a3a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2280      	movs	r2, #128	; 0x80
 8001a40:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001a42:	bf00      	nop
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	20001430 	.word	0x20001430
 8001a54:	200014d0 	.word	0x200014d0

08001a58 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	b0b8      	sub	sp, #224	; 0xe0
 8001a5c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001a5e:	4b4d      	ldr	r3, [pc, #308]	; (8001b94 <MX_FREERTOS_Init+0x13c>)
 8001a60:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8001a64:	461d      	mov	r5, r3
 8001a66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001a72:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001a76:	2100      	movs	r1, #0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f009 f9b1 	bl	800ade0 <osThreadCreate>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a45      	ldr	r2, [pc, #276]	; (8001b98 <MX_FREERTOS_Init+0x140>)
 8001a82:	6013      	str	r3, [r2, #0]

  /* definition and creation of readAdcTask */
  osThreadStaticDef(readAdcTask, StartAdcDma, osPriorityNormal, 0, 512, readAdcTaskBuffer, &readAdcTaskControlBlock);
 8001a84:	4b45      	ldr	r3, [pc, #276]	; (8001b9c <MX_FREERTOS_Init+0x144>)
 8001a86:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8001a8a:	461d      	mov	r5, r3
 8001a8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readAdcTaskHandle = osThreadCreate(osThread(readAdcTask), NULL);
 8001a98:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f009 f99e 	bl	800ade0 <osThreadCreate>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4a3e      	ldr	r2, [pc, #248]	; (8001ba0 <MX_FREERTOS_Init+0x148>)
 8001aa8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(readTempTask, StartReadTempTask, osPriorityNormal, 0, 512);
 8001aaa:	4b3e      	ldr	r3, [pc, #248]	; (8001ba4 <MX_FREERTOS_Init+0x14c>)
 8001aac:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8001ab0:	461d      	mov	r5, r3
 8001ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ab6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001aba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readTempTaskHandle = osThreadCreate(osThread(readTempTask), NULL);
 8001abe:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f009 f98b 	bl	800ade0 <osThreadCreate>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a36      	ldr	r2, [pc, #216]	; (8001ba8 <MX_FREERTOS_Init+0x150>)
 8001ace:	6013      	str	r3, [r2, #0]

  // Shock Pot Reading Thread
  osThreadDef(readDistTask, StartReadDistTask, osPriorityNormal, 0, 512);
 8001ad0:	4b36      	ldr	r3, [pc, #216]	; (8001bac <MX_FREERTOS_Init+0x154>)
 8001ad2:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8001ad6:	461d      	mov	r5, r3
 8001ad8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ada:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001adc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ae0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readTempTaskHandle = osThreadCreate(osThread(readDistTask), NULL);
 8001ae4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f009 f978 	bl	800ade0 <osThreadCreate>
 8001af0:	4603      	mov	r3, r0
 8001af2:	4a2d      	ldr	r2, [pc, #180]	; (8001ba8 <MX_FREERTOS_Init+0x150>)
 8001af4:	6013      	str	r3, [r2, #0]

  // Flow Meter Reading Thread
  osThreadDef(readFlowmeterTask, StartGetFlowrateTask, osPriorityNormal, 0, 512);
 8001af6:	4b2e      	ldr	r3, [pc, #184]	; (8001bb0 <MX_FREERTOS_Init+0x158>)
 8001af8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001afc:	461d      	mov	r5, r3
 8001afe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readFlowmeterTaskHandle = osThreadCreate(osThread(readFlowmeterTask), NULL);
 8001b0a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b0e:	2100      	movs	r1, #0
 8001b10:	4618      	mov	r0, r3
 8001b12:	f009 f965 	bl	800ade0 <osThreadCreate>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4a26      	ldr	r2, [pc, #152]	; (8001bb4 <MX_FREERTOS_Init+0x15c>)
 8001b1a:	6013      	str	r3, [r2, #0]

  // CAN Receiver Thread
  osThreadDef(canReceiverTask, StartCanTask, osPriorityNormal, 0, 512);
 8001b1c:	4b26      	ldr	r3, [pc, #152]	; (8001bb8 <MX_FREERTOS_Init+0x160>)
 8001b1e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001b22:	461d      	mov	r5, r3
 8001b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  canReceiverTaskHandle = osThreadCreate(osThread(canReceiverTask), NULL);
 8001b30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b34:	2100      	movs	r1, #0
 8001b36:	4618      	mov	r0, r3
 8001b38:	f009 f952 	bl	800ade0 <osThreadCreate>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	4a1f      	ldr	r2, [pc, #124]	; (8001bbc <MX_FREERTOS_Init+0x164>)
 8001b40:	6013      	str	r3, [r2, #0]

  // IMU Packet Processing Thread
  osThreadDef(imuPacketProcessTask, StartIMUPacketProcessTask, osPriorityNormal, 0, 512);
 8001b42:	4b1f      	ldr	r3, [pc, #124]	; (8001bc0 <MX_FREERTOS_Init+0x168>)
 8001b44:	f107 041c 	add.w	r4, r7, #28
 8001b48:	461d      	mov	r5, r3
 8001b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuPacketProcessHandle = osThreadCreate(osThread(imuPacketProcessTask), NULL);
 8001b56:	f107 031c 	add.w	r3, r7, #28
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f009 f93f 	bl	800ade0 <osThreadCreate>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4a17      	ldr	r2, [pc, #92]	; (8001bc4 <MX_FREERTOS_Init+0x16c>)
 8001b66:	6013      	str	r3, [r2, #0]

  // Wheel Speed Reading Thread
  osThreadDef(readWheelSpeedsTask, StartGetWheelSpeedTask, osPriorityNormal, 0, 512);
 8001b68:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <MX_FREERTOS_Init+0x170>)
 8001b6a:	463c      	mov	r4, r7
 8001b6c:	461d      	mov	r5, r3
 8001b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b72:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b76:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readWheelSpeedsHandle = osThreadCreate(osThread(readWheelSpeedsTask), NULL);
 8001b7a:	463b      	mov	r3, r7
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f009 f92e 	bl	800ade0 <osThreadCreate>
 8001b84:	4603      	mov	r3, r0
 8001b86:	4a11      	ldr	r2, [pc, #68]	; (8001bcc <MX_FREERTOS_Init+0x174>)
 8001b88:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

}
 8001b8a:	bf00      	nop
 8001b8c:	37e0      	adds	r7, #224	; 0xe0
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bdb0      	pop	{r4, r5, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	080116e0 	.word	0x080116e0
 8001b98:	20000b88 	.word	0x20000b88
 8001b9c:	08011708 	.word	0x08011708
 8001ba0:	20000b8c 	.word	0x20000b8c
 8001ba4:	08011734 	.word	0x08011734
 8001ba8:	20000b74 	.word	0x20000b74
 8001bac:	08011760 	.word	0x08011760
 8001bb0:	08011790 	.word	0x08011790
 8001bb4:	20000b78 	.word	0x20000b78
 8001bb8:	080117bc 	.word	0x080117bc
 8001bbc:	20000b7c 	.word	0x20000b7c
 8001bc0:	080117f0 	.word	0x080117f0
 8001bc4:	20000b80 	.word	0x20000b80
 8001bc8:	08011820 	.word	0x08011820
 8001bcc:	20000b84 	.word	0x20000b84

08001bd0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f009 f94d 	bl	800ae78 <osDelay>
 8001bde:	e7fb      	b.n	8001bd8 <StartDefaultTask+0x8>

08001be0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	60da      	str	r2, [r3, #12]
 8001bf4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	4b26      	ldr	r3, [pc, #152]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfe:	4a25      	ldr	r2, [pc, #148]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c00:	f043 0304 	orr.w	r3, r3, #4
 8001c04:	6313      	str	r3, [r2, #48]	; 0x30
 8001c06:	4b23      	ldr	r3, [pc, #140]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	f003 0304 	and.w	r3, r3, #4
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	4a1e      	ldr	r2, [pc, #120]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6313      	str	r3, [r2, #48]	; 0x30
 8001c22:	4b1c      	ldr	r3, [pc, #112]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	603b      	str	r3, [r7, #0]
 8001c32:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a17      	ldr	r2, [pc, #92]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <MX_GPIO_Init+0xb4>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c50:	4811      	ldr	r0, [pc, #68]	; (8001c98 <MX_GPIO_Init+0xb8>)
 8001c52:	f002 fe61 	bl	8004918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 8001c56:	2304      	movs	r3, #4
 8001c58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 8001c62:	f107 030c 	add.w	r3, r7, #12
 8001c66:	4619      	mov	r1, r3
 8001c68:	480b      	ldr	r0, [pc, #44]	; (8001c98 <MX_GPIO_Init+0xb8>)
 8001c6a:	f002 fcc1 	bl	80045f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8001c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c74:	2301      	movs	r3, #1
 8001c76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8001c80:	f107 030c 	add.w	r3, r7, #12
 8001c84:	4619      	mov	r1, r3
 8001c86:	4804      	ldr	r0, [pc, #16]	; (8001c98 <MX_GPIO_Init+0xb8>)
 8001c88:	f002 fcb2 	bl	80045f0 <HAL_GPIO_Init>

}
 8001c8c:	bf00      	nop
 8001c8e:	3720      	adds	r7, #32
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40020400 	.word	0x40020400
 8001c9c:	00000000 	.word	0x00000000

08001ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08c      	sub	sp, #48	; 0x30
 8001ca4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ca6:	f001 fabd 	bl	8003224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001caa:	f000 f863 	bl	8001d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cae:	f7ff ff97 	bl	8001be0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001cb2:	f7ff fe27 	bl	8001904 <MX_DMA_Init>
  MX_ADC1_Init();
 8001cb6:	f7ff fbd5 	bl	8001464 <MX_ADC1_Init>
  MX_USART1_Init();
 8001cba:	f001 f9af 	bl	800301c <MX_USART1_Init>
  MX_TIM12_Init();
 8001cbe:	f000 ffd1 	bl	8002c64 <MX_TIM12_Init>
//  MX_CAN1_Init();
  MX_TIM3_Init();
 8001cc2:	f000 fe87 	bl	80029d4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001cc6:	f000 ff05 	bl	8002ad4 <MX_TIM4_Init>
  MX_FATFS_Init();
 8001cca:	f006 f8c1 	bl	8007e50 <MX_FATFS_Init>
  MX_SPI1_Init();
 8001cce:	f000 fa8f 	bl	80021f0 <MX_SPI1_Init>
  MX_RTC_Init();
 8001cd2:	f000 f8cb 	bl	8001e6c <MX_RTC_Init>
  MX_TIM11_Init();
 8001cd6:	f000 ff7d 	bl	8002bd4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim11, TIM_CHANNEL_1); 		// Start input capture
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4820      	ldr	r0, [pc, #128]	; (8001d60 <main+0xc0>)
 8001cde:	f004 fdf7 	bl	80068d0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); 		// Start input capture
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	481f      	ldr	r0, [pc, #124]	; (8001d64 <main+0xc4>)
 8001ce6:	f004 fdf3 	bl	80068d0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1); 		// Start input capture
 8001cea:	2100      	movs	r1, #0
 8001cec:	481e      	ldr	r0, [pc, #120]	; (8001d68 <main+0xc8>)
 8001cee:	f004 fdef 	bl	80068d0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_1); 		// Start input capture
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	481d      	ldr	r0, [pc, #116]	; (8001d6c <main+0xcc>)
 8001cf6:	f004 fdeb 	bl	80068d0 <HAL_TIM_IC_Start_IT>
  // Init_SD_Card();

  FRESULT fres_mount = sd_mount();
 8001cfa:	f000 f93b 	bl	8001f74 <sd_mount>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  // DSTATUS dres = disk_status(0);

  FRESULT fres_open_file = sd_open_log_file();
 8001d04:	f000 f944 	bl	8001f90 <sd_open_log_file>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  //char start_time[20] = get_time();

  for(int i = 0; i < 1910; i++) {
 8001d0e:	2300      	movs	r3, #0
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
 8001d12:	e014      	b.n	8001d3e <main+0x9e>

	//buff[length - 1] = '\n';

	//sd_log_to_file(buff, length);

	uint32_t length = snprintf(buff, BUF_LEN, "%f\n", 333.333f) + 1;
 8001d14:	1d38      	adds	r0, r7, #4
 8001d16:	a310      	add	r3, pc, #64	; (adr r3, 8001d58 <main+0xb8>)
 8001d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1c:	e9cd 2300 	strd	r2, r3, [sp]
 8001d20:	4a13      	ldr	r2, [pc, #76]	; (8001d70 <main+0xd0>)
 8001d22:	2115      	movs	r1, #21
 8001d24:	f00c f972 	bl	800e00c <sniprintf>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	61fb      	str	r3, [r7, #28]
	// buff[length - 1] = '\n';

	sd_log_to_file(buff, length);
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	69f9      	ldr	r1, [r7, #28]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f95a 	bl	8001fec <sd_log_to_file>
  for(int i = 0; i < 1910; i++) {
 8001d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d40:	f240 7275 	movw	r2, #1909	; 0x775
 8001d44:	4293      	cmp	r3, r2
 8001d46:	dde5      	ble.n	8001d14 <main+0x74>
//  sd_eject();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001d48:	f7ff fe86 	bl	8001a58 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d4c:	f009 f841 	bl	800add2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d50:	e7fe      	b.n	8001d50 <main+0xb0>
 8001d52:	bf00      	nop
 8001d54:	f3af 8000 	nop.w
 8001d58:	00000000 	.word	0x00000000
 8001d5c:	4074d554 	.word	0x4074d554
 8001d60:	20001dcc 	.word	0x20001dcc
 8001d64:	20001d3c 	.word	0x20001d3c
 8001d68:	20001d84 	.word	0x20001d84
 8001d6c:	20001e14 	.word	0x20001e14
 8001d70:	0801183c 	.word	0x0801183c

08001d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b094      	sub	sp, #80	; 0x50
 8001d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d7a:	f107 031c 	add.w	r3, r7, #28
 8001d7e:	2234      	movs	r2, #52	; 0x34
 8001d80:	2100      	movs	r1, #0
 8001d82:	4618      	mov	r0, r3
 8001d84:	f00c f9d9 	bl	800e13a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d88:	f107 0308 	add.w	r3, r7, #8
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d98:	2300      	movs	r3, #0
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	4b25      	ldr	r3, [pc, #148]	; (8001e34 <SystemClock_Config+0xc0>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	4a24      	ldr	r2, [pc, #144]	; (8001e34 <SystemClock_Config+0xc0>)
 8001da2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da6:	6413      	str	r3, [r2, #64]	; 0x40
 8001da8:	4b22      	ldr	r3, [pc, #136]	; (8001e34 <SystemClock_Config+0xc0>)
 8001daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db0:	607b      	str	r3, [r7, #4]
 8001db2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001db4:	2300      	movs	r3, #0
 8001db6:	603b      	str	r3, [r7, #0]
 8001db8:	4b1f      	ldr	r3, [pc, #124]	; (8001e38 <SystemClock_Config+0xc4>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001dc0:	4a1d      	ldr	r2, [pc, #116]	; (8001e38 <SystemClock_Config+0xc4>)
 8001dc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc6:	6013      	str	r3, [r2, #0]
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	; (8001e38 <SystemClock_Config+0xc4>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001dd0:	603b      	str	r3, [r7, #0]
 8001dd2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001dd4:	230a      	movs	r3, #10
 8001dd6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001de0:	2310      	movs	r3, #16
 8001de2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001de4:	2301      	movs	r3, #1
 8001de6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4618      	mov	r0, r3
 8001df2:	f003 fbcb 	bl	800558c <HAL_RCC_OscConfig>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001dfc:	f000 f830 	bl	8001e60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e00:	230f      	movs	r3, #15
 8001e02:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e14:	f107 0308 	add.w	r3, r7, #8
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f002 fd96 	bl	800494c <HAL_RCC_ClockConfig>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001e26:	f000 f81b 	bl	8001e60 <Error_Handler>
  }
}
 8001e2a:	bf00      	nop
 8001e2c:	3750      	adds	r7, #80	; 0x50
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40007000 	.word	0x40007000

08001e3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a04      	ldr	r2, [pc, #16]	; (8001e5c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d101      	bne.n	8001e52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e4e:	f001 fa0b 	bl	8003268 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40014400 	.word	0x40014400

08001e60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e64:	b672      	cpsid	i
}
 8001e66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <Error_Handler+0x8>
	...

08001e6c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e70:	4b0f      	ldr	r3, [pc, #60]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e72:	4a10      	ldr	r2, [pc, #64]	; (8001eb4 <MX_RTC_Init+0x48>)
 8001e74:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e76:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e7e:	227f      	movs	r2, #127	; 0x7f
 8001e80:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e84:	22ff      	movs	r2, #255	; 0xff
 8001e86:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e88:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e8e:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e9a:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <MX_RTC_Init+0x44>)
 8001e9c:	f003 fe14 	bl	8005ac8 <HAL_RTC_Init>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001ea6:	f7ff ffdb 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	200016d0 	.word	0x200016d0
 8001eb4:	40002800 	.word	0x40002800

08001eb8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b09a      	sub	sp, #104	; 0x68
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ec0:	f107 030c 	add.w	r3, r7, #12
 8001ec4:	225c      	movs	r2, #92	; 0x5c
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f00c f936 	bl	800e13a <memset>
  if(rtcHandle->Instance==RTC)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a0c      	ldr	r2, [pc, #48]	; (8001f04 <HAL_RTC_MspInit+0x4c>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d111      	bne.n	8001efc <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ed8:	2320      	movs	r3, #32
 8001eda:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001edc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ee0:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ee2:	f107 030c 	add.w	r3, r7, #12
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f002 fe7c 	bl	8004be4 <HAL_RCCEx_PeriphCLKConfig>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001ef2:	f7ff ffb5 	bl	8001e60 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ef6:	4b04      	ldr	r3, [pc, #16]	; (8001f08 <HAL_RTC_MspInit+0x50>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001efc:	bf00      	nop
 8001efe:	3768      	adds	r7, #104	; 0x68
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40002800 	.word	0x40002800
 8001f08:	42470e3c 	.word	0x42470e3c

08001f0c <get_time>:
//	time[0] = 'a';
//	time[1] = '\0';
//	return time;
//}
char* get_time(void)
{
 8001f0c:	b590      	push	{r4, r7, lr}
 8001f0e:	b089      	sub	sp, #36	; 0x24
 8001f10:	af02      	add	r7, sp, #8
	 RTC_DateTypeDef gDate;
	 RTC_TimeTypeDef gTime;
	 static char time[20];

	/* Get the RTC current Time */
	 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8001f12:	463b      	mov	r3, r7
 8001f14:	2200      	movs	r2, #0
 8001f16:	4619      	mov	r1, r3
 8001f18:	4813      	ldr	r0, [pc, #76]	; (8001f68 <get_time+0x5c>)
 8001f1a:	f003 fe4b 	bl	8005bb4 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8001f1e:	f107 0314 	add.w	r3, r7, #20
 8001f22:	2200      	movs	r2, #0
 8001f24:	4619      	mov	r1, r3
 8001f26:	4810      	ldr	r0, [pc, #64]	; (8001f68 <get_time+0x5c>)
 8001f28:	f003 fea2 	bl	8005c70 <HAL_RTC_GetDate>

	/* Display time Format: hh:mm:ss.SS */
	 sprintf(time, "%02u:%02u:%02u.%02lu", gTime.Hours, gTime.Minutes, gTime.Seconds, (uint32_t) (gTime.SecondFraction - gTime.SubSeconds) * 100 / (gTime.SecondFraction + 1));
 8001f2c:	783b      	ldrb	r3, [r7, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	787b      	ldrb	r3, [r7, #1]
 8001f32:	461c      	mov	r4, r3
 8001f34:	78bb      	ldrb	r3, [r7, #2]
 8001f36:	4619      	mov	r1, r3
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2264      	movs	r2, #100	; 0x64
 8001f40:	fb03 f202 	mul.w	r2, r3, r2
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	3301      	adds	r3, #1
 8001f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4c:	9301      	str	r3, [sp, #4]
 8001f4e:	9100      	str	r1, [sp, #0]
 8001f50:	4623      	mov	r3, r4
 8001f52:	4602      	mov	r2, r0
 8001f54:	4905      	ldr	r1, [pc, #20]	; (8001f6c <get_time+0x60>)
 8001f56:	4806      	ldr	r0, [pc, #24]	; (8001f70 <get_time+0x64>)
 8001f58:	f00c f88c 	bl	800e074 <siprintf>

	 return time;
 8001f5c:	4b04      	ldr	r3, [pc, #16]	; (8001f70 <get_time+0x64>)
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	371c      	adds	r7, #28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd90      	pop	{r4, r7, pc}
 8001f66:	bf00      	nop
 8001f68:	200016d0 	.word	0x200016d0
 8001f6c:	08011840 	.word	0x08011840
 8001f70:	200016f0 	.word	0x200016f0

08001f74 <sd_mount>:
FIL logFile; 	//File handle

uint32_t write_count = 0;
uint32_t log_index = 0;

FRESULT sd_mount(void) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	return f_mount(&FatFs, "", 1);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	4903      	ldr	r1, [pc, #12]	; (8001f88 <sd_mount+0x14>)
 8001f7c:	4803      	ldr	r0, [pc, #12]	; (8001f8c <sd_mount+0x18>)
 8001f7e:	f008 fa01 	bl	800a384 <f_mount>
 8001f82:	4603      	mov	r3, r0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	08011868 	.word	0x08011868
 8001f8c:	20001704 	.word	0x20001704

08001f90 <sd_open_log_file>:

FRESULT sd_open_log_file(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b092      	sub	sp, #72	; 0x48
 8001f94:	af00      	add	r7, sp, #0
	FRESULT fres = FR_NOT_READY;
 8001f96:	2303      	movs	r3, #3
 8001f98:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	char LOG_BUFFER[64] = {0};
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	f107 0308 	add.w	r3, r7, #8
 8001fa4:	223c      	movs	r2, #60	; 0x3c
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f00c f8c6 	bl	800e13a <memset>

	snprintf(LOG_BUFFER, 64, LOG_FILE, log_index++);
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <sd_open_log_file+0x50>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	490a      	ldr	r1, [pc, #40]	; (8001fe0 <sd_open_log_file+0x50>)
 8001fb6:	600a      	str	r2, [r1, #0]
 8001fb8:	1d38      	adds	r0, r7, #4
 8001fba:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <sd_open_log_file+0x54>)
 8001fbc:	2140      	movs	r1, #64	; 0x40
 8001fbe:	f00c f825 	bl	800e00c <sniprintf>
	fres = f_open(&logFile, LOG_BUFFER, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8001fc2:	1d3b      	adds	r3, r7, #4
 8001fc4:	221a      	movs	r2, #26
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4807      	ldr	r0, [pc, #28]	; (8001fe8 <sd_open_log_file+0x58>)
 8001fca:	f008 fa3f 	bl	800a44c <f_open>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	return fres;
 8001fd4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3748      	adds	r7, #72	; 0x48
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20001b6c 	.word	0x20001b6c
 8001fe4:	0801186c 	.word	0x0801186c
 8001fe8:	20001938 	.word	0x20001938

08001fec <sd_log_to_file>:

FRESULT sd_log_to_file(char *buff, UINT n) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
	UINT bytesWritten;
	FRESULT fres = f_write(&logFile, buff, n, &bytesWritten);
 8001ff6:	f107 0308 	add.w	r3, r7, #8
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	4812      	ldr	r0, [pc, #72]	; (8002048 <sd_log_to_file+0x5c>)
 8002000:	f008 fbe9 	bl	800a7d6 <f_write>
 8002004:	4603      	mov	r3, r0
 8002006:	73fb      	strb	r3, [r7, #15]

	if(fres == FR_OK) {
 8002008:	7bfb      	ldrb	r3, [r7, #15]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d116      	bne.n	800203c <sd_log_to_file+0x50>
		write_count++;
 800200e:	4b0f      	ldr	r3, [pc, #60]	; (800204c <sd_log_to_file+0x60>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	3301      	adds	r3, #1
 8002014:	4a0d      	ldr	r2, [pc, #52]	; (800204c <sd_log_to_file+0x60>)
 8002016:	6013      	str	r3, [r2, #0]
		if(write_count % WRITES_UNTIL_SYNC == 0) { // check if time to sync
 8002018:	4b0c      	ldr	r3, [pc, #48]	; (800204c <sd_log_to_file+0x60>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <sd_log_to_file+0x64>)
 800201e:	fba3 1302 	umull	r1, r3, r3, r2
 8002022:	095b      	lsrs	r3, r3, #5
 8002024:	2164      	movs	r1, #100	; 0x64
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	d105      	bne.n	800203c <sd_log_to_file+0x50>
			f_sync(&logFile);
 8002030:	4805      	ldr	r0, [pc, #20]	; (8002048 <sd_log_to_file+0x5c>)
 8002032:	f008 fd74 	bl	800ab1e <f_sync>
			write_count = 0;
 8002036:	4b05      	ldr	r3, [pc, #20]	; (800204c <sd_log_to_file+0x60>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
		}
	}

	return fres;
 800203c:	7bfb      	ldrb	r3, [r7, #15]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20001938 	.word	0x20001938
 800204c:	20001b68 	.word	0x20001b68
 8002050:	51eb851f 	.word	0x51eb851f

08002054 <getDistance>:
// INPUT PARAMTERS:
//			voltage - voltage measured across the shock pot
//
// RETURN:	distance in mm of type double
//*********************************************************************
double getDistance(double voltage){
 8002054:	b5b0      	push	{r4, r5, r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	ed87 0b00 	vstr	d0, [r7]
	double dist = MAX_DIST * voltage / vDD;
 800205e:	4b13      	ldr	r3, [pc, #76]	; (80020ac <getDistance+0x58>)
 8002060:	4618      	mov	r0, r3
 8002062:	f7fe fa91 	bl	8000588 <__aeabi_f2d>
 8002066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800206a:	f7fe fae5 	bl	8000638 <__aeabi_dmul>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	4614      	mov	r4, r2
 8002074:	461d      	mov	r5, r3
 8002076:	4b0e      	ldr	r3, [pc, #56]	; (80020b0 <getDistance+0x5c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fa84 	bl	8000588 <__aeabi_f2d>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4620      	mov	r0, r4
 8002086:	4629      	mov	r1, r5
 8002088:	f7fe fc00 	bl	800088c <__aeabi_ddiv>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return dist;
 8002094:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002098:	ec43 2b17 	vmov	d7, r2, r3
}
 800209c:	eeb0 0a47 	vmov.f32	s0, s14
 80020a0:	eef0 0a67 	vmov.f32	s1, s15
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bdb0      	pop	{r4, r5, r7, pc}
 80020aa:	bf00      	nop
 80020ac:	42480000 	.word	0x42480000
 80020b0:	08011918 	.word	0x08011918

080020b4 <StartReadDistTask>:
// readDist_task
//
// PURPOSE: Main loop for freeRTOS thread. Waits for ADC conversion and
//			translates voltages into distance
//*********************************************************************
void StartReadDistTask(void const * argument){
 80020b4:	b580      	push	{r7, lr}
 80020b6:	f5ad 7d28 	sub.w	sp, sp, #672	; 0x2a0
 80020ba:	af02      	add	r7, sp, #8
 80020bc:	f507 7326 	add.w	r3, r7, #664	; 0x298
 80020c0:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 80020c4:	6018      	str	r0, [r3, #0]
	char msgDist[20];
	float voltages[16];
	char distMsg[50];

	for (;;){
		if (newData_shock_pot == 1){
 80020c6:	4b43      	ldr	r3, [pc, #268]	; (80021d4 <StartReadDistTask+0x120>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d17d      	bne.n	80021ca <StartReadDistTask+0x116>
			// calculate distances for each ADC channel
			for(int i = 0; i < 16; i++) {
 80020ce:	2300      	movs	r3, #0
 80020d0:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 80020d4:	e05d      	b.n	8002192 <StartReadDistTask+0xde>
				  voltages[i] = ADC_TO_Voltage * ADC_Readings[i];
 80020d6:	4a40      	ldr	r2, [pc, #256]	; (80021d8 <StartReadDistTask+0x124>)
 80020d8:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 80020dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7fe fa2f 	bl	8000544 <__aeabi_ui2d>
 80020e6:	4b3d      	ldr	r3, [pc, #244]	; (80021dc <StartReadDistTask+0x128>)
 80020e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ec:	f7fe faa4 	bl	8000638 <__aeabi_dmul>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4610      	mov	r0, r2
 80020f6:	4619      	mov	r1, r3
 80020f8:	f7fe fd76 	bl	8000be8 <__aeabi_d2f>
 80020fc:	4601      	mov	r1, r0
 80020fe:	f507 7326 	add.w	r3, r7, #664	; 0x298
 8002102:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 8002106:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4413      	add	r3, r2
 800210e:	6019      	str	r1, [r3, #0]
				  dist[i] = getDistance(voltages[i]);
 8002110:	f507 7326 	add.w	r3, r7, #664	; 0x298
 8002114:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 8002118:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fa30 	bl	8000588 <__aeabi_f2d>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	ec43 2b10 	vmov	d0, r2, r3
 8002130:	f7ff ff90 	bl	8002054 <getDistance>
 8002134:	eeb0 7a40 	vmov.f32	s14, s0
 8002138:	eef0 7a60 	vmov.f32	s15, s1
 800213c:	4a28      	ldr	r2, [pc, #160]	; (80021e0 <StartReadDistTask+0x12c>)
 800213e:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4413      	add	r3, r2
 8002146:	ed83 7b00 	vstr	d7, [r3]
				  sprintf(msgDist, "ADC %d %.5f \n", i, voltages[i]);
 800214a:	f507 7326 	add.w	r3, r7, #664	; 0x298
 800214e:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 8002152:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4413      	add	r3, r2
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe fa13 	bl	8000588 <__aeabi_f2d>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	f107 0080 	add.w	r0, r7, #128	; 0x80
 800216a:	e9cd 2300 	strd	r2, r3, [sp]
 800216e:	f8d7 2294 	ldr.w	r2, [r7, #660]	; 0x294
 8002172:	491c      	ldr	r1, [pc, #112]	; (80021e4 <StartReadDistTask+0x130>)
 8002174:	f00b ff7e 	bl	800e074 <siprintf>
				  strcat(msg,msgDist);
 8002178:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800217c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002180:	4611      	mov	r1, r2
 8002182:	4618      	mov	r0, r3
 8002184:	f00b ffe1 	bl	800e14a <strcat>
			for(int i = 0; i < 16; i++) {
 8002188:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 800218c:	3301      	adds	r3, #1
 800218e:	f8c7 3294 	str.w	r3, [r7, #660]	; 0x294
 8002192:	f8d7 3294 	ldr.w	r3, [r7, #660]	; 0x294
 8002196:	2b0f      	cmp	r3, #15
 8002198:	dd9d      	ble.n	80020d6 <StartReadDistTask+0x22>
			}

			/* TODO SCU#35 */
			/* Logging Starts */
			// add ADC channel 0 to message
			sprintf(distMsg, "Distance: %f\r\n", dist[0]);
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <StartReadDistTask+0x12c>)
 800219c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a0:	f107 000c 	add.w	r0, r7, #12
 80021a4:	4910      	ldr	r1, [pc, #64]	; (80021e8 <StartReadDistTask+0x134>)
 80021a6:	f00b ff65 	bl	800e074 <siprintf>
			HAL_USART_Transmit(&husart1, (uint8_t *) distMsg, strlen(distMsg), 10);
 80021aa:	f107 030c 	add.w	r3, r7, #12
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7fe f87e 	bl	80002b0 <strlen>
 80021b4:	4603      	mov	r3, r0
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	f107 010c 	add.w	r1, r7, #12
 80021bc:	230a      	movs	r3, #10
 80021be:	480b      	ldr	r0, [pc, #44]	; (80021ec <StartReadDistTask+0x138>)
 80021c0:	f005 fac7 	bl	8007752 <HAL_USART_Transmit>
			/* Logging Ends */

			newData_shock_pot = 0;					// reset ADC conversion flag
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <StartReadDistTask+0x120>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
		}

		// wait 500ms
		osDelay(500);
 80021ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021ce:	f008 fe53 	bl	800ae78 <osDelay>
		if (newData_shock_pot == 1){
 80021d2:	e778      	b.n	80020c6 <StartReadDistTask+0x12>
 80021d4:	20000a78 	.word	0x20000a78
 80021d8:	20000a38 	.word	0x20000a38
 80021dc:	08011910 	.word	0x08011910
 80021e0:	20001b70 	.word	0x20001b70
 80021e4:	08011878 	.word	0x08011878
 80021e8:	08011888 	.word	0x08011888
 80021ec:	20001e5c 	.word	0x20001e5c

080021f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021f4:	4b17      	ldr	r3, [pc, #92]	; (8002254 <MX_SPI1_Init+0x64>)
 80021f6:	4a18      	ldr	r2, [pc, #96]	; (8002258 <MX_SPI1_Init+0x68>)
 80021f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021fa:	4b16      	ldr	r3, [pc, #88]	; (8002254 <MX_SPI1_Init+0x64>)
 80021fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002200:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002202:	4b14      	ldr	r3, [pc, #80]	; (8002254 <MX_SPI1_Init+0x64>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002208:	4b12      	ldr	r3, [pc, #72]	; (8002254 <MX_SPI1_Init+0x64>)
 800220a:	2200      	movs	r2, #0
 800220c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <MX_SPI1_Init+0x64>)
 8002210:	2200      	movs	r2, #0
 8002212:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002214:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <MX_SPI1_Init+0x64>)
 8002216:	2200      	movs	r2, #0
 8002218:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800221a:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <MX_SPI1_Init+0x64>)
 800221c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002220:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002222:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <MX_SPI1_Init+0x64>)
 8002224:	2230      	movs	r2, #48	; 0x30
 8002226:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <MX_SPI1_Init+0x64>)
 800222a:	2200      	movs	r2, #0
 800222c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800222e:	4b09      	ldr	r3, [pc, #36]	; (8002254 <MX_SPI1_Init+0x64>)
 8002230:	2200      	movs	r2, #0
 8002232:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002234:	4b07      	ldr	r3, [pc, #28]	; (8002254 <MX_SPI1_Init+0x64>)
 8002236:	2200      	movs	r2, #0
 8002238:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800223a:	4b06      	ldr	r3, [pc, #24]	; (8002254 <MX_SPI1_Init+0x64>)
 800223c:	220a      	movs	r2, #10
 800223e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002240:	4804      	ldr	r0, [pc, #16]	; (8002254 <MX_SPI1_Init+0x64>)
 8002242:	f003 fe04 	bl	8005e4e <HAL_SPI_Init>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800224c:	f7ff fe08 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002250:	bf00      	nop
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20001bf0 	.word	0x20001bf0
 8002258:	40013000 	.word	0x40013000

0800225c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	; 0x28
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	f107 0314 	add.w	r3, r7, #20
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a19      	ldr	r2, [pc, #100]	; (80022e0 <HAL_SPI_MspInit+0x84>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d12b      	bne.n	80022d6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <HAL_SPI_MspInit+0x88>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002286:	4a17      	ldr	r2, [pc, #92]	; (80022e4 <HAL_SPI_MspInit+0x88>)
 8002288:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800228c:	6453      	str	r3, [r2, #68]	; 0x44
 800228e:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <HAL_SPI_MspInit+0x88>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <HAL_SPI_MspInit+0x88>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	4a10      	ldr	r2, [pc, #64]	; (80022e4 <HAL_SPI_MspInit+0x88>)
 80022a4:	f043 0302 	orr.w	r3, r3, #2
 80022a8:	6313      	str	r3, [r2, #48]	; 0x30
 80022aa:	4b0e      	ldr	r3, [pc, #56]	; (80022e4 <HAL_SPI_MspInit+0x88>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80022b6:	2338      	movs	r3, #56	; 0x38
 80022b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022c6:	2305      	movs	r3, #5
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	4805      	ldr	r0, [pc, #20]	; (80022e8 <HAL_SPI_MspInit+0x8c>)
 80022d2:	f002 f98d 	bl	80045f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80022d6:	bf00      	nop
 80022d8:	3728      	adds	r7, #40	; 0x28
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40013000 	.word	0x40013000
 80022e4:	40023800 	.word	0x40023800
 80022e8:	40020400 	.word	0x40020400

080022ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	4b12      	ldr	r3, [pc, #72]	; (8002340 <HAL_MspInit+0x54>)
 80022f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fa:	4a11      	ldr	r2, [pc, #68]	; (8002340 <HAL_MspInit+0x54>)
 80022fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002300:	6453      	str	r3, [r2, #68]	; 0x44
 8002302:	4b0f      	ldr	r3, [pc, #60]	; (8002340 <HAL_MspInit+0x54>)
 8002304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	603b      	str	r3, [r7, #0]
 8002312:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <HAL_MspInit+0x54>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	4a0a      	ldr	r2, [pc, #40]	; (8002340 <HAL_MspInit+0x54>)
 8002318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800231c:	6413      	str	r3, [r2, #64]	; 0x40
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <HAL_MspInit+0x54>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800232a:	2200      	movs	r2, #0
 800232c:	210f      	movs	r1, #15
 800232e:	f06f 0001 	mvn.w	r0, #1
 8002332:	f001 fdc3 	bl	8003ebc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40023800 	.word	0x40023800

08002344 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08c      	sub	sp, #48	; 0x30
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002350:	2300      	movs	r3, #0
 8002352:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8002354:	2300      	movs	r3, #0
 8002356:	60bb      	str	r3, [r7, #8]
 8002358:	4b2e      	ldr	r3, [pc, #184]	; (8002414 <HAL_InitTick+0xd0>)
 800235a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235c:	4a2d      	ldr	r2, [pc, #180]	; (8002414 <HAL_InitTick+0xd0>)
 800235e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002362:	6453      	str	r3, [r2, #68]	; 0x44
 8002364:	4b2b      	ldr	r3, [pc, #172]	; (8002414 <HAL_InitTick+0xd0>)
 8002366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002370:	f107 020c 	add.w	r2, r7, #12
 8002374:	f107 0310 	add.w	r3, r7, #16
 8002378:	4611      	mov	r1, r2
 800237a:	4618      	mov	r0, r3
 800237c:	f002 fc00 	bl	8004b80 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002380:	f002 fbea 	bl	8004b58 <HAL_RCC_GetPCLK2Freq>
 8002384:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002388:	4a23      	ldr	r2, [pc, #140]	; (8002418 <HAL_InitTick+0xd4>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	0c9b      	lsrs	r3, r3, #18
 8002390:	3b01      	subs	r3, #1
 8002392:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8002394:	4b21      	ldr	r3, [pc, #132]	; (800241c <HAL_InitTick+0xd8>)
 8002396:	4a22      	ldr	r2, [pc, #136]	; (8002420 <HAL_InitTick+0xdc>)
 8002398:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 800239a:	4b20      	ldr	r3, [pc, #128]	; (800241c <HAL_InitTick+0xd8>)
 800239c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023a0:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 80023a2:	4a1e      	ldr	r2, [pc, #120]	; (800241c <HAL_InitTick+0xd8>)
 80023a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a6:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 80023a8:	4b1c      	ldr	r3, [pc, #112]	; (800241c <HAL_InitTick+0xd8>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ae:	4b1b      	ldr	r3, [pc, #108]	; (800241c <HAL_InitTick+0xd8>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b4:	4b19      	ldr	r3, [pc, #100]	; (800241c <HAL_InitTick+0xd8>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 80023ba:	4818      	ldr	r0, [pc, #96]	; (800241c <HAL_InitTick+0xd8>)
 80023bc:	f004 f978 	bl	80066b0 <HAL_TIM_Base_Init>
 80023c0:	4603      	mov	r3, r0
 80023c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80023c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d11b      	bne.n	8002406 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 80023ce:	4813      	ldr	r0, [pc, #76]	; (800241c <HAL_InitTick+0xd8>)
 80023d0:	f004 f9be 	bl	8006750 <HAL_TIM_Base_Start_IT>
 80023d4:	4603      	mov	r3, r0
 80023d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80023da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d111      	bne.n	8002406 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80023e2:	2019      	movs	r0, #25
 80023e4:	f001 fd86 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2b0f      	cmp	r3, #15
 80023ec:	d808      	bhi.n	8002400 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80023ee:	2200      	movs	r2, #0
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	2019      	movs	r0, #25
 80023f4:	f001 fd62 	bl	8003ebc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023f8:	4a0a      	ldr	r2, [pc, #40]	; (8002424 <HAL_InitTick+0xe0>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6013      	str	r3, [r2, #0]
 80023fe:	e002      	b.n	8002406 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002406:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800240a:	4618      	mov	r0, r3
 800240c:	3730      	adds	r7, #48	; 0x30
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40023800 	.word	0x40023800
 8002418:	431bde83 	.word	0x431bde83
 800241c:	20001c48 	.word	0x20001c48
 8002420:	40014400 	.word	0x40014400
 8002424:	20000008 	.word	0x20000008

08002428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800242c:	e7fe      	b.n	800242c <NMI_Handler+0x4>

0800242e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800242e:	b480      	push	{r7}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002432:	e7fe      	b.n	8002432 <HardFault_Handler+0x4>

08002434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002438:	e7fe      	b.n	8002438 <MemManage_Handler+0x4>

0800243a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800243e:	e7fe      	b.n	800243e <BusFault_Handler+0x4>

08002440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002444:	e7fe      	b.n	8002444 <UsageFault_Handler+0x4>

08002446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002458:	4802      	ldr	r0, [pc, #8]	; (8002464 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800245a:	f004 fb61 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20001c48 	.word	0x20001c48

08002468 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800246c:	4802      	ldr	r0, [pc, #8]	; (8002478 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800246e:	f004 fb57 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20001dcc 	.word	0x20001dcc

0800247c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002480:	4802      	ldr	r0, [pc, #8]	; (800248c <TIM3_IRQHandler+0x10>)
 8002482:	f004 fb4d 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20001d3c 	.word	0x20001d3c

08002490 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002494:	4802      	ldr	r0, [pc, #8]	; (80024a0 <TIM4_IRQHandler+0x10>)
 8002496:	f004 fb43 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20001d84 	.word	0x20001d84

080024a4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80024aa:	f004 fb39 	bl	8006b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20001e14 	.word	0x20001e14

080024b8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024bc:	4802      	ldr	r0, [pc, #8]	; (80024c8 <DMA2_Stream0_IRQHandler+0x10>)
 80024be:	f001 fe2d 	bl	800411c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000ac8 	.word	0x20000ac8

080024cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
	return 1;
 80024d0:	2301      	movs	r3, #1
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <_kill>:

int _kill(int pid, int sig)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024e6:	f00b fedf 	bl	800e2a8 <__errno>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2216      	movs	r2, #22
 80024ee:	601a      	str	r2, [r3, #0]
	return -1;
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <_exit>:

void _exit (int status)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002504:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f7ff ffe7 	bl	80024dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800250e:	e7fe      	b.n	800250e <_exit+0x12>

08002510 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
 8002520:	e00a      	b.n	8002538 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002522:	f3af 8000 	nop.w
 8002526:	4601      	mov	r1, r0
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	1c5a      	adds	r2, r3, #1
 800252c:	60ba      	str	r2, [r7, #8]
 800252e:	b2ca      	uxtb	r2, r1
 8002530:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	3301      	adds	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	429a      	cmp	r2, r3
 800253e:	dbf0      	blt.n	8002522 <_read+0x12>
	}

return len;
 8002540:	687b      	ldr	r3, [r7, #4]
}
 8002542:	4618      	mov	r0, r3
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b086      	sub	sp, #24
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	e009      	b.n	8002570 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1c5a      	adds	r2, r3, #1
 8002560:	60ba      	str	r2, [r7, #8]
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	3301      	adds	r3, #1
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	429a      	cmp	r2, r3
 8002576:	dbf1      	blt.n	800255c <_write+0x12>
	}
	return len;
 8002578:	687b      	ldr	r3, [r7, #4]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3718      	adds	r7, #24
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <_close>:

int _close(int file)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
	return -1;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025aa:	605a      	str	r2, [r3, #4]
	return 0;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <_isatty>:

int _isatty(int file)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
	return 1;
 80025c2:	2301      	movs	r3, #1
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
	return 0;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
	...

080025ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025f4:	4a14      	ldr	r2, [pc, #80]	; (8002648 <_sbrk+0x5c>)
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <_sbrk+0x60>)
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002600:	4b13      	ldr	r3, [pc, #76]	; (8002650 <_sbrk+0x64>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d102      	bne.n	800260e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002608:	4b11      	ldr	r3, [pc, #68]	; (8002650 <_sbrk+0x64>)
 800260a:	4a12      	ldr	r2, [pc, #72]	; (8002654 <_sbrk+0x68>)
 800260c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <_sbrk+0x64>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	429a      	cmp	r2, r3
 800261a:	d207      	bcs.n	800262c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800261c:	f00b fe44 	bl	800e2a8 <__errno>
 8002620:	4603      	mov	r3, r0
 8002622:	220c      	movs	r2, #12
 8002624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002626:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800262a:	e009      	b.n	8002640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800262c:	4b08      	ldr	r3, [pc, #32]	; (8002650 <_sbrk+0x64>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002632:	4b07      	ldr	r3, [pc, #28]	; (8002650 <_sbrk+0x64>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4413      	add	r3, r2
 800263a:	4a05      	ldr	r2, [pc, #20]	; (8002650 <_sbrk+0x64>)
 800263c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800263e:	68fb      	ldr	r3, [r7, #12]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20020000 	.word	0x20020000
 800264c:	00000400 	.word	0x00000400
 8002650:	20001c90 	.word	0x20001c90
 8002654:	20005dd0 	.word	0x20005dd0

08002658 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <SystemInit+0x20>)
 800265e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002662:	4a05      	ldr	r2, [pc, #20]	; (8002678 <SystemInit+0x20>)
 8002664:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002668:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	e000ed00 	.word	0xe000ed00
 800267c:	00000000 	.word	0x00000000

08002680 <get_NTC_Resistance>:
double volatile naturalLogR;
double volatile temperature;
double volatile R_NTC;

// takes the input voltage and returns the resistance
void get_NTC_Resistance(double voltageReading){
 8002680:	b5b0      	push	{r4, r5, r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	ed87 0b00 	vstr	d0, [r7]
	if (voltageReading >= (vDD-0.1) || voltageReading <= 0){R_NTC = 0;}
 800268a:	4b29      	ldr	r3, [pc, #164]	; (8002730 <get_NTC_Resistance+0xb0>)
 800268c:	4618      	mov	r0, r3
 800268e:	f7fd ff7b 	bl	8000588 <__aeabi_f2d>
 8002692:	a325      	add	r3, pc, #148	; (adr r3, 8002728 <get_NTC_Resistance+0xa8>)
 8002694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002698:	f7fd fe16 	bl	80002c8 <__aeabi_dsub>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026a4:	f7fe fa4e 	bl	8000b44 <__aeabi_dcmpge>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10a      	bne.n	80026c4 <get_NTC_Resistance+0x44>
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026ba:	f7fe fa39 	bl	8000b30 <__aeabi_dcmple>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d007      	beq.n	80026d4 <get_NTC_Resistance+0x54>
 80026c4:	491b      	ldr	r1, [pc, #108]	; (8002734 <get_NTC_Resistance+0xb4>)
 80026c6:	f04f 0200 	mov.w	r2, #0
 80026ca:	f04f 0300 	mov.w	r3, #0
 80026ce:	e9c1 2300 	strd	r2, r3, [r1]
 80026d2:	e025      	b.n	8002720 <get_NTC_Resistance+0xa0>
	else {R_NTC = (vDD/voltageReading - 1) * constResistance;}
 80026d4:	4b16      	ldr	r3, [pc, #88]	; (8002730 <get_NTC_Resistance+0xb0>)
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff56 	bl	8000588 <__aeabi_f2d>
 80026dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026e0:	f7fe f8d4 	bl	800088c <__aeabi_ddiv>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	4610      	mov	r0, r2
 80026ea:	4619      	mov	r1, r3
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <get_NTC_Resistance+0xb8>)
 80026f2:	f7fd fde9 	bl	80002c8 <__aeabi_dsub>
 80026f6:	4602      	mov	r2, r0
 80026f8:	460b      	mov	r3, r1
 80026fa:	4614      	mov	r4, r2
 80026fc:	461d      	mov	r5, r3
 80026fe:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8002702:	4618      	mov	r0, r3
 8002704:	f7fd ff1e 	bl	8000544 <__aeabi_ui2d>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	4620      	mov	r0, r4
 800270e:	4629      	mov	r1, r5
 8002710:	f7fd ff92 	bl	8000638 <__aeabi_dmul>
 8002714:	4602      	mov	r2, r0
 8002716:	460b      	mov	r3, r1
 8002718:	4906      	ldr	r1, [pc, #24]	; (8002734 <get_NTC_Resistance+0xb4>)
 800271a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800271e:	bf00      	nop
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bdb0      	pop	{r4, r5, r7, pc}
 8002728:	9999999a 	.word	0x9999999a
 800272c:	3fb99999 	.word	0x3fb99999
 8002730:	40533333 	.word	0x40533333
 8002734:	20001d28 	.word	0x20001d28
 8002738:	3ff00000 	.word	0x3ff00000
 800273c:	00000000 	.word	0x00000000

08002740 <getTemperature>:

// takes the input voltage and returns the temperature
double getTemperature(double voltageReading){		// USING STEINHART & HART EQUATION
 8002740:	b5b0      	push	{r4, r5, r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	ed87 0b00 	vstr	d0, [r7]
	get_NTC_Resistance(voltageReading);
 800274a:	ed97 0b00 	vldr	d0, [r7]
 800274e:	f7ff ff97 	bl	8002680 <get_NTC_Resistance>
	if (R_NTC < 1){temperature = -1;}
 8002752:	4b43      	ldr	r3, [pc, #268]	; (8002860 <getTemperature+0x120>)
 8002754:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	4b41      	ldr	r3, [pc, #260]	; (8002864 <getTemperature+0x124>)
 800275e:	f7fe f9dd 	bl	8000b1c <__aeabi_dcmplt>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d006      	beq.n	8002776 <getTemperature+0x36>
 8002768:	493f      	ldr	r1, [pc, #252]	; (8002868 <getTemperature+0x128>)
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	4b3f      	ldr	r3, [pc, #252]	; (800286c <getTemperature+0x12c>)
 8002770:	e9c1 2300 	strd	r2, r3, [r1]
 8002774:	e051      	b.n	800281a <getTemperature+0xda>
	else{
		naturalLogR = log(R_NTC);
 8002776:	4b3a      	ldr	r3, [pc, #232]	; (8002860 <getTemperature+0x120>)
 8002778:	ed93 7b00 	vldr	d7, [r3]
 800277c:	eeb0 0a47 	vmov.f32	s0, s14
 8002780:	eef0 0a67 	vmov.f32	s1, s15
 8002784:	f00d fe38 	bl	80103f8 <log>
 8002788:	eeb0 7a40 	vmov.f32	s14, s0
 800278c:	eef0 7a60 	vmov.f32	s15, s1
 8002790:	4b37      	ldr	r3, [pc, #220]	; (8002870 <getTemperature+0x130>)
 8002792:	ed83 7b00 	vstr	d7, [r3]
		temperature = -273.15 + (1 / (A + B * naturalLogR + C * pow(naturalLogR, 3)));
 8002796:	a128      	add	r1, pc, #160	; (adr r1, 8002838 <getTemperature+0xf8>)
 8002798:	e9d1 0100 	ldrd	r0, r1, [r1]
 800279c:	4b34      	ldr	r3, [pc, #208]	; (8002870 <getTemperature+0x130>)
 800279e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a2:	f7fd ff49 	bl	8000638 <__aeabi_dmul>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4610      	mov	r0, r2
 80027ac:	4619      	mov	r1, r3
 80027ae:	a324      	add	r3, pc, #144	; (adr r3, 8002840 <getTemperature+0x100>)
 80027b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b4:	f7fd fd8a 	bl	80002cc <__adddf3>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	4614      	mov	r4, r2
 80027be:	461d      	mov	r5, r3
 80027c0:	4b2b      	ldr	r3, [pc, #172]	; (8002870 <getTemperature+0x130>)
 80027c2:	ed93 7b00 	vldr	d7, [r3]
 80027c6:	ed9f 1b20 	vldr	d1, [pc, #128]	; 8002848 <getTemperature+0x108>
 80027ca:	eeb0 0a47 	vmov.f32	s0, s14
 80027ce:	eef0 0a67 	vmov.f32	s1, s15
 80027d2:	f00d fe4f 	bl	8010474 <pow>
 80027d6:	ec51 0b10 	vmov	r0, r1, d0
 80027da:	a31d      	add	r3, pc, #116	; (adr r3, 8002850 <getTemperature+0x110>)
 80027dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e0:	f7fd ff2a 	bl	8000638 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4620      	mov	r0, r4
 80027ea:	4629      	mov	r1, r5
 80027ec:	f7fd fd6e 	bl	80002cc <__adddf3>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	f04f 0000 	mov.w	r0, #0
 80027f8:	491a      	ldr	r1, [pc, #104]	; (8002864 <getTemperature+0x124>)
 80027fa:	f7fe f847 	bl	800088c <__aeabi_ddiv>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4610      	mov	r0, r2
 8002804:	4619      	mov	r1, r3
 8002806:	a314      	add	r3, pc, #80	; (adr r3, 8002858 <getTemperature+0x118>)
 8002808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280c:	f7fd fd5c 	bl	80002c8 <__aeabi_dsub>
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	4914      	ldr	r1, [pc, #80]	; (8002868 <getTemperature+0x128>)
 8002816:	e9c1 2300 	strd	r2, r3, [r1]
	}
	return temperature;
 800281a:	4b13      	ldr	r3, [pc, #76]	; (8002868 <getTemperature+0x128>)
 800281c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002820:	ec43 2b17 	vmov	d7, r2, r3
}
 8002824:	eeb0 0a47 	vmov.f32	s0, s14
 8002828:	eef0 0a67 	vmov.f32	s1, s15
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bdb0      	pop	{r4, r5, r7, pc}
 8002832:	bf00      	nop
 8002834:	f3af 8000 	nop.w
 8002838:	ac3ea183 	.word	0xac3ea183
 800283c:	3f314eaa 	.word	0x3f314eaa
 8002840:	f0bcee5a 	.word	0xf0bcee5a
 8002844:	3f54f675 	.word	0x3f54f675
 8002848:	00000000 	.word	0x00000000
 800284c:	40080000 	.word	0x40080000
 8002850:	61e3fc4e 	.word	0x61e3fc4e
 8002854:	3e825c55 	.word	0x3e825c55
 8002858:	66666666 	.word	0x66666666
 800285c:	40711266 	.word	0x40711266
 8002860:	20001d28 	.word	0x20001d28
 8002864:	3ff00000 	.word	0x3ff00000
 8002868:	20001d20 	.word	0x20001d20
 800286c:	bff00000 	.word	0xbff00000
 8002870:	20001d18 	.word	0x20001d18
 8002874:	00000000 	.word	0x00000000

08002878 <StartReadTempTask>:

void StartReadTempTask(void const * argument){
 8002878:	b580      	push	{r7, lr}
 800287a:	b092      	sub	sp, #72	; 0x48
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
	char tempMsg[50];
	char* time;

	for (;;){
		if (newData_thermistor == 1) {
 8002880:	4b4d      	ldr	r3, [pc, #308]	; (80029b8 <StartReadTempTask+0x140>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b01      	cmp	r3, #1
 8002886:	f040 808a 	bne.w	800299e <StartReadTempTask+0x126>
			for(int i = 0; i < 16; i++) {
 800288a:	2300      	movs	r3, #0
 800288c:	647b      	str	r3, [r7, #68]	; 0x44
 800288e:	e022      	b.n	80028d6 <StartReadTempTask+0x5e>
				  temperatures[i] = getTemperature(ADC_TO_Voltage * ADC_Readings[i]);
 8002890:	4a4a      	ldr	r2, [pc, #296]	; (80029bc <StartReadTempTask+0x144>)
 8002892:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fd fe53 	bl	8000544 <__aeabi_ui2d>
 800289e:	a344      	add	r3, pc, #272	; (adr r3, 80029b0 <StartReadTempTask+0x138>)
 80028a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a4:	f7fd fec8 	bl	8000638 <__aeabi_dmul>
 80028a8:	4602      	mov	r2, r0
 80028aa:	460b      	mov	r3, r1
 80028ac:	ec43 2b17 	vmov	d7, r2, r3
 80028b0:	eeb0 0a47 	vmov.f32	s0, s14
 80028b4:	eef0 0a67 	vmov.f32	s1, s15
 80028b8:	f7ff ff42 	bl	8002740 <getTemperature>
 80028bc:	eeb0 7a40 	vmov.f32	s14, s0
 80028c0:	eef0 7a60 	vmov.f32	s15, s1
 80028c4:	4a3e      	ldr	r2, [pc, #248]	; (80029c0 <StartReadTempTask+0x148>)
 80028c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	4413      	add	r3, r2
 80028cc:	ed83 7b00 	vstr	d7, [r3]
			for(int i = 0; i < 16; i++) {
 80028d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028d2:	3301      	adds	r3, #1
 80028d4:	647b      	str	r3, [r7, #68]	; 0x44
 80028d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028d8:	2b0f      	cmp	r3, #15
 80028da:	ddd9      	ble.n	8002890 <StartReadTempTask+0x18>
			}

			/* TODO SCU#35 */
			/* Logging Starts */
			time = get_time();
 80028dc:	f7ff fb16 	bl	8001f0c <get_time>
 80028e0:	6438      	str	r0, [r7, #64]	; 0x40
			HAL_USART_Transmit(&husart1, (uint8_t *) time, strlen(time), 10);
 80028e2:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80028e4:	f7fd fce4 	bl	80002b0 <strlen>
 80028e8:	4603      	mov	r3, r0
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	230a      	movs	r3, #10
 80028ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80028f0:	4834      	ldr	r0, [pc, #208]	; (80029c4 <StartReadTempTask+0x14c>)
 80028f2:	f004 ff2e 	bl	8007752 <HAL_USART_Transmit>

			sprintf(tempMsg, ",,%f,", temperatures[0]);
 80028f6:	4b32      	ldr	r3, [pc, #200]	; (80029c0 <StartReadTempTask+0x148>)
 80028f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fc:	f107 000c 	add.w	r0, r7, #12
 8002900:	4931      	ldr	r1, [pc, #196]	; (80029c8 <StartReadTempTask+0x150>)
 8002902:	f00b fbb7 	bl	800e074 <siprintf>
			HAL_USART_Transmit(&husart1, (uint8_t *) tempMsg, strlen(tempMsg), 10);
 8002906:	f107 030c 	add.w	r3, r7, #12
 800290a:	4618      	mov	r0, r3
 800290c:	f7fd fcd0 	bl	80002b0 <strlen>
 8002910:	4603      	mov	r3, r0
 8002912:	b29a      	uxth	r2, r3
 8002914:	f107 010c 	add.w	r1, r7, #12
 8002918:	230a      	movs	r3, #10
 800291a:	482a      	ldr	r0, [pc, #168]	; (80029c4 <StartReadTempTask+0x14c>)
 800291c:	f004 ff19 	bl	8007752 <HAL_USART_Transmit>

			sprintf(tempMsg, "%f,", temperatures[1]);
 8002920:	4b27      	ldr	r3, [pc, #156]	; (80029c0 <StartReadTempTask+0x148>)
 8002922:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002926:	f107 000c 	add.w	r0, r7, #12
 800292a:	4928      	ldr	r1, [pc, #160]	; (80029cc <StartReadTempTask+0x154>)
 800292c:	f00b fba2 	bl	800e074 <siprintf>
			HAL_USART_Transmit(&husart1, (uint8_t *) tempMsg, strlen(tempMsg), 10);
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	4618      	mov	r0, r3
 8002936:	f7fd fcbb 	bl	80002b0 <strlen>
 800293a:	4603      	mov	r3, r0
 800293c:	b29a      	uxth	r2, r3
 800293e:	f107 010c 	add.w	r1, r7, #12
 8002942:	230a      	movs	r3, #10
 8002944:	481f      	ldr	r0, [pc, #124]	; (80029c4 <StartReadTempTask+0x14c>)
 8002946:	f004 ff04 	bl	8007752 <HAL_USART_Transmit>

			sprintf(tempMsg, "%f,", temperatures[2]);
 800294a:	4b1d      	ldr	r3, [pc, #116]	; (80029c0 <StartReadTempTask+0x148>)
 800294c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002950:	f107 000c 	add.w	r0, r7, #12
 8002954:	491d      	ldr	r1, [pc, #116]	; (80029cc <StartReadTempTask+0x154>)
 8002956:	f00b fb8d 	bl	800e074 <siprintf>
			HAL_USART_Transmit(&husart1, (uint8_t *) tempMsg, strlen(tempMsg), 10);
 800295a:	f107 030c 	add.w	r3, r7, #12
 800295e:	4618      	mov	r0, r3
 8002960:	f7fd fca6 	bl	80002b0 <strlen>
 8002964:	4603      	mov	r3, r0
 8002966:	b29a      	uxth	r2, r3
 8002968:	f107 010c 	add.w	r1, r7, #12
 800296c:	230a      	movs	r3, #10
 800296e:	4815      	ldr	r0, [pc, #84]	; (80029c4 <StartReadTempTask+0x14c>)
 8002970:	f004 feef 	bl	8007752 <HAL_USART_Transmit>

			sprintf(tempMsg, "%f\r\n", temperatures[3]);
 8002974:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <StartReadTempTask+0x148>)
 8002976:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800297a:	f107 000c 	add.w	r0, r7, #12
 800297e:	4914      	ldr	r1, [pc, #80]	; (80029d0 <StartReadTempTask+0x158>)
 8002980:	f00b fb78 	bl	800e074 <siprintf>
			HAL_USART_Transmit(&husart1, (uint8_t *) tempMsg, strlen(tempMsg), 10);
 8002984:	f107 030c 	add.w	r3, r7, #12
 8002988:	4618      	mov	r0, r3
 800298a:	f7fd fc91 	bl	80002b0 <strlen>
 800298e:	4603      	mov	r3, r0
 8002990:	b29a      	uxth	r2, r3
 8002992:	f107 010c 	add.w	r1, r7, #12
 8002996:	230a      	movs	r3, #10
 8002998:	480a      	ldr	r0, [pc, #40]	; (80029c4 <StartReadTempTask+0x14c>)
 800299a:	f004 feda 	bl	8007752 <HAL_USART_Transmit>
			/* Logging Ends */
		}

		newData_thermistor = 0;
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <StartReadTempTask+0x140>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
		osDelay(500);
 80029a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80029a8:	f008 fa66 	bl	800ae78 <osDelay>
		if (newData_thermistor == 1) {
 80029ac:	e768      	b.n	8002880 <StartReadTempTask+0x8>
 80029ae:	bf00      	nop
 80029b0:	e734d9b4 	.word	0xe734d9b4
 80029b4:	3f4a680c 	.word	0x3f4a680c
 80029b8:	20000a7c 	.word	0x20000a7c
 80029bc:	20000a38 	.word	0x20000a38
 80029c0:	20001c98 	.word	0x20001c98
 80029c4:	20001e5c 	.word	0x20001e5c
 80029c8:	08011898 	.word	0x08011898
 80029cc:	080118a0 	.word	0x080118a0
 80029d0:	080118a4 	.word	0x080118a4

080029d4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08c      	sub	sp, #48	; 0x30
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80029da:	f107 031c 	add.w	r3, r7, #28
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	609a      	str	r2, [r3, #8]
 80029e6:	60da      	str	r2, [r3, #12]
 80029e8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80029ea:	f107 030c 	add.w	r3, r7, #12
 80029ee:	2200      	movs	r2, #0
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	609a      	str	r2, [r3, #8]
 80029f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029f8:	1d3b      	adds	r3, r7, #4
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a00:	4b32      	ldr	r3, [pc, #200]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a02:	4a33      	ldr	r2, [pc, #204]	; (8002ad0 <MX_TIM3_Init+0xfc>)
 8002a04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002a06:	4b31      	ldr	r3, [pc, #196]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a0c:	4b2f      	ldr	r3, [pc, #188]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002a12:	4b2e      	ldr	r3, [pc, #184]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a1a:	4b2c      	ldr	r3, [pc, #176]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a20:	4b2a      	ldr	r3, [pc, #168]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002a26:	4829      	ldr	r0, [pc, #164]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a28:	f003 ff02 	bl	8006830 <HAL_TIM_IC_Init>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8002a32:	f7ff fa15 	bl	8001e60 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002a36:	2304      	movs	r3, #4
 8002a38:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002a3a:	2350      	movs	r3, #80	; 0x50
 8002a3c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002a42:	2300      	movs	r3, #0
 8002a44:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002a4a:	f107 031c 	add.w	r3, r7, #28
 8002a4e:	4619      	mov	r1, r3
 8002a50:	481e      	ldr	r0, [pc, #120]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a52:	f004 fa09 	bl	8006e68 <HAL_TIM_SlaveConfigSynchro>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002a5c:	f7ff fa00 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a60:	2300      	movs	r3, #0
 8002a62:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a64:	2301      	movs	r3, #1
 8002a66:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002a70:	f107 030c 	add.w	r3, r7, #12
 8002a74:	2200      	movs	r2, #0
 8002a76:	4619      	mov	r1, r3
 8002a78:	4814      	ldr	r0, [pc, #80]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a7a:	f004 f959 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002a84:	f7ff f9ec 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002a90:	f107 030c 	add.w	r3, r7, #12
 8002a94:	2204      	movs	r2, #4
 8002a96:	4619      	mov	r1, r3
 8002a98:	480c      	ldr	r0, [pc, #48]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002a9a:	f004 f949 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002aa4:	f7ff f9dc 	bl	8001e60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aac:	2300      	movs	r3, #0
 8002aae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4805      	ldr	r0, [pc, #20]	; (8002acc <MX_TIM3_Init+0xf8>)
 8002ab6:	f004 fd7b 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8002ac0:	f7ff f9ce 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ac4:	bf00      	nop
 8002ac6:	3730      	adds	r7, #48	; 0x30
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	20001d3c 	.word	0x20001d3c
 8002ad0:	40000400 	.word	0x40000400

08002ad4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	; 0x30
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002ada:	f107 031c 	add.w	r3, r7, #28
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]
 8002ae2:	605a      	str	r2, [r3, #4]
 8002ae4:	609a      	str	r2, [r3, #8]
 8002ae6:	60da      	str	r2, [r3, #12]
 8002ae8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002aea:	f107 030c 	add.w	r3, r7, #12
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	609a      	str	r2, [r3, #8]
 8002af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002b00:	4b32      	ldr	r3, [pc, #200]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b02:	4a33      	ldr	r2, [pc, #204]	; (8002bd0 <MX_TIM4_Init+0xfc>)
 8002b04:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002b06:	4b31      	ldr	r3, [pc, #196]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b0c:	4b2f      	ldr	r3, [pc, #188]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002b12:	4b2e      	ldr	r3, [pc, #184]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b18:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b1a:	4b2c      	ldr	r3, [pc, #176]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b20:	4b2a      	ldr	r3, [pc, #168]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002b26:	4829      	ldr	r0, [pc, #164]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b28:	f003 fe82 	bl	8006830 <HAL_TIM_IC_Init>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8002b32:	f7ff f995 	bl	8001e60 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002b36:	2304      	movs	r3, #4
 8002b38:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002b3a:	2350      	movs	r3, #80	; 0x50
 8002b3c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002b42:	2300      	movs	r3, #0
 8002b44:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002b4a:	f107 031c 	add.w	r3, r7, #28
 8002b4e:	4619      	mov	r1, r3
 8002b50:	481e      	ldr	r0, [pc, #120]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b52:	f004 f989 	bl	8006e68 <HAL_TIM_SlaveConfigSynchro>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002b5c:	f7ff f980 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002b60:	2300      	movs	r3, #0
 8002b62:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002b64:	2301      	movs	r3, #1
 8002b66:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002b70:	f107 030c 	add.w	r3, r7, #12
 8002b74:	2200      	movs	r2, #0
 8002b76:	4619      	mov	r1, r3
 8002b78:	4814      	ldr	r0, [pc, #80]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b7a:	f004 f8d9 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002b84:	f7ff f96c 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002b90:	f107 030c 	add.w	r3, r7, #12
 8002b94:	2204      	movs	r2, #4
 8002b96:	4619      	mov	r1, r3
 8002b98:	480c      	ldr	r0, [pc, #48]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002b9a:	f004 f8c9 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002ba4:	f7ff f95c 	bl	8001e60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4805      	ldr	r0, [pc, #20]	; (8002bcc <MX_TIM4_Init+0xf8>)
 8002bb6:	f004 fcfb 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8002bc0:	f7ff f94e 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002bc4:	bf00      	nop
 8002bc6:	3730      	adds	r7, #48	; 0x30
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20001d84 	.word	0x20001d84
 8002bd0:	40000800 	.word	0x40000800

08002bd4 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8002bda:	463b      	mov	r3, r7
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002be6:	4b1d      	ldr	r3, [pc, #116]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002be8:	4a1d      	ldr	r2, [pc, #116]	; (8002c60 <MX_TIM11_Init+0x8c>)
 8002bea:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8002bec:	4b1b      	ldr	r3, [pc, #108]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf2:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8002bf8:	4b18      	ldr	r3, [pc, #96]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002bfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bfe:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c00:	4b16      	ldr	r3, [pc, #88]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c06:	4b15      	ldr	r3, [pc, #84]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002c0c:	4813      	ldr	r0, [pc, #76]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002c0e:	f003 fd4f 	bl	80066b0 <HAL_TIM_Base_Init>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <MX_TIM11_Init+0x48>
  {
    Error_Handler();
 8002c18:	f7ff f922 	bl	8001e60 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim11) != HAL_OK)
 8002c1c:	480f      	ldr	r0, [pc, #60]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002c1e:	f003 fe07 	bl	8006830 <HAL_TIM_IC_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_TIM11_Init+0x58>
  {
    Error_Handler();
 8002c28:	f7ff f91a 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002c30:	2301      	movs	r3, #1
 8002c32:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim11, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002c3c:	463b      	mov	r3, r7
 8002c3e:	2200      	movs	r2, #0
 8002c40:	4619      	mov	r1, r3
 8002c42:	4806      	ldr	r0, [pc, #24]	; (8002c5c <MX_TIM11_Init+0x88>)
 8002c44:	f004 f874 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_TIM11_Init+0x7e>
  {
    Error_Handler();
 8002c4e:	f7ff f907 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002c52:	bf00      	nop
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20001dcc 	.word	0x20001dcc
 8002c60:	40014800 	.word	0x40014800

08002c64 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08a      	sub	sp, #40	; 0x28
 8002c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002c6a:	f107 0314 	add.w	r3, r7, #20
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	605a      	str	r2, [r3, #4]
 8002c74:	609a      	str	r2, [r3, #8]
 8002c76:	60da      	str	r2, [r3, #12]
 8002c78:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002c7a:	1d3b      	adds	r3, r7, #4
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002c86:	4b2b      	ldr	r3, [pc, #172]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002c88:	4a2b      	ldr	r2, [pc, #172]	; (8002d38 <MX_TIM12_Init+0xd4>)
 8002c8a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8002c8c:	4b29      	ldr	r3, [pc, #164]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c92:	4b28      	ldr	r3, [pc, #160]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002c98:	4b26      	ldr	r3, [pc, #152]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002c9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c9e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ca0:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ca6:	4b23      	ldr	r3, [pc, #140]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8002cac:	4821      	ldr	r0, [pc, #132]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002cae:	f003 fdbf 	bl	8006830 <HAL_TIM_IC_Init>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <MX_TIM12_Init+0x58>
  {
    Error_Handler();
 8002cb8:	f7ff f8d2 	bl	8001e60 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002cc0:	2350      	movs	r3, #80	; 0x50
 8002cc2:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim12, &sSlaveConfig) != HAL_OK)
 8002cd0:	f107 0314 	add.w	r3, r7, #20
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4817      	ldr	r0, [pc, #92]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002cd8:	f004 f8c6 	bl	8006e68 <HAL_TIM_SlaveConfigSynchro>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8002ce2:	f7ff f8bd 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002cea:	2301      	movs	r3, #1
 8002cec:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002cf6:	1d3b      	adds	r3, r7, #4
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	480d      	ldr	r0, [pc, #52]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002cfe:	f004 f817 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8002d08:	f7ff f8aa 	bl	8001e60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002d10:	2302      	movs	r3, #2
 8002d12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002d14:	1d3b      	adds	r3, r7, #4
 8002d16:	2204      	movs	r2, #4
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4806      	ldr	r0, [pc, #24]	; (8002d34 <MX_TIM12_Init+0xd0>)
 8002d1c:	f004 f808 	bl	8006d30 <HAL_TIM_IC_ConfigChannel>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <MX_TIM12_Init+0xc6>
  {
    Error_Handler();
 8002d26:	f7ff f89b 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002d2a:	bf00      	nop
 8002d2c:	3728      	adds	r7, #40	; 0x28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20001e14 	.word	0x20001e14
 8002d38:	40001800 	.word	0x40001800

08002d3c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08e      	sub	sp, #56	; 0x38
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	60da      	str	r2, [r3, #12]
 8002d52:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a57      	ldr	r2, [pc, #348]	; (8002eb8 <HAL_TIM_IC_MspInit+0x17c>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d134      	bne.n	8002dc8 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	623b      	str	r3, [r7, #32]
 8002d62:	4b56      	ldr	r3, [pc, #344]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d66:	4a55      	ldr	r2, [pc, #340]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002d68:	f043 0302 	orr.w	r3, r3, #2
 8002d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d6e:	4b53      	ldr	r3, [pc, #332]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	623b      	str	r3, [r7, #32]
 8002d78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61fb      	str	r3, [r7, #28]
 8002d7e:	4b4f      	ldr	r3, [pc, #316]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	4a4e      	ldr	r2, [pc, #312]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	6313      	str	r3, [r2, #48]	; 0x30
 8002d8a:	4b4c      	ldr	r3, [pc, #304]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	61fb      	str	r3, [r7, #28]
 8002d94:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d96:	2340      	movs	r3, #64	; 0x40
 8002d98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da2:	2300      	movs	r3, #0
 8002da4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002da6:	2302      	movs	r3, #2
 8002da8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dae:	4619      	mov	r1, r3
 8002db0:	4843      	ldr	r0, [pc, #268]	; (8002ec0 <HAL_TIM_IC_MspInit+0x184>)
 8002db2:	f001 fc1d 	bl	80045f0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002db6:	2200      	movs	r2, #0
 8002db8:	2105      	movs	r1, #5
 8002dba:	201d      	movs	r0, #29
 8002dbc:	f001 f87e 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002dc0:	201d      	movs	r0, #29
 8002dc2:	f001 f897 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002dc6:	e073      	b.n	8002eb0 <HAL_TIM_IC_MspInit+0x174>
  else if(tim_icHandle->Instance==TIM4)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3d      	ldr	r2, [pc, #244]	; (8002ec4 <HAL_TIM_IC_MspInit+0x188>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d134      	bne.n	8002e3c <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61bb      	str	r3, [r7, #24]
 8002dd6:	4b39      	ldr	r3, [pc, #228]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a38      	ldr	r2, [pc, #224]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002ddc:	f043 0304 	orr.w	r3, r3, #4
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
 8002de2:	4b36      	ldr	r3, [pc, #216]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	61bb      	str	r3, [r7, #24]
 8002dec:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	4b32      	ldr	r3, [pc, #200]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	4a31      	ldr	r2, [pc, #196]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002df8:	f043 0302 	orr.w	r3, r3, #2
 8002dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dfe:	4b2f      	ldr	r3, [pc, #188]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e0a:	2340      	movs	r3, #64	; 0x40
 8002e0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0e:	2302      	movs	r3, #2
 8002e10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e16:	2300      	movs	r3, #0
 8002e18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e22:	4619      	mov	r1, r3
 8002e24:	4828      	ldr	r0, [pc, #160]	; (8002ec8 <HAL_TIM_IC_MspInit+0x18c>)
 8002e26:	f001 fbe3 	bl	80045f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2105      	movs	r1, #5
 8002e2e:	201e      	movs	r0, #30
 8002e30:	f001 f844 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e34:	201e      	movs	r0, #30
 8002e36:	f001 f85d 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
}
 8002e3a:	e039      	b.n	8002eb0 <HAL_TIM_IC_MspInit+0x174>
  else if(tim_icHandle->Instance==TIM12)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a22      	ldr	r2, [pc, #136]	; (8002ecc <HAL_TIM_IC_MspInit+0x190>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d134      	bne.n	8002eb0 <HAL_TIM_IC_MspInit+0x174>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002e46:	2300      	movs	r3, #0
 8002e48:	613b      	str	r3, [r7, #16]
 8002e4a:	4b1c      	ldr	r3, [pc, #112]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	4a1b      	ldr	r2, [pc, #108]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e54:	6413      	str	r3, [r2, #64]	; 0x40
 8002e56:	4b19      	ldr	r3, [pc, #100]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e5e:	613b      	str	r3, [r7, #16]
 8002e60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	4b15      	ldr	r3, [pc, #84]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a14      	ldr	r2, [pc, #80]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e6c:	f043 0302 	orr.w	r3, r3, #2
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <HAL_TIM_IC_MspInit+0x180>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002e7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e84:	2302      	movs	r3, #2
 8002e86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002e90:	2309      	movs	r3, #9
 8002e92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e98:	4619      	mov	r1, r3
 8002e9a:	480b      	ldr	r0, [pc, #44]	; (8002ec8 <HAL_TIM_IC_MspInit+0x18c>)
 8002e9c:	f001 fba8 	bl	80045f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	2105      	movs	r1, #5
 8002ea4:	202b      	movs	r0, #43	; 0x2b
 8002ea6:	f001 f809 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002eaa:	202b      	movs	r0, #43	; 0x2b
 8002eac:	f001 f822 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
}
 8002eb0:	bf00      	nop
 8002eb2:	3738      	adds	r7, #56	; 0x38
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40000400 	.word	0x40000400
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	40020800 	.word	0x40020800
 8002ec4:	40000800 	.word	0x40000800
 8002ec8:	40020400 	.word	0x40020400
 8002ecc:	40001800 	.word	0x40001800

08002ed0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08a      	sub	sp, #40	; 0x28
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed8:	f107 0314 	add.w	r3, r7, #20
 8002edc:	2200      	movs	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
 8002ee0:	605a      	str	r2, [r3, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
 8002ee4:	60da      	str	r2, [r3, #12]
 8002ee6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM11)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a1d      	ldr	r2, [pc, #116]	; (8002f64 <HAL_TIM_Base_MspInit+0x94>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d134      	bne.n	8002f5c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <HAL_TIM_Base_MspInit+0x98>)
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002efa:	4a1b      	ldr	r2, [pc, #108]	; (8002f68 <HAL_TIM_Base_MspInit+0x98>)
 8002efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f00:	6453      	str	r3, [r2, #68]	; 0x44
 8002f02:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <HAL_TIM_Base_MspInit+0x98>)
 8002f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f0a:	613b      	str	r3, [r7, #16]
 8002f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <HAL_TIM_Base_MspInit+0x98>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	4a14      	ldr	r2, [pc, #80]	; (8002f68 <HAL_TIM_Base_MspInit+0x98>)
 8002f18:	f043 0302 	orr.w	r3, r3, #2
 8002f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f1e:	4b12      	ldr	r3, [pc, #72]	; (8002f68 <HAL_TIM_Base_MspInit+0x98>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	60fb      	str	r3, [r7, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
    /**TIM11 GPIO Configuration
    PB9     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f30:	2302      	movs	r3, #2
 8002f32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f40:	f107 0314 	add.w	r3, r7, #20
 8002f44:	4619      	mov	r1, r3
 8002f46:	4809      	ldr	r0, [pc, #36]	; (8002f6c <HAL_TIM_Base_MspInit+0x9c>)
 8002f48:	f001 fb52 	bl	80045f0 <HAL_GPIO_Init>

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2105      	movs	r1, #5
 8002f50:	201a      	movs	r0, #26
 8002f52:	f000 ffb3 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002f56:	201a      	movs	r0, #26
 8002f58:	f000 ffcc 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002f5c:	bf00      	nop
 8002f5e:	3728      	adds	r7, #40	; 0x28
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40014800 	.word	0x40014800
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	40020400 	.word	0x40020400

08002f70 <HAL_TIM_IC_CaptureCallback>:
}

/* USER CODE BEGIN 1 */
// function called when timer interrupt occurs
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	uint32_t ICValue;

	if (htim->Instance == TIM11) {
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a20      	ldr	r2, [pc, #128]	; (8003000 <HAL_TIM_IC_CaptureCallback+0x90>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d104      	bne.n	8002f8c <HAL_TIM_IC_CaptureCallback+0x1c>
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002f82:	2100      	movs	r1, #0
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f003 ffb1 	bl	8006eec <HAL_TIM_ReadCapturedValue>
 8002f8a:	60f8      	str	r0, [r7, #12]
			// sd_switch_log();
		}
	}

	// when interrupt is caused by timer 3
	if(htim->Instance == TIM3)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_TIM_IC_CaptureCallback+0x94>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d10c      	bne.n	8002fb0 <HAL_TIM_IC_CaptureCallback+0x40>
	{
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002f96:	2100      	movs	r1, #0
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f003 ffa7 	bl	8006eec <HAL_TIM_ReadCapturedValue>
 8002f9e:	60f8      	str	r0, [r7, #12]

		// check if timer is initialized
		if(ICValue != 0)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d004      	beq.n	8002fb0 <HAL_TIM_IC_CaptureCallback+0x40>
		{
			wheel_FL_pulse_count++;	// increment pulse_count
 8002fa6:	4b18      	ldr	r3, [pc, #96]	; (8003008 <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	3301      	adds	r3, #1
 8002fac:	4a16      	ldr	r2, [pc, #88]	; (8003008 <HAL_TIM_IC_CaptureCallback+0x98>)
 8002fae:	6013      	str	r3, [r2, #0]
		}
	}

	// when interrupt is caused by timer 4
	if(htim->Instance == TIM4)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a15      	ldr	r2, [pc, #84]	; (800300c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d10c      	bne.n	8002fd4 <HAL_TIM_IC_CaptureCallback+0x64>
	{
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002fba:	2100      	movs	r1, #0
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f003 ff95 	bl	8006eec <HAL_TIM_ReadCapturedValue>
 8002fc2:	60f8      	str	r0, [r7, #12]

		// check if timer is initialized
		if(ICValue != 0)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d004      	beq.n	8002fd4 <HAL_TIM_IC_CaptureCallback+0x64>
		{
			wheel_FR_pulse_count++;	// increment pulse_count
 8002fca:	4b11      	ldr	r3, [pc, #68]	; (8003010 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	4a0f      	ldr	r2, [pc, #60]	; (8003010 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002fd2:	6013      	str	r3, [r2, #0]
		}
	}

	// when interrupt is caused by timer 12
	if(htim->Instance == TIM12)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a0e      	ldr	r2, [pc, #56]	; (8003014 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_TIM_IC_CaptureCallback+0x88>
	{

		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002fde:	2100      	movs	r1, #0
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f003 ff83 	bl	8006eec <HAL_TIM_ReadCapturedValue>
 8002fe6:	60f8      	str	r0, [r7, #12]

		// check if timer is initialized
		if(ICValue != 0)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d004      	beq.n	8002ff8 <HAL_TIM_IC_CaptureCallback+0x88>
		{
			flowmeter_pulse_count++;	// increment pulse_count
 8002fee:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	4a08      	ldr	r2, [pc, #32]	; (8003018 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8002ff6:	6013      	str	r3, [r2, #0]
		}
	}
}
 8002ff8:	bf00      	nop
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40014800 	.word	0x40014800
 8003004:	40000400 	.word	0x40000400
 8003008:	20001d34 	.word	0x20001d34
 800300c:	40000800 	.word	0x40000800
 8003010:	20001d38 	.word	0x20001d38
 8003014:	40001800 	.word	0x40001800
 8003018:	20001d30 	.word	0x20001d30

0800301c <MX_USART1_Init>:

USART_HandleTypeDef husart1;

/* USART1 init function */
void MX_USART1_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8003020:	4b12      	ldr	r3, [pc, #72]	; (800306c <MX_USART1_Init+0x50>)
 8003022:	4a13      	ldr	r2, [pc, #76]	; (8003070 <MX_USART1_Init+0x54>)
 8003024:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8003026:	4b11      	ldr	r3, [pc, #68]	; (800306c <MX_USART1_Init+0x50>)
 8003028:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800302c:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 800302e:	4b0f      	ldr	r3, [pc, #60]	; (800306c <MX_USART1_Init+0x50>)
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8003034:	4b0d      	ldr	r3, [pc, #52]	; (800306c <MX_USART1_Init+0x50>)
 8003036:	2200      	movs	r2, #0
 8003038:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 800303a:	4b0c      	ldr	r3, [pc, #48]	; (800306c <MX_USART1_Init+0x50>)
 800303c:	2200      	movs	r2, #0
 800303e:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8003040:	4b0a      	ldr	r3, [pc, #40]	; (800306c <MX_USART1_Init+0x50>)
 8003042:	220c      	movs	r2, #12
 8003044:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8003046:	4b09      	ldr	r3, [pc, #36]	; (800306c <MX_USART1_Init+0x50>)
 8003048:	2200      	movs	r2, #0
 800304a:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 800304c:	4b07      	ldr	r3, [pc, #28]	; (800306c <MX_USART1_Init+0x50>)
 800304e:	2200      	movs	r2, #0
 8003050:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8003052:	4b06      	ldr	r3, [pc, #24]	; (800306c <MX_USART1_Init+0x50>)
 8003054:	2200      	movs	r2, #0
 8003056:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8003058:	4804      	ldr	r0, [pc, #16]	; (800306c <MX_USART1_Init+0x50>)
 800305a:	f004 fb39 	bl	80076d0 <HAL_USART_Init>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 8003064:	f7fe fefc 	bl	8001e60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003068:	bf00      	nop
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20001e5c 	.word	0x20001e5c
 8003070:	40011000 	.word	0x40011000

08003074 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b08a      	sub	sp, #40	; 0x28
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800307c:	f107 0314 	add.w	r3, r7, #20
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	605a      	str	r2, [r3, #4]
 8003086:	609a      	str	r2, [r3, #8]
 8003088:	60da      	str	r2, [r3, #12]
 800308a:	611a      	str	r2, [r3, #16]
  if(usartHandle->Instance==USART1)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a19      	ldr	r2, [pc, #100]	; (80030f8 <HAL_USART_MspInit+0x84>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d12c      	bne.n	80030f0 <HAL_USART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003096:	2300      	movs	r3, #0
 8003098:	613b      	str	r3, [r7, #16]
 800309a:	4b18      	ldr	r3, [pc, #96]	; (80030fc <HAL_USART_MspInit+0x88>)
 800309c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309e:	4a17      	ldr	r2, [pc, #92]	; (80030fc <HAL_USART_MspInit+0x88>)
 80030a0:	f043 0310 	orr.w	r3, r3, #16
 80030a4:	6453      	str	r3, [r2, #68]	; 0x44
 80030a6:	4b15      	ldr	r3, [pc, #84]	; (80030fc <HAL_USART_MspInit+0x88>)
 80030a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	613b      	str	r3, [r7, #16]
 80030b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	4b11      	ldr	r3, [pc, #68]	; (80030fc <HAL_USART_MspInit+0x88>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	4a10      	ldr	r2, [pc, #64]	; (80030fc <HAL_USART_MspInit+0x88>)
 80030bc:	f043 0301 	orr.w	r3, r3, #1
 80030c0:	6313      	str	r3, [r2, #48]	; 0x30
 80030c2:	4b0e      	ldr	r3, [pc, #56]	; (80030fc <HAL_USART_MspInit+0x88>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80030ce:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80030d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d4:	2302      	movs	r3, #2
 80030d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030dc:	2303      	movs	r3, #3
 80030de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030e0:	2307      	movs	r3, #7
 80030e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e4:	f107 0314 	add.w	r3, r7, #20
 80030e8:	4619      	mov	r1, r3
 80030ea:	4805      	ldr	r0, [pc, #20]	; (8003100 <HAL_USART_MspInit+0x8c>)
 80030ec:	f001 fa80 	bl	80045f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030f0:	bf00      	nop
 80030f2:	3728      	adds	r7, #40	; 0x28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40011000 	.word	0x40011000
 80030fc:	40023800 	.word	0x40023800
 8003100:	40020000 	.word	0x40020000
 8003104:	00000000 	.word	0x00000000

08003108 <calculateWheelSpeed>:

extern volatile int wheel_FL_pulse_count;
extern volatile int wheel_FR_pulse_count;

// gets wheel speeds as m/s
double calculateWheelSpeed(int pulse_count){
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
	volatile double wheel_speed;

	wheel_speed = pulse_count*conversionFactor*WHEEL_CIRCUMFERENCE/NUM_TEETH;	// calculate wheel speed
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7fd fa27 	bl	8000564 <__aeabi_i2d>
 8003116:	a315      	add	r3, pc, #84	; (adr r3, 800316c <calculateWheelSpeed+0x64>)
 8003118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800311c:	f7fd fa8c 	bl	8000638 <__aeabi_dmul>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4610      	mov	r0, r2
 8003126:	4619      	mov	r1, r3
 8003128:	a312      	add	r3, pc, #72	; (adr r3, 8003174 <calculateWheelSpeed+0x6c>)
 800312a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312e:	f7fd fa83 	bl	8000638 <__aeabi_dmul>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4610      	mov	r0, r2
 8003138:	4619      	mov	r1, r3
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <calculateWheelSpeed+0x60>)
 8003140:	f7fd fba4 	bl	800088c <__aeabi_ddiv>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return wheel_speed;
 800314c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003150:	ec43 2b17 	vmov	d7, r2, r3
}
 8003154:	eeb0 0a47 	vmov.f32	s0, s14
 8003158:	eef0 0a67 	vmov.f32	s1, s15
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	f3af 8000 	nop.w
 8003168:	40240000 	.word	0x40240000
 800316c:	d2f1a9fc 	.word	0xd2f1a9fc
 8003170:	3f60624d 	.word	0x3f60624d
 8003174:	f01b866e 	.word	0xf01b866e
 8003178:	400921f9 	.word	0x400921f9

0800317c <StartGetWheelSpeedTask>:

void StartGetWheelSpeedTask(void const * argument){
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
	volatile double FL_speed;
	volatile double FR_speed;

	for (;;){
		osDelay(pdMS_TO_TICKS(DELAY));	// wait DELAY ms
 8003184:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003188:	f007 fe76 	bl	800ae78 <osDelay>

		// calculates wheel speeds
		FL_speed = calculateWheelSpeed(wheel_FL_pulse_count);
 800318c:	4b0e      	ldr	r3, [pc, #56]	; (80031c8 <StartGetWheelSpeedTask+0x4c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff ffb9 	bl	8003108 <calculateWheelSpeed>
 8003196:	eeb0 7a40 	vmov.f32	s14, s0
 800319a:	eef0 7a60 	vmov.f32	s15, s1
 800319e:	ed87 7b04 	vstr	d7, [r7, #16]
		FR_speed = calculateWheelSpeed(wheel_FR_pulse_count);
 80031a2:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <StartGetWheelSpeedTask+0x50>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff ffae 	bl	8003108 <calculateWheelSpeed>
 80031ac:	eeb0 7a40 	vmov.f32	s14, s0
 80031b0:	eef0 7a60 	vmov.f32	s15, s1
 80031b4:	ed87 7b02 	vstr	d7, [r7, #8]


		/* Logging Ends */

		// reset counts
		wheel_FL_pulse_count = 0;
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <StartGetWheelSpeedTask+0x4c>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]
		wheel_FR_pulse_count = 0;
 80031be:	4b03      	ldr	r3, [pc, #12]	; (80031cc <StartGetWheelSpeedTask+0x50>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
		osDelay(pdMS_TO_TICKS(DELAY));	// wait DELAY ms
 80031c4:	e7de      	b.n	8003184 <StartGetWheelSpeedTask+0x8>
 80031c6:	bf00      	nop
 80031c8:	20001d34 	.word	0x20001d34
 80031cc:	20001d38 	.word	0x20001d38

080031d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003208 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031d4:	480d      	ldr	r0, [pc, #52]	; (800320c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031d6:	490e      	ldr	r1, [pc, #56]	; (8003210 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031d8:	4a0e      	ldr	r2, [pc, #56]	; (8003214 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031dc:	e002      	b.n	80031e4 <LoopCopyDataInit>

080031de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031e2:	3304      	adds	r3, #4

080031e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031e8:	d3f9      	bcc.n	80031de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ea:	4a0b      	ldr	r2, [pc, #44]	; (8003218 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031ec:	4c0b      	ldr	r4, [pc, #44]	; (800321c <LoopFillZerobss+0x26>)
  movs r3, #0
 80031ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031f0:	e001      	b.n	80031f6 <LoopFillZerobss>

080031f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f4:	3204      	adds	r2, #4

080031f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031f8:	d3fb      	bcc.n	80031f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031fa:	f7ff fa2d 	bl	8002658 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031fe:	f00b f859 	bl	800e2b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003202:	f7fe fd4d 	bl	8001ca0 <main>
  bx  lr    
 8003206:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800320c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003210:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8003214:	08011d58 	.word	0x08011d58
  ldr r2, =_sbss
 8003218:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 800321c:	20005dcc 	.word	0x20005dcc

08003220 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003220:	e7fe      	b.n	8003220 <ADC_IRQHandler>
	...

08003224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003228:	4b0e      	ldr	r3, [pc, #56]	; (8003264 <HAL_Init+0x40>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a0d      	ldr	r2, [pc, #52]	; (8003264 <HAL_Init+0x40>)
 800322e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003232:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003234:	4b0b      	ldr	r3, [pc, #44]	; (8003264 <HAL_Init+0x40>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a0a      	ldr	r2, [pc, #40]	; (8003264 <HAL_Init+0x40>)
 800323a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800323e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003240:	4b08      	ldr	r3, [pc, #32]	; (8003264 <HAL_Init+0x40>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a07      	ldr	r2, [pc, #28]	; (8003264 <HAL_Init+0x40>)
 8003246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800324a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800324c:	2003      	movs	r0, #3
 800324e:	f000 fe2a 	bl	8003ea6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003252:	200f      	movs	r0, #15
 8003254:	f7ff f876 	bl	8002344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003258:	f7ff f848 	bl	80022ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40023c00 	.word	0x40023c00

08003268 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800326c:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_IncTick+0x20>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	461a      	mov	r2, r3
 8003272:	4b06      	ldr	r3, [pc, #24]	; (800328c <HAL_IncTick+0x24>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4413      	add	r3, r2
 8003278:	4a04      	ldr	r2, [pc, #16]	; (800328c <HAL_IncTick+0x24>)
 800327a:	6013      	str	r3, [r2, #0]
}
 800327c:	bf00      	nop
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	2000000c 	.word	0x2000000c
 800328c:	20001ea0 	.word	0x20001ea0

08003290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  return uwTick;
 8003294:	4b03      	ldr	r3, [pc, #12]	; (80032a4 <HAL_GetTick+0x14>)
 8003296:	681b      	ldr	r3, [r3, #0]
}
 8003298:	4618      	mov	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	20001ea0 	.word	0x20001ea0

080032a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e033      	b.n	8003326 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d109      	bne.n	80032da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7fe f9f0 	bl	80016ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	f003 0310 	and.w	r3, r3, #16
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d118      	bne.n	8003318 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032ee:	f023 0302 	bic.w	r3, r3, #2
 80032f2:	f043 0202 	orr.w	r2, r3, #2
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 fa6e 	bl	80037dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	f023 0303 	bic.w	r3, r3, #3
 800330e:	f043 0201 	orr.w	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	641a      	str	r2, [r3, #64]	; 0x40
 8003316:	e001      	b.n	800331c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003324:	7bfb      	ldrb	r3, [r7, #15]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_ADC_Start_DMA+0x1e>
 800334a:	2302      	movs	r3, #2
 800334c:	e0e9      	b.n	8003522 <HAL_ADC_Start_DMA+0x1f2>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	2b01      	cmp	r3, #1
 8003362:	d018      	beq.n	8003396 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003374:	4b6d      	ldr	r3, [pc, #436]	; (800352c <HAL_ADC_Start_DMA+0x1fc>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a6d      	ldr	r2, [pc, #436]	; (8003530 <HAL_ADC_Start_DMA+0x200>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	0c9a      	lsrs	r2, r3, #18
 8003380:	4613      	mov	r3, r2
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	4413      	add	r3, r2
 8003386:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003388:	e002      	b.n	8003390 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	3b01      	subs	r3, #1
 800338e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1f9      	bne.n	800338a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033a4:	d107      	bne.n	80033b6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	f040 80a1 	bne.w	8003508 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033ce:	f023 0301 	bic.w	r3, r3, #1
 80033d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d007      	beq.n	80033f8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003404:	d106      	bne.n	8003414 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	f023 0206 	bic.w	r2, r3, #6
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	645a      	str	r2, [r3, #68]	; 0x44
 8003412:	e002      	b.n	800341a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003422:	4b44      	ldr	r3, [pc, #272]	; (8003534 <HAL_ADC_Start_DMA+0x204>)
 8003424:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342a:	4a43      	ldr	r2, [pc, #268]	; (8003538 <HAL_ADC_Start_DMA+0x208>)
 800342c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003432:	4a42      	ldr	r2, [pc, #264]	; (800353c <HAL_ADC_Start_DMA+0x20c>)
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343a:	4a41      	ldr	r2, [pc, #260]	; (8003540 <HAL_ADC_Start_DMA+0x210>)
 800343c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003446:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003456:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003466:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	334c      	adds	r3, #76	; 0x4c
 8003472:	4619      	mov	r1, r3
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f000 fdf8 	bl	800406c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f003 031f 	and.w	r3, r3, #31
 8003484:	2b00      	cmp	r3, #0
 8003486:	d12a      	bne.n	80034de <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a2d      	ldr	r2, [pc, #180]	; (8003544 <HAL_ADC_Start_DMA+0x214>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d015      	beq.n	80034be <HAL_ADC_Start_DMA+0x18e>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a2c      	ldr	r2, [pc, #176]	; (8003548 <HAL_ADC_Start_DMA+0x218>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d105      	bne.n	80034a8 <HAL_ADC_Start_DMA+0x178>
 800349c:	4b25      	ldr	r3, [pc, #148]	; (8003534 <HAL_ADC_Start_DMA+0x204>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f003 031f 	and.w	r3, r3, #31
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00a      	beq.n	80034be <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a27      	ldr	r2, [pc, #156]	; (800354c <HAL_ADC_Start_DMA+0x21c>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d136      	bne.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
 80034b2:	4b20      	ldr	r3, [pc, #128]	; (8003534 <HAL_ADC_Start_DMA+0x204>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 0310 	and.w	r3, r3, #16
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d130      	bne.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d129      	bne.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	e020      	b.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a18      	ldr	r2, [pc, #96]	; (8003544 <HAL_ADC_Start_DMA+0x214>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d11b      	bne.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d114      	bne.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003504:	609a      	str	r2, [r3, #8]
 8003506:	e00b      	b.n	8003520 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	f043 0210 	orr.w	r2, r3, #16
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20000004 	.word	0x20000004
 8003530:	431bde83 	.word	0x431bde83
 8003534:	40012300 	.word	0x40012300
 8003538:	080039d5 	.word	0x080039d5
 800353c:	08003a8f 	.word	0x08003a8f
 8003540:	08003aab 	.word	0x08003aab
 8003544:	40012000 	.word	0x40012000
 8003548:	40012100 	.word	0x40012100
 800354c:	40012200 	.word	0x40012200

08003550 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003582:	2300      	movs	r3, #0
 8003584:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x1c>
 8003590:	2302      	movs	r3, #2
 8003592:	e113      	b.n	80037bc <HAL_ADC_ConfigChannel+0x244>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b09      	cmp	r3, #9
 80035a2:	d925      	bls.n	80035f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68d9      	ldr	r1, [r3, #12]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	461a      	mov	r2, r3
 80035b2:	4613      	mov	r3, r2
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	4413      	add	r3, r2
 80035b8:	3b1e      	subs	r3, #30
 80035ba:	2207      	movs	r2, #7
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43da      	mvns	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	400a      	ands	r2, r1
 80035c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68d9      	ldr	r1, [r3, #12]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	4618      	mov	r0, r3
 80035dc:	4603      	mov	r3, r0
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	4403      	add	r3, r0
 80035e2:	3b1e      	subs	r3, #30
 80035e4:	409a      	lsls	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	e022      	b.n	8003636 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6919      	ldr	r1, [r3, #16]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	461a      	mov	r2, r3
 80035fe:	4613      	mov	r3, r2
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	4413      	add	r3, r2
 8003604:	2207      	movs	r2, #7
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43da      	mvns	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	400a      	ands	r2, r1
 8003612:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6919      	ldr	r1, [r3, #16]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	b29b      	uxth	r3, r3
 8003624:	4618      	mov	r0, r3
 8003626:	4603      	mov	r3, r0
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	4403      	add	r3, r0
 800362c:	409a      	lsls	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b06      	cmp	r3, #6
 800363c:	d824      	bhi.n	8003688 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	3b05      	subs	r3, #5
 8003650:	221f      	movs	r2, #31
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43da      	mvns	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	400a      	ands	r2, r1
 800365e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	b29b      	uxth	r3, r3
 800366c:	4618      	mov	r0, r3
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	3b05      	subs	r3, #5
 800367a:	fa00 f203 	lsl.w	r2, r0, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	635a      	str	r2, [r3, #52]	; 0x34
 8003686:	e04c      	b.n	8003722 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b0c      	cmp	r3, #12
 800368e:	d824      	bhi.n	80036da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	3b23      	subs	r3, #35	; 0x23
 80036a2:	221f      	movs	r2, #31
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43da      	mvns	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	400a      	ands	r2, r1
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	b29b      	uxth	r3, r3
 80036be:	4618      	mov	r0, r3
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	3b23      	subs	r3, #35	; 0x23
 80036cc:	fa00 f203 	lsl.w	r2, r0, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	631a      	str	r2, [r3, #48]	; 0x30
 80036d8:	e023      	b.n	8003722 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	3b41      	subs	r3, #65	; 0x41
 80036ec:	221f      	movs	r2, #31
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43da      	mvns	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	400a      	ands	r2, r1
 80036fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	b29b      	uxth	r3, r3
 8003708:	4618      	mov	r0, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	3b41      	subs	r3, #65	; 0x41
 8003716:	fa00 f203 	lsl.w	r2, r0, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003722:	4b29      	ldr	r3, [pc, #164]	; (80037c8 <HAL_ADC_ConfigChannel+0x250>)
 8003724:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a28      	ldr	r2, [pc, #160]	; (80037cc <HAL_ADC_ConfigChannel+0x254>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d10f      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x1d8>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2b12      	cmp	r3, #18
 8003736:	d10b      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a1d      	ldr	r2, [pc, #116]	; (80037cc <HAL_ADC_ConfigChannel+0x254>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d12b      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x23a>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a1c      	ldr	r2, [pc, #112]	; (80037d0 <HAL_ADC_ConfigChannel+0x258>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d003      	beq.n	800376c <HAL_ADC_ConfigChannel+0x1f4>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2b11      	cmp	r3, #17
 800376a:	d122      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a11      	ldr	r2, [pc, #68]	; (80037d0 <HAL_ADC_ConfigChannel+0x258>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d111      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800378e:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <HAL_ADC_ConfigChannel+0x25c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a11      	ldr	r2, [pc, #68]	; (80037d8 <HAL_ADC_ConfigChannel+0x260>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	0c9a      	lsrs	r2, r3, #18
 800379a:	4613      	mov	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80037a4:	e002      	b.n	80037ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1f9      	bne.n	80037a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	40012300 	.word	0x40012300
 80037cc:	40012000 	.word	0x40012000
 80037d0:	10000012 	.word	0x10000012
 80037d4:	20000004 	.word	0x20000004
 80037d8:	431bde83 	.word	0x431bde83

080037dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037e4:	4b79      	ldr	r3, [pc, #484]	; (80039cc <ADC_Init+0x1f0>)
 80037e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	685a      	ldr	r2, [r3, #4]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	431a      	orrs	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003810:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6859      	ldr	r1, [r3, #4]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	021a      	lsls	r2, r3, #8
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003834:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6859      	ldr	r1, [r3, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003856:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6899      	ldr	r1, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386e:	4a58      	ldr	r2, [pc, #352]	; (80039d0 <ADC_Init+0x1f4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d022      	beq.n	80038ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	689a      	ldr	r2, [r3, #8]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003882:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6899      	ldr	r1, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6899      	ldr	r1, [r3, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	e00f      	b.n	80038da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80038d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0202 	bic.w	r2, r2, #2
 80038e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6899      	ldr	r1, [r3, #8]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	7e1b      	ldrb	r3, [r3, #24]
 80038f4:	005a      	lsls	r2, r3, #1
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	430a      	orrs	r2, r1
 80038fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01b      	beq.n	8003940 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003916:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003926:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6859      	ldr	r1, [r3, #4]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003932:	3b01      	subs	r3, #1
 8003934:	035a      	lsls	r2, r3, #13
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	605a      	str	r2, [r3, #4]
 800393e:	e007      	b.n	8003950 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800394e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800395e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	3b01      	subs	r3, #1
 800396c:	051a      	lsls	r2, r3, #20
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003984:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6899      	ldr	r1, [r3, #8]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003992:	025a      	lsls	r2, r3, #9
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	6899      	ldr	r1, [r3, #8]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	029a      	lsls	r2, r3, #10
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	609a      	str	r2, [r3, #8]
}
 80039c0:	bf00      	nop
 80039c2:	3714      	adds	r7, #20
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	40012300 	.word	0x40012300
 80039d0:	0f000001 	.word	0x0f000001

080039d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d13c      	bne.n	8003a68 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d12b      	bne.n	8003a60 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d127      	bne.n	8003a60 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a16:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d006      	beq.n	8003a2c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d119      	bne.n	8003a60 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0220 	bic.w	r2, r2, #32
 8003a3a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d105      	bne.n	8003a60 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a58:	f043 0201 	orr.w	r2, r3, #1
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f7fd fed3 	bl	800180c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a66:	e00e      	b.n	8003a86 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6c:	f003 0310 	and.w	r3, r3, #16
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f7ff fd75 	bl	8003564 <HAL_ADC_ErrorCallback>
}
 8003a7a:	e004      	b.n	8003a86 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	4798      	blx	r3
}
 8003a86:	bf00      	nop
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b084      	sub	sp, #16
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f7ff fd57 	bl	8003550 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003aa2:	bf00      	nop
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2240      	movs	r2, #64	; 0x40
 8003abc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac2:	f043 0204 	orr.w	r2, r3, #4
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f7ff fd4a 	bl	8003564 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ad0:	bf00      	nop
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
 8003ae4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aec:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003aee:	7dfb      	ldrb	r3, [r7, #23]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d003      	beq.n	8003afc <HAL_CAN_GetRxMessage+0x24>
 8003af4:	7dfb      	ldrb	r3, [r7, #23]
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	f040 80f3 	bne.w	8003ce2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10e      	bne.n	8003b20 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	f003 0303 	and.w	r3, r3, #3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d116      	bne.n	8003b3e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b14:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e0e7      	b.n	8003cf0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d107      	bne.n	8003b3e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e0d8      	b.n	8003cf0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	331b      	adds	r3, #27
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	4413      	add	r3, r2
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0204 	and.w	r2, r3, #4
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10c      	bne.n	8003b76 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	331b      	adds	r3, #27
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	4413      	add	r3, r2
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	0d5b      	lsrs	r3, r3, #21
 8003b6c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	e00b      	b.n	8003b8e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	331b      	adds	r3, #27
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	4413      	add	r3, r2
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	08db      	lsrs	r3, r3, #3
 8003b86:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	331b      	adds	r3, #27
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	4413      	add	r3, r2
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0202 	and.w	r2, r3, #2
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	331b      	adds	r3, #27
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	4413      	add	r3, r2
 8003bb0:	3304      	adds	r3, #4
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 020f 	and.w	r2, r3, #15
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	331b      	adds	r3, #27
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3304      	adds	r3, #4
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	0a1b      	lsrs	r3, r3, #8
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	331b      	adds	r3, #27
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	4413      	add	r3, r2
 8003be0:	3304      	adds	r3, #4
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	0c1b      	lsrs	r3, r3, #16
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	4413      	add	r3, r2
 8003c0c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	0a1a      	lsrs	r2, r3, #8
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	3301      	adds	r3, #1
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	0c1a      	lsrs	r2, r3, #16
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	3302      	adds	r3, #2
 8003c32:	b2d2      	uxtb	r2, r2
 8003c34:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	011b      	lsls	r3, r3, #4
 8003c3e:	4413      	add	r3, r2
 8003c40:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	0e1a      	lsrs	r2, r3, #24
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	3303      	adds	r3, #3
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	3304      	adds	r3, #4
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	4413      	add	r3, r2
 8003c72:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	0a1a      	lsrs	r2, r3, #8
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	3305      	adds	r3, #5
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	4413      	add	r3, r2
 8003c8c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	0c1a      	lsrs	r2, r3, #16
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	3306      	adds	r3, #6
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	011b      	lsls	r3, r3, #4
 8003ca4:	4413      	add	r3, r2
 8003ca6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	0e1a      	lsrs	r2, r3, #24
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	3307      	adds	r3, #7
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d108      	bne.n	8003cce <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0220 	orr.w	r2, r2, #32
 8003cca:	60da      	str	r2, [r3, #12]
 8003ccc:	e007      	b.n	8003cde <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	691a      	ldr	r2, [r3, #16]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0220 	orr.w	r2, r2, #32
 8003cdc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	e006      	b.n	8003cf0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
  }
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d10:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d12:	7afb      	ldrb	r3, [r7, #11]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d002      	beq.n	8003d1e <HAL_CAN_GetRxFifoFillLevel+0x22>
 8003d18:	7afb      	ldrb	r3, [r7, #11]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d10f      	bne.n	8003d3e <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d106      	bne.n	8003d32 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	e005      	b.n	8003d3e <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <__NVIC_SetPriorityGrouping+0x44>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d68:	4013      	ands	r3, r2
 8003d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d7e:	4a04      	ldr	r2, [pc, #16]	; (8003d90 <__NVIC_SetPriorityGrouping+0x44>)
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	60d3      	str	r3, [r2, #12]
}
 8003d84:	bf00      	nop
 8003d86:	3714      	adds	r7, #20
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	e000ed00 	.word	0xe000ed00

08003d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d98:	4b04      	ldr	r3, [pc, #16]	; (8003dac <__NVIC_GetPriorityGrouping+0x18>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	0a1b      	lsrs	r3, r3, #8
 8003d9e:	f003 0307 	and.w	r3, r3, #7
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	e000ed00 	.word	0xe000ed00

08003db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	db0b      	blt.n	8003dda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	f003 021f 	and.w	r2, r3, #31
 8003dc8:	4907      	ldr	r1, [pc, #28]	; (8003de8 <__NVIC_EnableIRQ+0x38>)
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	e000e100 	.word	0xe000e100

08003dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	6039      	str	r1, [r7, #0]
 8003df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	db0a      	blt.n	8003e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	490c      	ldr	r1, [pc, #48]	; (8003e38 <__NVIC_SetPriority+0x4c>)
 8003e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0a:	0112      	lsls	r2, r2, #4
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	440b      	add	r3, r1
 8003e10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e14:	e00a      	b.n	8003e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	4908      	ldr	r1, [pc, #32]	; (8003e3c <__NVIC_SetPriority+0x50>)
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	3b04      	subs	r3, #4
 8003e24:	0112      	lsls	r2, r2, #4
 8003e26:	b2d2      	uxtb	r2, r2
 8003e28:	440b      	add	r3, r1
 8003e2a:	761a      	strb	r2, [r3, #24]
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	e000e100 	.word	0xe000e100
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b089      	sub	sp, #36	; 0x24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f003 0307 	and.w	r3, r3, #7
 8003e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f1c3 0307 	rsb	r3, r3, #7
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	bf28      	it	cs
 8003e5e:	2304      	movcs	r3, #4
 8003e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	3304      	adds	r3, #4
 8003e66:	2b06      	cmp	r3, #6
 8003e68:	d902      	bls.n	8003e70 <NVIC_EncodePriority+0x30>
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	3b03      	subs	r3, #3
 8003e6e:	e000      	b.n	8003e72 <NVIC_EncodePriority+0x32>
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	43da      	mvns	r2, r3
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	401a      	ands	r2, r3
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e92:	43d9      	mvns	r1, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e98:	4313      	orrs	r3, r2
         );
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3724      	adds	r7, #36	; 0x24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b082      	sub	sp, #8
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ff4c 	bl	8003d4c <__NVIC_SetPriorityGrouping>
}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ece:	f7ff ff61 	bl	8003d94 <__NVIC_GetPriorityGrouping>
 8003ed2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	68b9      	ldr	r1, [r7, #8]
 8003ed8:	6978      	ldr	r0, [r7, #20]
 8003eda:	f7ff ffb1 	bl	8003e40 <NVIC_EncodePriority>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ee4:	4611      	mov	r1, r2
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff ff80 	bl	8003dec <__NVIC_SetPriority>
}
 8003eec:	bf00      	nop
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7ff ff54 	bl	8003db0 <__NVIC_EnableIRQ>
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f1c:	f7ff f9b8 	bl	8003290 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e099      	b.n	8004060 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0201 	bic.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f4c:	e00f      	b.n	8003f6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f4e:	f7ff f99f 	bl	8003290 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b05      	cmp	r3, #5
 8003f5a:	d908      	bls.n	8003f6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2203      	movs	r2, #3
 8003f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e078      	b.n	8004060 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1e8      	bne.n	8003f4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	4b38      	ldr	r3, [pc, #224]	; (8004068 <HAL_DMA_Init+0x158>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d107      	bne.n	8003fd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f023 0307 	bic.w	r3, r3, #7
 8003fee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d117      	bne.n	8004032 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00e      	beq.n	8004032 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 fa6f 	bl	80044f8 <DMA_CheckFifoParam>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d008      	beq.n	8004032 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2240      	movs	r2, #64	; 0x40
 8004024:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800402e:	2301      	movs	r3, #1
 8004030:	e016      	b.n	8004060 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 fa26 	bl	800448c <DMA_CalcBaseAndBitshift>
 8004040:	4603      	mov	r3, r0
 8004042:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004048:	223f      	movs	r2, #63	; 0x3f
 800404a:	409a      	lsls	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3718      	adds	r7, #24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	f010803f 	.word	0xf010803f

0800406c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004082:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_DMA_Start_IT+0x26>
 800408e:	2302      	movs	r3, #2
 8004090:	e040      	b.n	8004114 <HAL_DMA_Start_IT+0xa8>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d12f      	bne.n	8004106 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	68b9      	ldr	r1, [r7, #8]
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f9b8 	bl	8004430 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040c4:	223f      	movs	r2, #63	; 0x3f
 80040c6:	409a      	lsls	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0216 	orr.w	r2, r2, #22
 80040da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d007      	beq.n	80040f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0208 	orr.w	r2, r2, #8
 80040f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0201 	orr.w	r2, r2, #1
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e005      	b.n	8004112 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800410e:	2302      	movs	r3, #2
 8004110:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004112:	7dfb      	ldrb	r3, [r7, #23]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004128:	4b8e      	ldr	r3, [pc, #568]	; (8004364 <HAL_DMA_IRQHandler+0x248>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a8e      	ldr	r2, [pc, #568]	; (8004368 <HAL_DMA_IRQHandler+0x24c>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	0a9b      	lsrs	r3, r3, #10
 8004134:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004146:	2208      	movs	r2, #8
 8004148:	409a      	lsls	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4013      	ands	r3, r2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d01a      	beq.n	8004188 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0304 	and.w	r3, r3, #4
 800415c:	2b00      	cmp	r3, #0
 800415e:	d013      	beq.n	8004188 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0204 	bic.w	r2, r2, #4
 800416e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004174:	2208      	movs	r2, #8
 8004176:	409a      	lsls	r2, r3
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004180:	f043 0201 	orr.w	r2, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800418c:	2201      	movs	r2, #1
 800418e:	409a      	lsls	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4013      	ands	r3, r2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d012      	beq.n	80041be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00b      	beq.n	80041be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041aa:	2201      	movs	r2, #1
 80041ac:	409a      	lsls	r2, r3
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b6:	f043 0202 	orr.w	r2, r3, #2
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c2:	2204      	movs	r2, #4
 80041c4:	409a      	lsls	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d012      	beq.n	80041f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00b      	beq.n	80041f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e0:	2204      	movs	r2, #4
 80041e2:	409a      	lsls	r2, r3
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ec:	f043 0204 	orr.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f8:	2210      	movs	r2, #16
 80041fa:	409a      	lsls	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	4013      	ands	r3, r2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d043      	beq.n	800428c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d03c      	beq.n	800428c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004216:	2210      	movs	r2, #16
 8004218:	409a      	lsls	r2, r3
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d018      	beq.n	800425e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d108      	bne.n	800424c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	2b00      	cmp	r3, #0
 8004240:	d024      	beq.n	800428c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	4798      	blx	r3
 800424a:	e01f      	b.n	800428c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004250:	2b00      	cmp	r3, #0
 8004252:	d01b      	beq.n	800428c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	4798      	blx	r3
 800425c:	e016      	b.n	800428c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004268:	2b00      	cmp	r3, #0
 800426a:	d107      	bne.n	800427c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 0208 	bic.w	r2, r2, #8
 800427a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004290:	2220      	movs	r2, #32
 8004292:	409a      	lsls	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4013      	ands	r3, r2
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 808f 	beq.w	80043bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 8087 	beq.w	80043bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b2:	2220      	movs	r2, #32
 80042b4:	409a      	lsls	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b05      	cmp	r3, #5
 80042c4:	d136      	bne.n	8004334 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0216 	bic.w	r2, r2, #22
 80042d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	695a      	ldr	r2, [r3, #20]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d103      	bne.n	80042f6 <HAL_DMA_IRQHandler+0x1da>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d007      	beq.n	8004306 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0208 	bic.w	r2, r2, #8
 8004304:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430a:	223f      	movs	r2, #63	; 0x3f
 800430c:	409a      	lsls	r2, r3
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004326:	2b00      	cmp	r3, #0
 8004328:	d07e      	beq.n	8004428 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	4798      	blx	r3
        }
        return;
 8004332:	e079      	b.n	8004428 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d01d      	beq.n	800437e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10d      	bne.n	800436c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004354:	2b00      	cmp	r3, #0
 8004356:	d031      	beq.n	80043bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	4798      	blx	r3
 8004360:	e02c      	b.n	80043bc <HAL_DMA_IRQHandler+0x2a0>
 8004362:	bf00      	nop
 8004364:	20000004 	.word	0x20000004
 8004368:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004370:	2b00      	cmp	r3, #0
 8004372:	d023      	beq.n	80043bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	4798      	blx	r3
 800437c:	e01e      	b.n	80043bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10f      	bne.n	80043ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 0210 	bic.w	r2, r2, #16
 800439a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d032      	beq.n	800442a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d022      	beq.n	8004416 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2205      	movs	r2, #5
 80043d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 0201 	bic.w	r2, r2, #1
 80043e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	3301      	adds	r3, #1
 80043ec:	60bb      	str	r3, [r7, #8]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d307      	bcc.n	8004404 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d1f2      	bne.n	80043e8 <HAL_DMA_IRQHandler+0x2cc>
 8004402:	e000      	b.n	8004406 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004404:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800441a:	2b00      	cmp	r3, #0
 800441c:	d005      	beq.n	800442a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	4798      	blx	r3
 8004426:	e000      	b.n	800442a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004428:	bf00      	nop
    }
  }
}
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
 800443c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800444c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	2b40      	cmp	r3, #64	; 0x40
 800445c:	d108      	bne.n	8004470 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68ba      	ldr	r2, [r7, #8]
 800446c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800446e:	e007      	b.n	8004480 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	60da      	str	r2, [r3, #12]
}
 8004480:	bf00      	nop
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	3b10      	subs	r3, #16
 800449c:	4a14      	ldr	r2, [pc, #80]	; (80044f0 <DMA_CalcBaseAndBitshift+0x64>)
 800449e:	fba2 2303 	umull	r2, r3, r2, r3
 80044a2:	091b      	lsrs	r3, r3, #4
 80044a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044a6:	4a13      	ldr	r2, [pc, #76]	; (80044f4 <DMA_CalcBaseAndBitshift+0x68>)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4413      	add	r3, r2
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d909      	bls.n	80044ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044c2:	f023 0303 	bic.w	r3, r3, #3
 80044c6:	1d1a      	adds	r2, r3, #4
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	659a      	str	r2, [r3, #88]	; 0x58
 80044cc:	e007      	b.n	80044de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044d6:	f023 0303 	bic.w	r3, r3, #3
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	aaaaaaab 	.word	0xaaaaaaab
 80044f4:	0801191c 	.word	0x0801191c

080044f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004500:	2300      	movs	r3, #0
 8004502:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004508:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d11f      	bne.n	8004552 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b03      	cmp	r3, #3
 8004516:	d856      	bhi.n	80045c6 <DMA_CheckFifoParam+0xce>
 8004518:	a201      	add	r2, pc, #4	; (adr r2, 8004520 <DMA_CheckFifoParam+0x28>)
 800451a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451e:	bf00      	nop
 8004520:	08004531 	.word	0x08004531
 8004524:	08004543 	.word	0x08004543
 8004528:	08004531 	.word	0x08004531
 800452c:	080045c7 	.word	0x080045c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004534:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d046      	beq.n	80045ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e043      	b.n	80045ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800454a:	d140      	bne.n	80045ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004550:	e03d      	b.n	80045ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800455a:	d121      	bne.n	80045a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2b03      	cmp	r3, #3
 8004560:	d837      	bhi.n	80045d2 <DMA_CheckFifoParam+0xda>
 8004562:	a201      	add	r2, pc, #4	; (adr r2, 8004568 <DMA_CheckFifoParam+0x70>)
 8004564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004568:	08004579 	.word	0x08004579
 800456c:	0800457f 	.word	0x0800457f
 8004570:	08004579 	.word	0x08004579
 8004574:	08004591 	.word	0x08004591
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
      break;
 800457c:	e030      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004582:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d025      	beq.n	80045d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800458e:	e022      	b.n	80045d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004594:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004598:	d11f      	bne.n	80045da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800459e:	e01c      	b.n	80045da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d903      	bls.n	80045ae <DMA_CheckFifoParam+0xb6>
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d003      	beq.n	80045b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045ac:	e018      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	73fb      	strb	r3, [r7, #15]
      break;
 80045b2:	e015      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00e      	beq.n	80045de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      break;
 80045c4:	e00b      	b.n	80045de <DMA_CheckFifoParam+0xe6>
      break;
 80045c6:	bf00      	nop
 80045c8:	e00a      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      break;
 80045ca:	bf00      	nop
 80045cc:	e008      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      break;
 80045ce:	bf00      	nop
 80045d0:	e006      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      break;
 80045d2:	bf00      	nop
 80045d4:	e004      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      break;
 80045d6:	bf00      	nop
 80045d8:	e002      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80045da:	bf00      	nop
 80045dc:	e000      	b.n	80045e0 <DMA_CheckFifoParam+0xe8>
      break;
 80045de:	bf00      	nop
    }
  } 
  
  return status; 
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3714      	adds	r7, #20
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop

080045f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b089      	sub	sp, #36	; 0x24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045fe:	2300      	movs	r3, #0
 8004600:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004602:	2300      	movs	r3, #0
 8004604:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004606:	2300      	movs	r3, #0
 8004608:	61fb      	str	r3, [r7, #28]
 800460a:	e165      	b.n	80048d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800460c:	2201      	movs	r2, #1
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	fa02 f303 	lsl.w	r3, r2, r3
 8004614:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	4013      	ands	r3, r2
 800461e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	429a      	cmp	r2, r3
 8004626:	f040 8154 	bne.w	80048d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	2b01      	cmp	r3, #1
 8004634:	d005      	beq.n	8004642 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800463e:	2b02      	cmp	r3, #2
 8004640:	d130      	bne.n	80046a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	2203      	movs	r2, #3
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	43db      	mvns	r3, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4013      	ands	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	fa02 f303 	lsl.w	r3, r2, r3
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	4313      	orrs	r3, r2
 800466a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004678:	2201      	movs	r2, #1
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	fa02 f303 	lsl.w	r3, r2, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	69ba      	ldr	r2, [r7, #24]
 8004684:	4013      	ands	r3, r2
 8004686:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	091b      	lsrs	r3, r3, #4
 800468e:	f003 0201 	and.w	r2, r3, #1
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	4313      	orrs	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f003 0303 	and.w	r3, r3, #3
 80046ac:	2b03      	cmp	r3, #3
 80046ae:	d017      	beq.n	80046e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	2203      	movs	r2, #3
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	43db      	mvns	r3, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4013      	ands	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f003 0303 	and.w	r3, r3, #3
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d123      	bne.n	8004734 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	08da      	lsrs	r2, r3, #3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3208      	adds	r2, #8
 80046f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	220f      	movs	r2, #15
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	43db      	mvns	r3, r3
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4013      	ands	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	fa02 f303 	lsl.w	r3, r2, r3
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	4313      	orrs	r3, r2
 8004724:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	08da      	lsrs	r2, r3, #3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3208      	adds	r2, #8
 800472e:	69b9      	ldr	r1, [r7, #24]
 8004730:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	2203      	movs	r2, #3
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	43db      	mvns	r3, r3
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	4013      	ands	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f003 0203 	and.w	r2, r3, #3
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	fa02 f303 	lsl.w	r3, r2, r3
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	4313      	orrs	r3, r2
 8004760:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004770:	2b00      	cmp	r3, #0
 8004772:	f000 80ae 	beq.w	80048d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004776:	2300      	movs	r3, #0
 8004778:	60fb      	str	r3, [r7, #12]
 800477a:	4b5d      	ldr	r3, [pc, #372]	; (80048f0 <HAL_GPIO_Init+0x300>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	4a5c      	ldr	r2, [pc, #368]	; (80048f0 <HAL_GPIO_Init+0x300>)
 8004780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004784:	6453      	str	r3, [r2, #68]	; 0x44
 8004786:	4b5a      	ldr	r3, [pc, #360]	; (80048f0 <HAL_GPIO_Init+0x300>)
 8004788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004792:	4a58      	ldr	r2, [pc, #352]	; (80048f4 <HAL_GPIO_Init+0x304>)
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	089b      	lsrs	r3, r3, #2
 8004798:	3302      	adds	r3, #2
 800479a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800479e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	f003 0303 	and.w	r3, r3, #3
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	220f      	movs	r2, #15
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	43db      	mvns	r3, r3
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	4013      	ands	r3, r2
 80047b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a4f      	ldr	r2, [pc, #316]	; (80048f8 <HAL_GPIO_Init+0x308>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d025      	beq.n	800480a <HAL_GPIO_Init+0x21a>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a4e      	ldr	r2, [pc, #312]	; (80048fc <HAL_GPIO_Init+0x30c>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d01f      	beq.n	8004806 <HAL_GPIO_Init+0x216>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a4d      	ldr	r2, [pc, #308]	; (8004900 <HAL_GPIO_Init+0x310>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d019      	beq.n	8004802 <HAL_GPIO_Init+0x212>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a4c      	ldr	r2, [pc, #304]	; (8004904 <HAL_GPIO_Init+0x314>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d013      	beq.n	80047fe <HAL_GPIO_Init+0x20e>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a4b      	ldr	r2, [pc, #300]	; (8004908 <HAL_GPIO_Init+0x318>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00d      	beq.n	80047fa <HAL_GPIO_Init+0x20a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a4a      	ldr	r2, [pc, #296]	; (800490c <HAL_GPIO_Init+0x31c>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d007      	beq.n	80047f6 <HAL_GPIO_Init+0x206>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a49      	ldr	r2, [pc, #292]	; (8004910 <HAL_GPIO_Init+0x320>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d101      	bne.n	80047f2 <HAL_GPIO_Init+0x202>
 80047ee:	2306      	movs	r3, #6
 80047f0:	e00c      	b.n	800480c <HAL_GPIO_Init+0x21c>
 80047f2:	2307      	movs	r3, #7
 80047f4:	e00a      	b.n	800480c <HAL_GPIO_Init+0x21c>
 80047f6:	2305      	movs	r3, #5
 80047f8:	e008      	b.n	800480c <HAL_GPIO_Init+0x21c>
 80047fa:	2304      	movs	r3, #4
 80047fc:	e006      	b.n	800480c <HAL_GPIO_Init+0x21c>
 80047fe:	2303      	movs	r3, #3
 8004800:	e004      	b.n	800480c <HAL_GPIO_Init+0x21c>
 8004802:	2302      	movs	r3, #2
 8004804:	e002      	b.n	800480c <HAL_GPIO_Init+0x21c>
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <HAL_GPIO_Init+0x21c>
 800480a:	2300      	movs	r3, #0
 800480c:	69fa      	ldr	r2, [r7, #28]
 800480e:	f002 0203 	and.w	r2, r2, #3
 8004812:	0092      	lsls	r2, r2, #2
 8004814:	4093      	lsls	r3, r2
 8004816:	69ba      	ldr	r2, [r7, #24]
 8004818:	4313      	orrs	r3, r2
 800481a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800481c:	4935      	ldr	r1, [pc, #212]	; (80048f4 <HAL_GPIO_Init+0x304>)
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	089b      	lsrs	r3, r3, #2
 8004822:	3302      	adds	r3, #2
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800482a:	4b3a      	ldr	r3, [pc, #232]	; (8004914 <HAL_GPIO_Init+0x324>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	43db      	mvns	r3, r3
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	4013      	ands	r3, r2
 8004838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	4313      	orrs	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800484e:	4a31      	ldr	r2, [pc, #196]	; (8004914 <HAL_GPIO_Init+0x324>)
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004854:	4b2f      	ldr	r3, [pc, #188]	; (8004914 <HAL_GPIO_Init+0x324>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	43db      	mvns	r3, r3
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	4013      	ands	r3, r2
 8004862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	4313      	orrs	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004878:	4a26      	ldr	r2, [pc, #152]	; (8004914 <HAL_GPIO_Init+0x324>)
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800487e:	4b25      	ldr	r3, [pc, #148]	; (8004914 <HAL_GPIO_Init+0x324>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	43db      	mvns	r3, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4013      	ands	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048a2:	4a1c      	ldr	r2, [pc, #112]	; (8004914 <HAL_GPIO_Init+0x324>)
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048a8:	4b1a      	ldr	r3, [pc, #104]	; (8004914 <HAL_GPIO_Init+0x324>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048cc:	4a11      	ldr	r2, [pc, #68]	; (8004914 <HAL_GPIO_Init+0x324>)
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	3301      	adds	r3, #1
 80048d6:	61fb      	str	r3, [r7, #28]
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	2b0f      	cmp	r3, #15
 80048dc:	f67f ae96 	bls.w	800460c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048e0:	bf00      	nop
 80048e2:	bf00      	nop
 80048e4:	3724      	adds	r7, #36	; 0x24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	40023800 	.word	0x40023800
 80048f4:	40013800 	.word	0x40013800
 80048f8:	40020000 	.word	0x40020000
 80048fc:	40020400 	.word	0x40020400
 8004900:	40020800 	.word	0x40020800
 8004904:	40020c00 	.word	0x40020c00
 8004908:	40021000 	.word	0x40021000
 800490c:	40021400 	.word	0x40021400
 8004910:	40021800 	.word	0x40021800
 8004914:	40013c00 	.word	0x40013c00

08004918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	460b      	mov	r3, r1
 8004922:	807b      	strh	r3, [r7, #2]
 8004924:	4613      	mov	r3, r2
 8004926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004928:	787b      	ldrb	r3, [r7, #1]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800492e:	887a      	ldrh	r2, [r7, #2]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004934:	e003      	b.n	800493e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004936:	887b      	ldrh	r3, [r7, #2]
 8004938:	041a      	lsls	r2, r3, #16
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	619a      	str	r2, [r3, #24]
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
	...

0800494c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e0cc      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004960:	4b68      	ldr	r3, [pc, #416]	; (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 030f 	and.w	r3, r3, #15
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d90c      	bls.n	8004988 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496e:	4b65      	ldr	r3, [pc, #404]	; (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004976:	4b63      	ldr	r3, [pc, #396]	; (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d001      	beq.n	8004988 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e0b8      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d020      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049a0:	4b59      	ldr	r3, [pc, #356]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	4a58      	ldr	r2, [pc, #352]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049b8:	4b53      	ldr	r3, [pc, #332]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	4a52      	ldr	r2, [pc, #328]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049c4:	4b50      	ldr	r3, [pc, #320]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	494d      	ldr	r1, [pc, #308]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d044      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d107      	bne.n	80049fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ea:	4b47      	ldr	r3, [pc, #284]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d119      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e07f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d003      	beq.n	8004a0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	d107      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a0a:	4b3f      	ldr	r3, [pc, #252]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e06f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a1a:	4b3b      	ldr	r3, [pc, #236]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e067      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a2a:	4b37      	ldr	r3, [pc, #220]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f023 0203 	bic.w	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	4934      	ldr	r1, [pc, #208]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a3c:	f7fe fc28 	bl	8003290 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	e00a      	b.n	8004a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a44:	f7fe fc24 	bl	8003290 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e04f      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5a:	4b2b      	ldr	r3, [pc, #172]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 020c 	and.w	r2, r3, #12
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d1eb      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a6c:	4b25      	ldr	r3, [pc, #148]	; (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d20c      	bcs.n	8004a94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7a:	4b22      	ldr	r3, [pc, #136]	; (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	b2d2      	uxtb	r2, r2
 8004a80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a82:	4b20      	ldr	r3, [pc, #128]	; (8004b04 <HAL_RCC_ClockConfig+0x1b8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 030f 	and.w	r3, r3, #15
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d001      	beq.n	8004a94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e032      	b.n	8004afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d008      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa0:	4b19      	ldr	r3, [pc, #100]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4916      	ldr	r1, [pc, #88]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d009      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004abe:	4b12      	ldr	r3, [pc, #72]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	490e      	ldr	r1, [pc, #56]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ad2:	f000 fbb1 	bl	8005238 <HAL_RCC_GetSysClockFreq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	; (8004b08 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	091b      	lsrs	r3, r3, #4
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	490a      	ldr	r1, [pc, #40]	; (8004b0c <HAL_RCC_ClockConfig+0x1c0>)
 8004ae4:	5ccb      	ldrb	r3, [r1, r3]
 8004ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aea:	4a09      	ldr	r2, [pc, #36]	; (8004b10 <HAL_RCC_ClockConfig+0x1c4>)
 8004aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004aee:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <HAL_RCC_ClockConfig+0x1c8>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fd fc26 	bl	8002344 <HAL_InitTick>

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40023c00 	.word	0x40023c00
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	080118f8 	.word	0x080118f8
 8004b10:	20000004 	.word	0x20000004
 8004b14:	20000008 	.word	0x20000008

08004b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b1c:	4b03      	ldr	r3, [pc, #12]	; (8004b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	20000004 	.word	0x20000004

08004b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b34:	f7ff fff0 	bl	8004b18 <HAL_RCC_GetHCLKFreq>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	4b05      	ldr	r3, [pc, #20]	; (8004b50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	0a9b      	lsrs	r3, r3, #10
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	4903      	ldr	r1, [pc, #12]	; (8004b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b46:	5ccb      	ldrb	r3, [r1, r3]
 8004b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40023800 	.word	0x40023800
 8004b54:	08011908 	.word	0x08011908

08004b58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b5c:	f7ff ffdc 	bl	8004b18 <HAL_RCC_GetHCLKFreq>
 8004b60:	4602      	mov	r2, r0
 8004b62:	4b05      	ldr	r3, [pc, #20]	; (8004b78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	0b5b      	lsrs	r3, r3, #13
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	4903      	ldr	r1, [pc, #12]	; (8004b7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b6e:	5ccb      	ldrb	r3, [r1, r3]
 8004b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	40023800 	.word	0x40023800
 8004b7c:	08011908 	.word	0x08011908

08004b80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	220f      	movs	r2, #15
 8004b8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b90:	4b12      	ldr	r3, [pc, #72]	; (8004bdc <HAL_RCC_GetClockConfig+0x5c>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f003 0203 	and.w	r2, r3, #3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b9c:	4b0f      	ldr	r3, [pc, #60]	; (8004bdc <HAL_RCC_GetClockConfig+0x5c>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ba8:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <HAL_RCC_GetClockConfig+0x5c>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004bb4:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <HAL_RCC_GetClockConfig+0x5c>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	08db      	lsrs	r3, r3, #3
 8004bba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004bc2:	4b07      	ldr	r3, [pc, #28]	; (8004be0 <HAL_RCC_GetClockConfig+0x60>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 020f 	and.w	r2, r3, #15
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	601a      	str	r2, [r3, #0]
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	40023c00 	.word	0x40023c00

08004be4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08c      	sub	sp, #48	; 0x30
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004bec:	2300      	movs	r3, #0
 8004bee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004c00:	2300      	movs	r3, #0
 8004c02:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004c04:	2300      	movs	r3, #0
 8004c06:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d010      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004c1c:	4b6f      	ldr	r3, [pc, #444]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c22:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2a:	496c      	ldr	r1, [pc, #432]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d010      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004c4a:	4b64      	ldr	r3, [pc, #400]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c50:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c58:	4960      	ldr	r1, [pc, #384]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d017      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c78:	4b58      	ldr	r3, [pc, #352]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	4955      	ldr	r1, [pc, #340]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c96:	d101      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d017      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cb4:	4b49      	ldr	r3, [pc, #292]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc2:	4946      	ldr	r1, [pc, #280]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cd2:	d101      	bne.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0320 	and.w	r3, r3, #32
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 808a 	beq.w	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60bb      	str	r3, [r7, #8]
 8004cf6:	4b39      	ldr	r3, [pc, #228]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfa:	4a38      	ldr	r2, [pc, #224]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d00:	6413      	str	r3, [r2, #64]	; 0x40
 8004d02:	4b36      	ldr	r3, [pc, #216]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0a:	60bb      	str	r3, [r7, #8]
 8004d0c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d0e:	4b34      	ldr	r3, [pc, #208]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a33      	ldr	r2, [pc, #204]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d18:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d1a:	f7fe fab9 	bl	8003290 <HAL_GetTick>
 8004d1e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d20:	e008      	b.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004d22:	f7fe fab5 	bl	8003290 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e278      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d34:	4b2a      	ldr	r3, [pc, #168]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0f0      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d40:	4b26      	ldr	r3, [pc, #152]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d48:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d4a:	6a3b      	ldr	r3, [r7, #32]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d02f      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d58:	6a3a      	ldr	r2, [r7, #32]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d028      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d5e:	4b1f      	ldr	r3, [pc, #124]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d66:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d68:	4b1e      	ldr	r3, [pc, #120]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d6e:	4b1d      	ldr	r3, [pc, #116]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d74:	4a19      	ldr	r2, [pc, #100]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d76:	6a3b      	ldr	r3, [r7, #32]
 8004d78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d7a:	4b18      	ldr	r3, [pc, #96]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d114      	bne.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004d86:	f7fe fa83 	bl	8003290 <HAL_GetTick>
 8004d8a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d8c:	e00a      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d8e:	f7fe fa7f 	bl	8003290 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e240      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da4:	4b0d      	ldr	r3, [pc, #52]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d0ee      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004dbc:	d114      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004dbe:	4b07      	ldr	r3, [pc, #28]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004dce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd2:	4902      	ldr	r1, [pc, #8]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	608b      	str	r3, [r1, #8]
 8004dd8:	e00c      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004dda:	bf00      	nop
 8004ddc:	40023800 	.word	0x40023800
 8004de0:	40007000 	.word	0x40007000
 8004de4:	42470e40 	.word	0x42470e40
 8004de8:	4b4a      	ldr	r3, [pc, #296]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	4a49      	ldr	r2, [pc, #292]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004dee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004df2:	6093      	str	r3, [r2, #8]
 8004df4:	4b47      	ldr	r3, [pc, #284]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004df6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e00:	4944      	ldr	r1, [pc, #272]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0310 	and.w	r3, r3, #16
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d004      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004e18:	4b3f      	ldr	r3, [pc, #252]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004e1a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d00a      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004e28:	4b3a      	ldr	r3, [pc, #232]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e2e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e36:	4937      	ldr	r1, [pc, #220]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00a      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e4a:	4b32      	ldr	r3, [pc, #200]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e50:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e58:	492e      	ldr	r1, [pc, #184]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d011      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004e6c:	4b29      	ldr	r3, [pc, #164]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e72:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e7a:	4926      	ldr	r1, [pc, #152]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e8a:	d101      	bne.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00a      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004e9c:	4b1d      	ldr	r3, [pc, #116]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ea2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eaa:	491a      	ldr	r1, [pc, #104]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d011      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004ebe:	4b15      	ldr	r3, [pc, #84]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ec4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ecc:	4911      	ldr	r1, [pc, #68]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ed8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004edc:	d101      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d005      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ef0:	f040 80ff 	bne.w	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ef4:	4b09      	ldr	r3, [pc, #36]	; (8004f1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004efa:	f7fe f9c9 	bl	8003290 <HAL_GetTick>
 8004efe:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f00:	e00e      	b.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f02:	f7fe f9c5 	bl	8003290 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d907      	bls.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e188      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004f14:	40023800 	.word	0x40023800
 8004f18:	424711e0 	.word	0x424711e0
 8004f1c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f20:	4b7e      	ldr	r3, [pc, #504]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1ea      	bne.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d003      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d009      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d028      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d124      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004f54:	4b71      	ldr	r3, [pc, #452]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f5a:	0c1b      	lsrs	r3, r3, #16
 8004f5c:	f003 0303 	and.w	r3, r3, #3
 8004f60:	3301      	adds	r3, #1
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f66:	4b6d      	ldr	r3, [pc, #436]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f6c:	0e1b      	lsrs	r3, r3, #24
 8004f6e:	f003 030f 	and.w	r3, r3, #15
 8004f72:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	019b      	lsls	r3, r3, #6
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	085b      	lsrs	r3, r3, #1
 8004f84:	3b01      	subs	r3, #1
 8004f86:	041b      	lsls	r3, r3, #16
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	061b      	lsls	r3, r3, #24
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	071b      	lsls	r3, r3, #28
 8004f96:	4961      	ldr	r1, [pc, #388]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d004      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fb2:	d00a      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d035      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fc8:	d130      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004fca:	4b54      	ldr	r3, [pc, #336]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fd0:	0c1b      	lsrs	r3, r3, #16
 8004fd2:	f003 0303 	and.w	r3, r3, #3
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	005b      	lsls	r3, r3, #1
 8004fda:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004fdc:	4b4f      	ldr	r3, [pc, #316]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fe2:	0f1b      	lsrs	r3, r3, #28
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	019b      	lsls	r3, r3, #6
 8004ff4:	431a      	orrs	r2, r3
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	085b      	lsrs	r3, r3, #1
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	041b      	lsls	r3, r3, #16
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	061b      	lsls	r3, r3, #24
 8005006:	431a      	orrs	r2, r3
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	071b      	lsls	r3, r3, #28
 800500c:	4943      	ldr	r1, [pc, #268]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005014:	4b41      	ldr	r3, [pc, #260]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800501a:	f023 021f 	bic.w	r2, r3, #31
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005022:	3b01      	subs	r3, #1
 8005024:	493d      	ldr	r1, [pc, #244]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005026:	4313      	orrs	r3, r2
 8005028:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005034:	2b00      	cmp	r3, #0
 8005036:	d029      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800503c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005040:	d124      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005042:	4b36      	ldr	r3, [pc, #216]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005044:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005048:	0c1b      	lsrs	r3, r3, #16
 800504a:	f003 0303 	and.w	r3, r3, #3
 800504e:	3301      	adds	r3, #1
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005054:	4b31      	ldr	r3, [pc, #196]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005056:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800505a:	0f1b      	lsrs	r3, r3, #28
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	019b      	lsls	r3, r3, #6
 800506c:	431a      	orrs	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	085b      	lsrs	r3, r3, #1
 8005074:	3b01      	subs	r3, #1
 8005076:	041b      	lsls	r3, r3, #16
 8005078:	431a      	orrs	r2, r3
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	061b      	lsls	r3, r3, #24
 800507e:	431a      	orrs	r2, r3
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	071b      	lsls	r3, r3, #28
 8005084:	4925      	ldr	r1, [pc, #148]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005094:	2b00      	cmp	r3, #0
 8005096:	d016      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	019b      	lsls	r3, r3, #6
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	085b      	lsrs	r3, r3, #1
 80050aa:	3b01      	subs	r3, #1
 80050ac:	041b      	lsls	r3, r3, #16
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	061b      	lsls	r3, r3, #24
 80050b6:	431a      	orrs	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	071b      	lsls	r3, r3, #28
 80050be:	4917      	ldr	r1, [pc, #92]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050c6:	4b16      	ldr	r3, [pc, #88]	; (8005120 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80050c8:	2201      	movs	r2, #1
 80050ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050cc:	f7fe f8e0 	bl	8003290 <HAL_GetTick>
 80050d0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050d2:	e008      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050d4:	f7fe f8dc 	bl	8003290 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e09f      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050e6:	4b0d      	ldr	r3, [pc, #52]	; (800511c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0f0      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80050f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	f040 8095 	bne.w	8005224 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80050fa:	4b0a      	ldr	r3, [pc, #40]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005100:	f7fe f8c6 	bl	8003290 <HAL_GetTick>
 8005104:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005106:	e00f      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005108:	f7fe f8c2 	bl	8003290 <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d908      	bls.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e085      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800511a:	bf00      	nop
 800511c:	40023800 	.word	0x40023800
 8005120:	42470068 	.word	0x42470068
 8005124:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005128:	4b41      	ldr	r3, [pc, #260]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005130:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005134:	d0e8      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0304 	and.w	r3, r3, #4
 800513e:	2b00      	cmp	r3, #0
 8005140:	d003      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	2b00      	cmp	r3, #0
 8005148:	d009      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005152:	2b00      	cmp	r3, #0
 8005154:	d02b      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800515a:	2b00      	cmp	r3, #0
 800515c:	d127      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800515e:	4b34      	ldr	r3, [pc, #208]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005164:	0c1b      	lsrs	r3, r3, #16
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	3301      	adds	r3, #1
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	699a      	ldr	r2, [r3, #24]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	019b      	lsls	r3, r3, #6
 800517a:	431a      	orrs	r2, r3
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	085b      	lsrs	r3, r3, #1
 8005180:	3b01      	subs	r3, #1
 8005182:	041b      	lsls	r3, r3, #16
 8005184:	431a      	orrs	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518a:	061b      	lsls	r3, r3, #24
 800518c:	4928      	ldr	r1, [pc, #160]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800518e:	4313      	orrs	r3, r2
 8005190:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005194:	4b26      	ldr	r3, [pc, #152]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005196:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800519a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a2:	3b01      	subs	r3, #1
 80051a4:	021b      	lsls	r3, r3, #8
 80051a6:	4922      	ldr	r1, [pc, #136]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d01d      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051c2:	d118      	bne.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051c4:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ca:	0e1b      	lsrs	r3, r3, #24
 80051cc:	f003 030f 	and.w	r3, r3, #15
 80051d0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	699a      	ldr	r2, [r3, #24]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	019b      	lsls	r3, r3, #6
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	085b      	lsrs	r3, r3, #1
 80051e4:	3b01      	subs	r3, #1
 80051e6:	041b      	lsls	r3, r3, #16
 80051e8:	431a      	orrs	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	061b      	lsls	r3, r3, #24
 80051ee:	4910      	ldr	r1, [pc, #64]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80051f6:	4b0f      	ldr	r3, [pc, #60]	; (8005234 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80051f8:	2201      	movs	r2, #1
 80051fa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051fc:	f7fe f848 	bl	8003290 <HAL_GetTick>
 8005200:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005204:	f7fe f844 	bl	8003290 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b02      	cmp	r3, #2
 8005210:	d901      	bls.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e007      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005216:	4b06      	ldr	r3, [pc, #24]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800521e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005222:	d1ef      	bne.n	8005204 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3730      	adds	r7, #48	; 0x30
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	40023800 	.word	0x40023800
 8005234:	42470070 	.word	0x42470070

08005238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800523c:	b0a6      	sub	sp, #152	; 0x98
 800523e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8005246:	2300      	movs	r3, #0
 8005248:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 800524c:	2300      	movs	r3, #0
 800524e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8005252:	2300      	movs	r3, #0
 8005254:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8005258:	2300      	movs	r3, #0
 800525a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800525e:	4bc8      	ldr	r3, [pc, #800]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 030c 	and.w	r3, r3, #12
 8005266:	2b0c      	cmp	r3, #12
 8005268:	f200 817e 	bhi.w	8005568 <HAL_RCC_GetSysClockFreq+0x330>
 800526c:	a201      	add	r2, pc, #4	; (adr r2, 8005274 <HAL_RCC_GetSysClockFreq+0x3c>)
 800526e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005272:	bf00      	nop
 8005274:	080052a9 	.word	0x080052a9
 8005278:	08005569 	.word	0x08005569
 800527c:	08005569 	.word	0x08005569
 8005280:	08005569 	.word	0x08005569
 8005284:	080052b1 	.word	0x080052b1
 8005288:	08005569 	.word	0x08005569
 800528c:	08005569 	.word	0x08005569
 8005290:	08005569 	.word	0x08005569
 8005294:	080052b9 	.word	0x080052b9
 8005298:	08005569 	.word	0x08005569
 800529c:	08005569 	.word	0x08005569
 80052a0:	08005569 	.word	0x08005569
 80052a4:	08005423 	.word	0x08005423
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052a8:	4bb6      	ldr	r3, [pc, #728]	; (8005584 <HAL_RCC_GetSysClockFreq+0x34c>)
 80052aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80052ae:	e15f      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052b0:	4bb5      	ldr	r3, [pc, #724]	; (8005588 <HAL_RCC_GetSysClockFreq+0x350>)
 80052b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80052b6:	e15b      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052b8:	4bb1      	ldr	r3, [pc, #708]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052c4:	4bae      	ldr	r3, [pc, #696]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d031      	beq.n	8005334 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052d0:	4bab      	ldr	r3, [pc, #684]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	099b      	lsrs	r3, r3, #6
 80052d6:	2200      	movs	r2, #0
 80052d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80052da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80052dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80052de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052e2:	663b      	str	r3, [r7, #96]	; 0x60
 80052e4:	2300      	movs	r3, #0
 80052e6:	667b      	str	r3, [r7, #100]	; 0x64
 80052e8:	4ba7      	ldr	r3, [pc, #668]	; (8005588 <HAL_RCC_GetSysClockFreq+0x350>)
 80052ea:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80052ee:	462a      	mov	r2, r5
 80052f0:	fb03 f202 	mul.w	r2, r3, r2
 80052f4:	2300      	movs	r3, #0
 80052f6:	4621      	mov	r1, r4
 80052f8:	fb01 f303 	mul.w	r3, r1, r3
 80052fc:	4413      	add	r3, r2
 80052fe:	4aa2      	ldr	r2, [pc, #648]	; (8005588 <HAL_RCC_GetSysClockFreq+0x350>)
 8005300:	4621      	mov	r1, r4
 8005302:	fba1 1202 	umull	r1, r2, r1, r2
 8005306:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005308:	460a      	mov	r2, r1
 800530a:	67ba      	str	r2, [r7, #120]	; 0x78
 800530c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800530e:	4413      	add	r3, r2
 8005310:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005312:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005316:	2200      	movs	r2, #0
 8005318:	65bb      	str	r3, [r7, #88]	; 0x58
 800531a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800531c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005320:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8005324:	f7fb fcb0 	bl	8000c88 <__aeabi_uldivmod>
 8005328:	4602      	mov	r2, r0
 800532a:	460b      	mov	r3, r1
 800532c:	4613      	mov	r3, r2
 800532e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005332:	e064      	b.n	80053fe <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005334:	4b92      	ldr	r3, [pc, #584]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	099b      	lsrs	r3, r3, #6
 800533a:	2200      	movs	r2, #0
 800533c:	653b      	str	r3, [r7, #80]	; 0x50
 800533e:	657a      	str	r2, [r7, #84]	; 0x54
 8005340:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005346:	64bb      	str	r3, [r7, #72]	; 0x48
 8005348:	2300      	movs	r3, #0
 800534a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800534c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8005350:	4622      	mov	r2, r4
 8005352:	462b      	mov	r3, r5
 8005354:	f04f 0000 	mov.w	r0, #0
 8005358:	f04f 0100 	mov.w	r1, #0
 800535c:	0159      	lsls	r1, r3, #5
 800535e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005362:	0150      	lsls	r0, r2, #5
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
 8005368:	4621      	mov	r1, r4
 800536a:	1a51      	subs	r1, r2, r1
 800536c:	6139      	str	r1, [r7, #16]
 800536e:	4629      	mov	r1, r5
 8005370:	eb63 0301 	sbc.w	r3, r3, r1
 8005374:	617b      	str	r3, [r7, #20]
 8005376:	f04f 0200 	mov.w	r2, #0
 800537a:	f04f 0300 	mov.w	r3, #0
 800537e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005382:	4659      	mov	r1, fp
 8005384:	018b      	lsls	r3, r1, #6
 8005386:	4651      	mov	r1, sl
 8005388:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800538c:	4651      	mov	r1, sl
 800538e:	018a      	lsls	r2, r1, #6
 8005390:	4651      	mov	r1, sl
 8005392:	ebb2 0801 	subs.w	r8, r2, r1
 8005396:	4659      	mov	r1, fp
 8005398:	eb63 0901 	sbc.w	r9, r3, r1
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	f04f 0300 	mov.w	r3, #0
 80053a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053b0:	4690      	mov	r8, r2
 80053b2:	4699      	mov	r9, r3
 80053b4:	4623      	mov	r3, r4
 80053b6:	eb18 0303 	adds.w	r3, r8, r3
 80053ba:	60bb      	str	r3, [r7, #8]
 80053bc:	462b      	mov	r3, r5
 80053be:	eb49 0303 	adc.w	r3, r9, r3
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	f04f 0200 	mov.w	r2, #0
 80053c8:	f04f 0300 	mov.w	r3, #0
 80053cc:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80053d0:	4629      	mov	r1, r5
 80053d2:	028b      	lsls	r3, r1, #10
 80053d4:	4621      	mov	r1, r4
 80053d6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053da:	4621      	mov	r1, r4
 80053dc:	028a      	lsls	r2, r1, #10
 80053de:	4610      	mov	r0, r2
 80053e0:	4619      	mov	r1, r3
 80053e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053e6:	2200      	movs	r2, #0
 80053e8:	643b      	str	r3, [r7, #64]	; 0x40
 80053ea:	647a      	str	r2, [r7, #68]	; 0x44
 80053ec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80053f0:	f7fb fc4a 	bl	8000c88 <__aeabi_uldivmod>
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4613      	mov	r3, r2
 80053fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80053fe:	4b60      	ldr	r3, [pc, #384]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	0c1b      	lsrs	r3, r3, #16
 8005404:	f003 0303 	and.w	r3, r3, #3
 8005408:	3301      	adds	r3, #1
 800540a:	005b      	lsls	r3, r3, #1
 800540c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8005410:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005414:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005418:	fbb2 f3f3 	udiv	r3, r2, r3
 800541c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005420:	e0a6      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005422:	4b57      	ldr	r3, [pc, #348]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800542a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800542e:	4b54      	ldr	r3, [pc, #336]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d02a      	beq.n	8005490 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800543a:	4b51      	ldr	r3, [pc, #324]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	099b      	lsrs	r3, r3, #6
 8005440:	2200      	movs	r2, #0
 8005442:	63bb      	str	r3, [r7, #56]	; 0x38
 8005444:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005448:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800544c:	2100      	movs	r1, #0
 800544e:	4b4e      	ldr	r3, [pc, #312]	; (8005588 <HAL_RCC_GetSysClockFreq+0x350>)
 8005450:	fb03 f201 	mul.w	r2, r3, r1
 8005454:	2300      	movs	r3, #0
 8005456:	fb00 f303 	mul.w	r3, r0, r3
 800545a:	4413      	add	r3, r2
 800545c:	4a4a      	ldr	r2, [pc, #296]	; (8005588 <HAL_RCC_GetSysClockFreq+0x350>)
 800545e:	fba0 1202 	umull	r1, r2, r0, r2
 8005462:	677a      	str	r2, [r7, #116]	; 0x74
 8005464:	460a      	mov	r2, r1
 8005466:	673a      	str	r2, [r7, #112]	; 0x70
 8005468:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800546a:	4413      	add	r3, r2
 800546c:	677b      	str	r3, [r7, #116]	; 0x74
 800546e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005472:	2200      	movs	r2, #0
 8005474:	633b      	str	r3, [r7, #48]	; 0x30
 8005476:	637a      	str	r2, [r7, #52]	; 0x34
 8005478:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800547c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8005480:	f7fb fc02 	bl	8000c88 <__aeabi_uldivmod>
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	4613      	mov	r3, r2
 800548a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800548e:	e05b      	b.n	8005548 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005490:	4b3b      	ldr	r3, [pc, #236]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	099b      	lsrs	r3, r3, #6
 8005496:	2200      	movs	r2, #0
 8005498:	62bb      	str	r3, [r7, #40]	; 0x28
 800549a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a2:	623b      	str	r3, [r7, #32]
 80054a4:	2300      	movs	r3, #0
 80054a6:	627b      	str	r3, [r7, #36]	; 0x24
 80054a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80054ac:	4642      	mov	r2, r8
 80054ae:	464b      	mov	r3, r9
 80054b0:	f04f 0000 	mov.w	r0, #0
 80054b4:	f04f 0100 	mov.w	r1, #0
 80054b8:	0159      	lsls	r1, r3, #5
 80054ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054be:	0150      	lsls	r0, r2, #5
 80054c0:	4602      	mov	r2, r0
 80054c2:	460b      	mov	r3, r1
 80054c4:	4641      	mov	r1, r8
 80054c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80054ca:	4649      	mov	r1, r9
 80054cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80054d0:	f04f 0200 	mov.w	r2, #0
 80054d4:	f04f 0300 	mov.w	r3, #0
 80054d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80054dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80054e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80054e4:	ebb2 040a 	subs.w	r4, r2, sl
 80054e8:	eb63 050b 	sbc.w	r5, r3, fp
 80054ec:	f04f 0200 	mov.w	r2, #0
 80054f0:	f04f 0300 	mov.w	r3, #0
 80054f4:	00eb      	lsls	r3, r5, #3
 80054f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054fa:	00e2      	lsls	r2, r4, #3
 80054fc:	4614      	mov	r4, r2
 80054fe:	461d      	mov	r5, r3
 8005500:	4643      	mov	r3, r8
 8005502:	18e3      	adds	r3, r4, r3
 8005504:	603b      	str	r3, [r7, #0]
 8005506:	464b      	mov	r3, r9
 8005508:	eb45 0303 	adc.w	r3, r5, r3
 800550c:	607b      	str	r3, [r7, #4]
 800550e:	f04f 0200 	mov.w	r2, #0
 8005512:	f04f 0300 	mov.w	r3, #0
 8005516:	e9d7 4500 	ldrd	r4, r5, [r7]
 800551a:	4629      	mov	r1, r5
 800551c:	028b      	lsls	r3, r1, #10
 800551e:	4621      	mov	r1, r4
 8005520:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005524:	4621      	mov	r1, r4
 8005526:	028a      	lsls	r2, r1, #10
 8005528:	4610      	mov	r0, r2
 800552a:	4619      	mov	r1, r3
 800552c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005530:	2200      	movs	r2, #0
 8005532:	61bb      	str	r3, [r7, #24]
 8005534:	61fa      	str	r2, [r7, #28]
 8005536:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800553a:	f7fb fba5 	bl	8000c88 <__aeabi_uldivmod>
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	4613      	mov	r3, r2
 8005544:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005548:	4b0d      	ldr	r3, [pc, #52]	; (8005580 <HAL_RCC_GetSysClockFreq+0x348>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	0f1b      	lsrs	r3, r3, #28
 800554e:	f003 0307 	and.w	r3, r3, #7
 8005552:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8005556:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800555a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800555e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005562:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005566:	e003      	b.n	8005570 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005568:	4b06      	ldr	r3, [pc, #24]	; (8005584 <HAL_RCC_GetSysClockFreq+0x34c>)
 800556a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800556e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005570:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8005574:	4618      	mov	r0, r3
 8005576:	3798      	adds	r7, #152	; 0x98
 8005578:	46bd      	mov	sp, r7
 800557a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800557e:	bf00      	nop
 8005580:	40023800 	.word	0x40023800
 8005584:	00f42400 	.word	0x00f42400
 8005588:	017d7840 	.word	0x017d7840

0800558c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e28d      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f000 8083 	beq.w	80056b2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80055ac:	4b94      	ldr	r3, [pc, #592]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 030c 	and.w	r3, r3, #12
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	d019      	beq.n	80055ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80055b8:	4b91      	ldr	r3, [pc, #580]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80055c0:	2b08      	cmp	r3, #8
 80055c2:	d106      	bne.n	80055d2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80055c4:	4b8e      	ldr	r3, [pc, #568]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055d0:	d00c      	beq.n	80055ec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055d2:	4b8b      	ldr	r3, [pc, #556]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80055da:	2b0c      	cmp	r3, #12
 80055dc:	d112      	bne.n	8005604 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055de:	4b88      	ldr	r3, [pc, #544]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055ea:	d10b      	bne.n	8005604 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ec:	4b84      	ldr	r3, [pc, #528]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d05b      	beq.n	80056b0 <HAL_RCC_OscConfig+0x124>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d157      	bne.n	80056b0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e25a      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800560c:	d106      	bne.n	800561c <HAL_RCC_OscConfig+0x90>
 800560e:	4b7c      	ldr	r3, [pc, #496]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a7b      	ldr	r2, [pc, #492]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005614:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005618:	6013      	str	r3, [r2, #0]
 800561a:	e01d      	b.n	8005658 <HAL_RCC_OscConfig+0xcc>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005624:	d10c      	bne.n	8005640 <HAL_RCC_OscConfig+0xb4>
 8005626:	4b76      	ldr	r3, [pc, #472]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a75      	ldr	r2, [pc, #468]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 800562c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	4b73      	ldr	r3, [pc, #460]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a72      	ldr	r2, [pc, #456]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800563c:	6013      	str	r3, [r2, #0]
 800563e:	e00b      	b.n	8005658 <HAL_RCC_OscConfig+0xcc>
 8005640:	4b6f      	ldr	r3, [pc, #444]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a6e      	ldr	r2, [pc, #440]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005646:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800564a:	6013      	str	r3, [r2, #0]
 800564c:	4b6c      	ldr	r3, [pc, #432]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a6b      	ldr	r2, [pc, #428]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005652:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d013      	beq.n	8005688 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005660:	f7fd fe16 	bl	8003290 <HAL_GetTick>
 8005664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005666:	e008      	b.n	800567a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005668:	f7fd fe12 	bl	8003290 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b64      	cmp	r3, #100	; 0x64
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e21f      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800567a:	4b61      	ldr	r3, [pc, #388]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0f0      	beq.n	8005668 <HAL_RCC_OscConfig+0xdc>
 8005686:	e014      	b.n	80056b2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005688:	f7fd fe02 	bl	8003290 <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005690:	f7fd fdfe 	bl	8003290 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b64      	cmp	r3, #100	; 0x64
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e20b      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056a2:	4b57      	ldr	r3, [pc, #348]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1f0      	bne.n	8005690 <HAL_RCC_OscConfig+0x104>
 80056ae:	e000      	b.n	80056b2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0302 	and.w	r3, r3, #2
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d06f      	beq.n	800579e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80056be:	4b50      	ldr	r3, [pc, #320]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 030c 	and.w	r3, r3, #12
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d017      	beq.n	80056fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80056ca:	4b4d      	ldr	r3, [pc, #308]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80056d2:	2b08      	cmp	r3, #8
 80056d4:	d105      	bne.n	80056e2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80056d6:	4b4a      	ldr	r3, [pc, #296]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00b      	beq.n	80056fa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056e2:	4b47      	ldr	r3, [pc, #284]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80056ea:	2b0c      	cmp	r3, #12
 80056ec:	d11c      	bne.n	8005728 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056ee:	4b44      	ldr	r3, [pc, #272]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d116      	bne.n	8005728 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056fa:	4b41      	ldr	r3, [pc, #260]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d005      	beq.n	8005712 <HAL_RCC_OscConfig+0x186>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d001      	beq.n	8005712 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e1d3      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005712:	4b3b      	ldr	r3, [pc, #236]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	00db      	lsls	r3, r3, #3
 8005720:	4937      	ldr	r1, [pc, #220]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005722:	4313      	orrs	r3, r2
 8005724:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005726:	e03a      	b.n	800579e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d020      	beq.n	8005772 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005730:	4b34      	ldr	r3, [pc, #208]	; (8005804 <HAL_RCC_OscConfig+0x278>)
 8005732:	2201      	movs	r2, #1
 8005734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005736:	f7fd fdab 	bl	8003290 <HAL_GetTick>
 800573a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800573e:	f7fd fda7 	bl	8003290 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e1b4      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005750:	4b2b      	ldr	r3, [pc, #172]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b00      	cmp	r3, #0
 800575a:	d0f0      	beq.n	800573e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800575c:	4b28      	ldr	r3, [pc, #160]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	4925      	ldr	r1, [pc, #148]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 800576c:	4313      	orrs	r3, r2
 800576e:	600b      	str	r3, [r1, #0]
 8005770:	e015      	b.n	800579e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005772:	4b24      	ldr	r3, [pc, #144]	; (8005804 <HAL_RCC_OscConfig+0x278>)
 8005774:	2200      	movs	r2, #0
 8005776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005778:	f7fd fd8a 	bl	8003290 <HAL_GetTick>
 800577c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800577e:	e008      	b.n	8005792 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005780:	f7fd fd86 	bl	8003290 <HAL_GetTick>
 8005784:	4602      	mov	r2, r0
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e193      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005792:	4b1b      	ldr	r3, [pc, #108]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1f0      	bne.n	8005780 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0308 	and.w	r3, r3, #8
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d036      	beq.n	8005818 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d016      	beq.n	80057e0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057b2:	4b15      	ldr	r3, [pc, #84]	; (8005808 <HAL_RCC_OscConfig+0x27c>)
 80057b4:	2201      	movs	r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057b8:	f7fd fd6a 	bl	8003290 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057c0:	f7fd fd66 	bl	8003290 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e173      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057d2:	4b0b      	ldr	r3, [pc, #44]	; (8005800 <HAL_RCC_OscConfig+0x274>)
 80057d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d0f0      	beq.n	80057c0 <HAL_RCC_OscConfig+0x234>
 80057de:	e01b      	b.n	8005818 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057e0:	4b09      	ldr	r3, [pc, #36]	; (8005808 <HAL_RCC_OscConfig+0x27c>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e6:	f7fd fd53 	bl	8003290 <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057ec:	e00e      	b.n	800580c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057ee:	f7fd fd4f 	bl	8003290 <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d907      	bls.n	800580c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e15c      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
 8005800:	40023800 	.word	0x40023800
 8005804:	42470000 	.word	0x42470000
 8005808:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800580c:	4b8a      	ldr	r3, [pc, #552]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800580e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1ea      	bne.n	80057ee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0304 	and.w	r3, r3, #4
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 8097 	beq.w	8005954 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005826:	2300      	movs	r3, #0
 8005828:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800582a:	4b83      	ldr	r3, [pc, #524]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800582c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10f      	bne.n	8005856 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005836:	2300      	movs	r3, #0
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	4b7f      	ldr	r3, [pc, #508]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	4a7e      	ldr	r2, [pc, #504]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 8005840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005844:	6413      	str	r3, [r2, #64]	; 0x40
 8005846:	4b7c      	ldr	r3, [pc, #496]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 8005848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800584e:	60bb      	str	r3, [r7, #8]
 8005850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005852:	2301      	movs	r3, #1
 8005854:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005856:	4b79      	ldr	r3, [pc, #484]	; (8005a3c <HAL_RCC_OscConfig+0x4b0>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585e:	2b00      	cmp	r3, #0
 8005860:	d118      	bne.n	8005894 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005862:	4b76      	ldr	r3, [pc, #472]	; (8005a3c <HAL_RCC_OscConfig+0x4b0>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a75      	ldr	r2, [pc, #468]	; (8005a3c <HAL_RCC_OscConfig+0x4b0>)
 8005868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800586c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800586e:	f7fd fd0f 	bl	8003290 <HAL_GetTick>
 8005872:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005874:	e008      	b.n	8005888 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005876:	f7fd fd0b 	bl	8003290 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d901      	bls.n	8005888 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e118      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005888:	4b6c      	ldr	r3, [pc, #432]	; (8005a3c <HAL_RCC_OscConfig+0x4b0>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0f0      	beq.n	8005876 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	2b01      	cmp	r3, #1
 800589a:	d106      	bne.n	80058aa <HAL_RCC_OscConfig+0x31e>
 800589c:	4b66      	ldr	r3, [pc, #408]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800589e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a0:	4a65      	ldr	r2, [pc, #404]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	6713      	str	r3, [r2, #112]	; 0x70
 80058a8:	e01c      	b.n	80058e4 <HAL_RCC_OscConfig+0x358>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	2b05      	cmp	r3, #5
 80058b0:	d10c      	bne.n	80058cc <HAL_RCC_OscConfig+0x340>
 80058b2:	4b61      	ldr	r3, [pc, #388]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b6:	4a60      	ldr	r2, [pc, #384]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058b8:	f043 0304 	orr.w	r3, r3, #4
 80058bc:	6713      	str	r3, [r2, #112]	; 0x70
 80058be:	4b5e      	ldr	r3, [pc, #376]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c2:	4a5d      	ldr	r2, [pc, #372]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058c4:	f043 0301 	orr.w	r3, r3, #1
 80058c8:	6713      	str	r3, [r2, #112]	; 0x70
 80058ca:	e00b      	b.n	80058e4 <HAL_RCC_OscConfig+0x358>
 80058cc:	4b5a      	ldr	r3, [pc, #360]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d0:	4a59      	ldr	r2, [pc, #356]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058d2:	f023 0301 	bic.w	r3, r3, #1
 80058d6:	6713      	str	r3, [r2, #112]	; 0x70
 80058d8:	4b57      	ldr	r3, [pc, #348]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058dc:	4a56      	ldr	r2, [pc, #344]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80058de:	f023 0304 	bic.w	r3, r3, #4
 80058e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d015      	beq.n	8005918 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fd fcd0 	bl	8003290 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058f2:	e00a      	b.n	800590a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058f4:	f7fd fccc 	bl	8003290 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005902:	4293      	cmp	r3, r2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e0d7      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800590a:	4b4b      	ldr	r3, [pc, #300]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800590c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800590e:	f003 0302 	and.w	r3, r3, #2
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0ee      	beq.n	80058f4 <HAL_RCC_OscConfig+0x368>
 8005916:	e014      	b.n	8005942 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005918:	f7fd fcba 	bl	8003290 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800591e:	e00a      	b.n	8005936 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005920:	f7fd fcb6 	bl	8003290 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	f241 3288 	movw	r2, #5000	; 0x1388
 800592e:	4293      	cmp	r3, r2
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e0c1      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005936:	4b40      	ldr	r3, [pc, #256]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 8005938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1ee      	bne.n	8005920 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005942:	7dfb      	ldrb	r3, [r7, #23]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d105      	bne.n	8005954 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005948:	4b3b      	ldr	r3, [pc, #236]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800594a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594c:	4a3a      	ldr	r2, [pc, #232]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 800594e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005952:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 80ad 	beq.w	8005ab8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800595e:	4b36      	ldr	r3, [pc, #216]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f003 030c 	and.w	r3, r3, #12
 8005966:	2b08      	cmp	r3, #8
 8005968:	d060      	beq.n	8005a2c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	2b02      	cmp	r3, #2
 8005970:	d145      	bne.n	80059fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005972:	4b33      	ldr	r3, [pc, #204]	; (8005a40 <HAL_RCC_OscConfig+0x4b4>)
 8005974:	2200      	movs	r2, #0
 8005976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fd fc8a 	bl	8003290 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005980:	f7fd fc86 	bl	8003290 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e093      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005992:	4b29      	ldr	r3, [pc, #164]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69da      	ldr	r2, [r3, #28]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	019b      	lsls	r3, r3, #6
 80059ae:	431a      	orrs	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b4:	085b      	lsrs	r3, r3, #1
 80059b6:	3b01      	subs	r3, #1
 80059b8:	041b      	lsls	r3, r3, #16
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c0:	061b      	lsls	r3, r3, #24
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c8:	071b      	lsls	r3, r3, #28
 80059ca:	491b      	ldr	r1, [pc, #108]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059d0:	4b1b      	ldr	r3, [pc, #108]	; (8005a40 <HAL_RCC_OscConfig+0x4b4>)
 80059d2:	2201      	movs	r2, #1
 80059d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d6:	f7fd fc5b 	bl	8003290 <HAL_GetTick>
 80059da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059de:	f7fd fc57 	bl	8003290 <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e064      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059f0:	4b11      	ldr	r3, [pc, #68]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0f0      	beq.n	80059de <HAL_RCC_OscConfig+0x452>
 80059fc:	e05c      	b.n	8005ab8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059fe:	4b10      	ldr	r3, [pc, #64]	; (8005a40 <HAL_RCC_OscConfig+0x4b4>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a04:	f7fd fc44 	bl	8003290 <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a0c:	f7fd fc40 	bl	8003290 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e04d      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a1e:	4b06      	ldr	r3, [pc, #24]	; (8005a38 <HAL_RCC_OscConfig+0x4ac>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1f0      	bne.n	8005a0c <HAL_RCC_OscConfig+0x480>
 8005a2a:	e045      	b.n	8005ab8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d107      	bne.n	8005a44 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e040      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
 8005a38:	40023800 	.word	0x40023800
 8005a3c:	40007000 	.word	0x40007000
 8005a40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a44:	4b1f      	ldr	r3, [pc, #124]	; (8005ac4 <HAL_RCC_OscConfig+0x538>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d030      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d129      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d122      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005a74:	4013      	ands	r3, r2
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005a7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d119      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	085b      	lsrs	r3, r3, #1
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d10f      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d107      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d001      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e000      	b.n	8005aba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40023800 	.word	0x40023800

08005ac8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e066      	b.n	8005bac <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	7f5b      	ldrb	r3, [r3, #29]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d105      	bne.n	8005af4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7fc f9e2 	bl	8001eb8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	22ca      	movs	r2, #202	; 0xca
 8005b00:	625a      	str	r2, [r3, #36]	; 0x24
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2253      	movs	r2, #83	; 0x53
 8005b08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f927 	bl	8005d5e <RTC_EnterInitMode>
 8005b10:	4603      	mov	r3, r0
 8005b12:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005b14:	7bfb      	ldrb	r3, [r7, #15]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d12c      	bne.n	8005b74 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6812      	ldr	r2, [r2, #0]
 8005b24:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b2c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6899      	ldr	r1, [r3, #8]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685a      	ldr	r2, [r3, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	431a      	orrs	r2, r3
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	431a      	orrs	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	68d2      	ldr	r2, [r2, #12]
 8005b54:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6919      	ldr	r1, [r3, #16]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	041a      	lsls	r2, r3, #16
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 f92e 	bl	8005dcc <RTC_ExitInitMode>
 8005b70:	4603      	mov	r3, r0
 8005b72:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005b74:	7bfb      	ldrb	r3, [r7, #15]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d113      	bne.n	8005ba2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b88:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	699a      	ldr	r2, [r3, #24]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	22ff      	movs	r2, #255	; 0xff
 8005ba8:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b086      	sub	sp, #24
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005be6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005bea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	0c1b      	lsrs	r3, r3, #16
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	0a1b      	lsrs	r3, r3, #8
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c06:	b2da      	uxtb	r2, r3
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c14:	b2da      	uxtb	r2, r3
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	0d9b      	lsrs	r3, r3, #22
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	b2da      	uxtb	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d11a      	bne.n	8005c66 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f000 f8ee 	bl	8005e16 <RTC_Bcd2ToByte>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	785b      	ldrb	r3, [r3, #1]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 f8e5 	bl	8005e16 <RTC_Bcd2ToByte>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	461a      	mov	r2, r3
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	789b      	ldrb	r3, [r3, #2]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f000 f8dc 	bl	8005e16 <RTC_Bcd2ToByte>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	461a      	mov	r2, r3
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3718      	adds	r7, #24
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b086      	sub	sp, #24
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005c8a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005c8e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	0c1b      	lsrs	r3, r3, #16
 8005c94:	b2da      	uxtb	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	0a1b      	lsrs	r3, r3, #8
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	f003 031f 	and.w	r3, r3, #31
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	0b5b      	lsrs	r3, r3, #13
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	f003 0307 	and.w	r3, r3, #7
 8005cc2:	b2da      	uxtb	r2, r3
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d11a      	bne.n	8005d04 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	78db      	ldrb	r3, [r3, #3]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 f89f 	bl	8005e16 <RTC_Bcd2ToByte>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	461a      	mov	r2, r3
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	785b      	ldrb	r3, [r3, #1]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 f896 	bl	8005e16 <RTC_Bcd2ToByte>
 8005cea:	4603      	mov	r3, r0
 8005cec:	461a      	mov	r2, r3
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	789b      	ldrb	r3, [r3, #2]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 f88d 	bl	8005e16 <RTC_Bcd2ToByte>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	461a      	mov	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b084      	sub	sp, #16
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68da      	ldr	r2, [r3, #12]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d28:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d2a:	f7fd fab1 	bl	8003290 <HAL_GetTick>
 8005d2e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d30:	e009      	b.n	8005d46 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d32:	f7fd faad 	bl	8003290 <HAL_GetTick>
 8005d36:	4602      	mov	r2, r0
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d40:	d901      	bls.n	8005d46 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e007      	b.n	8005d56 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f003 0320 	and.w	r3, r3, #32
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d0ee      	beq.n	8005d32 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b084      	sub	sp, #16
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d122      	bne.n	8005dc2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d8a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d8c:	f7fd fa80 	bl	8003290 <HAL_GetTick>
 8005d90:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005d92:	e00c      	b.n	8005dae <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005d94:	f7fd fa7c 	bl	8003290 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005da2:	d904      	bls.n	8005dae <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2204      	movs	r2, #4
 8005da8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d102      	bne.n	8005dc2 <RTC_EnterInitMode+0x64>
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d1e8      	bne.n	8005d94 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3710      	adds	r7, #16
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68da      	ldr	r2, [r3, #12]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005de6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 0320 	and.w	r3, r3, #32
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10a      	bne.n	8005e0c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7ff ff89 	bl	8005d0e <HAL_RTC_WaitForSynchro>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d004      	beq.n	8005e0c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2204      	movs	r2, #4
 8005e06:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005e16:	b480      	push	{r7}
 8005e18:	b085      	sub	sp, #20
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8005e20:	2300      	movs	r3, #0
 8005e22:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005e24:	79fb      	ldrb	r3, [r7, #7]
 8005e26:	091b      	lsrs	r3, r3, #4
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	0092      	lsls	r2, r2, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005e34:	79fb      	ldrb	r3, [r7, #7]
 8005e36:	f003 030f 	and.w	r3, r3, #15
 8005e3a:	b2da      	uxtb	r2, r3
 8005e3c:	7bfb      	ldrb	r3, [r7, #15]
 8005e3e:	4413      	add	r3, r2
 8005e40:	b2db      	uxtb	r3, r3
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3714      	adds	r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr

08005e4e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b082      	sub	sp, #8
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e07b      	b.n	8005f58 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d108      	bne.n	8005e7a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e70:	d009      	beq.n	8005e86 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	61da      	str	r2, [r3, #28]
 8005e78:	e005      	b.n	8005e86 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d106      	bne.n	8005ea6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f7fc f9db 	bl	800225c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ebc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	695b      	ldr	r3, [r3, #20]
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	431a      	orrs	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ef6:	431a      	orrs	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	69db      	ldr	r3, [r3, #28]
 8005efc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f00:	431a      	orrs	r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a1b      	ldr	r3, [r3, #32]
 8005f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f0a:	ea42 0103 	orr.w	r1, r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f12:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	0c1b      	lsrs	r3, r3, #16
 8005f24:	f003 0104 	and.w	r1, r3, #4
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2c:	f003 0210 	and.w	r2, r3, #16
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	430a      	orrs	r2, r1
 8005f36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	69da      	ldr	r2, [r3, #28]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	603b      	str	r3, [r7, #0]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f70:	2300      	movs	r3, #0
 8005f72:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d101      	bne.n	8005f82 <HAL_SPI_Transmit+0x22>
 8005f7e:	2302      	movs	r3, #2
 8005f80:	e126      	b.n	80061d0 <HAL_SPI_Transmit+0x270>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f8a:	f7fd f981 	bl	8003290 <HAL_GetTick>
 8005f8e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005f90:	88fb      	ldrh	r3, [r7, #6]
 8005f92:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d002      	beq.n	8005fa6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fa4:	e10b      	b.n	80061be <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <HAL_SPI_Transmit+0x52>
 8005fac:	88fb      	ldrh	r3, [r7, #6]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d102      	bne.n	8005fb8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fb6:	e102      	b.n	80061be <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2203      	movs	r2, #3
 8005fbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	68ba      	ldr	r2, [r7, #8]
 8005fca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	88fa      	ldrh	r2, [r7, #6]
 8005fd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	88fa      	ldrh	r2, [r7, #6]
 8005fd6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ffe:	d10f      	bne.n	8006020 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800600e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800601e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800602a:	2b40      	cmp	r3, #64	; 0x40
 800602c:	d007      	beq.n	800603e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800603c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006046:	d14b      	bne.n	80060e0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d002      	beq.n	8006056 <HAL_SPI_Transmit+0xf6>
 8006050:	8afb      	ldrh	r3, [r7, #22]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d13e      	bne.n	80060d4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800605a:	881a      	ldrh	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006066:	1c9a      	adds	r2, r3, #2
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006070:	b29b      	uxth	r3, r3
 8006072:	3b01      	subs	r3, #1
 8006074:	b29a      	uxth	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800607a:	e02b      	b.n	80060d4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f003 0302 	and.w	r3, r3, #2
 8006086:	2b02      	cmp	r3, #2
 8006088:	d112      	bne.n	80060b0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800608e:	881a      	ldrh	r2, [r3, #0]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609a:	1c9a      	adds	r2, r3, #2
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	3b01      	subs	r3, #1
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	86da      	strh	r2, [r3, #54]	; 0x36
 80060ae:	e011      	b.n	80060d4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060b0:	f7fd f8ee 	bl	8003290 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d803      	bhi.n	80060c8 <HAL_SPI_Transmit+0x168>
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060c6:	d102      	bne.n	80060ce <HAL_SPI_Transmit+0x16e>
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d102      	bne.n	80060d4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80060d2:	e074      	b.n	80061be <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060d8:	b29b      	uxth	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1ce      	bne.n	800607c <HAL_SPI_Transmit+0x11c>
 80060de:	e04c      	b.n	800617a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d002      	beq.n	80060ee <HAL_SPI_Transmit+0x18e>
 80060e8:	8afb      	ldrh	r3, [r7, #22]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d140      	bne.n	8006170 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	330c      	adds	r3, #12
 80060f8:	7812      	ldrb	r2, [r2, #0]
 80060fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006100:	1c5a      	adds	r2, r3, #1
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006114:	e02c      	b.n	8006170 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	f003 0302 	and.w	r3, r3, #2
 8006120:	2b02      	cmp	r3, #2
 8006122:	d113      	bne.n	800614c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	330c      	adds	r3, #12
 800612e:	7812      	ldrb	r2, [r2, #0]
 8006130:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006136:	1c5a      	adds	r2, r3, #1
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006140:	b29b      	uxth	r3, r3
 8006142:	3b01      	subs	r3, #1
 8006144:	b29a      	uxth	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	86da      	strh	r2, [r3, #54]	; 0x36
 800614a:	e011      	b.n	8006170 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800614c:	f7fd f8a0 	bl	8003290 <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	429a      	cmp	r2, r3
 800615a:	d803      	bhi.n	8006164 <HAL_SPI_Transmit+0x204>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006162:	d102      	bne.n	800616a <HAL_SPI_Transmit+0x20a>
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d102      	bne.n	8006170 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800616e:	e026      	b.n	80061be <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006174:	b29b      	uxth	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1cd      	bne.n	8006116 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	6839      	ldr	r1, [r7, #0]
 800617e:	68f8      	ldr	r0, [r7, #12]
 8006180:	f000 fa54 	bl	800662c <SPI_EndRxTxTransaction>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d002      	beq.n	8006190 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2220      	movs	r2, #32
 800618e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006198:	2300      	movs	r3, #0
 800619a:	613b      	str	r3, [r7, #16]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	613b      	str	r3, [r7, #16]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	613b      	str	r3, [r7, #16]
 80061ac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d002      	beq.n	80061bc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	77fb      	strb	r3, [r7, #31]
 80061ba:	e000      	b.n	80061be <HAL_SPI_Transmit+0x25e>
  }

error:
 80061bc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80061ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3720      	adds	r7, #32
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b08c      	sub	sp, #48	; 0x30
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
 80061e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80061e6:	2301      	movs	r3, #1
 80061e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80061ea:	2300      	movs	r3, #0
 80061ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d101      	bne.n	80061fe <HAL_SPI_TransmitReceive+0x26>
 80061fa:	2302      	movs	r3, #2
 80061fc:	e18a      	b.n	8006514 <HAL_SPI_TransmitReceive+0x33c>
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006206:	f7fd f843 	bl	8003290 <HAL_GetTick>
 800620a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800621c:	887b      	ldrh	r3, [r7, #2]
 800621e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006220:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006224:	2b01      	cmp	r3, #1
 8006226:	d00f      	beq.n	8006248 <HAL_SPI_TransmitReceive+0x70>
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800622e:	d107      	bne.n	8006240 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d103      	bne.n	8006240 <HAL_SPI_TransmitReceive+0x68>
 8006238:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800623c:	2b04      	cmp	r3, #4
 800623e:	d003      	beq.n	8006248 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006240:	2302      	movs	r3, #2
 8006242:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006246:	e15b      	b.n	8006500 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d005      	beq.n	800625a <HAL_SPI_TransmitReceive+0x82>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d002      	beq.n	800625a <HAL_SPI_TransmitReceive+0x82>
 8006254:	887b      	ldrh	r3, [r7, #2]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d103      	bne.n	8006262 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006260:	e14e      	b.n	8006500 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b04      	cmp	r3, #4
 800626c:	d003      	beq.n	8006276 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2205      	movs	r2, #5
 8006272:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	887a      	ldrh	r2, [r7, #2]
 8006286:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	887a      	ldrh	r2, [r7, #2]
 800628c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	887a      	ldrh	r2, [r7, #2]
 8006298:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	887a      	ldrh	r2, [r7, #2]
 800629e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b6:	2b40      	cmp	r3, #64	; 0x40
 80062b8:	d007      	beq.n	80062ca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062d2:	d178      	bne.n	80063c6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d002      	beq.n	80062e2 <HAL_SPI_TransmitReceive+0x10a>
 80062dc:	8b7b      	ldrh	r3, [r7, #26]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d166      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e6:	881a      	ldrh	r2, [r3, #0]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f2:	1c9a      	adds	r2, r3, #2
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	3b01      	subs	r3, #1
 8006300:	b29a      	uxth	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006306:	e053      	b.n	80063b0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b02      	cmp	r3, #2
 8006314:	d11b      	bne.n	800634e <HAL_SPI_TransmitReceive+0x176>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800631a:	b29b      	uxth	r3, r3
 800631c:	2b00      	cmp	r3, #0
 800631e:	d016      	beq.n	800634e <HAL_SPI_TransmitReceive+0x176>
 8006320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006322:	2b01      	cmp	r3, #1
 8006324:	d113      	bne.n	800634e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800632a:	881a      	ldrh	r2, [r3, #0]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006336:	1c9a      	adds	r2, r3, #2
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006340:	b29b      	uxth	r3, r3
 8006342:	3b01      	subs	r3, #1
 8006344:	b29a      	uxth	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f003 0301 	and.w	r3, r3, #1
 8006358:	2b01      	cmp	r3, #1
 800635a:	d119      	bne.n	8006390 <HAL_SPI_TransmitReceive+0x1b8>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006360:	b29b      	uxth	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d014      	beq.n	8006390 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68da      	ldr	r2, [r3, #12]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006370:	b292      	uxth	r2, r2
 8006372:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006378:	1c9a      	adds	r2, r3, #2
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006382:	b29b      	uxth	r3, r3
 8006384:	3b01      	subs	r3, #1
 8006386:	b29a      	uxth	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800638c:	2301      	movs	r3, #1
 800638e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006390:	f7fc ff7e 	bl	8003290 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800639c:	429a      	cmp	r2, r3
 800639e:	d807      	bhi.n	80063b0 <HAL_SPI_TransmitReceive+0x1d8>
 80063a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063a6:	d003      	beq.n	80063b0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80063ae:	e0a7      	b.n	8006500 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1a6      	bne.n	8006308 <HAL_SPI_TransmitReceive+0x130>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063be:	b29b      	uxth	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1a1      	bne.n	8006308 <HAL_SPI_TransmitReceive+0x130>
 80063c4:	e07c      	b.n	80064c0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d002      	beq.n	80063d4 <HAL_SPI_TransmitReceive+0x1fc>
 80063ce:	8b7b      	ldrh	r3, [r7, #26]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d16b      	bne.n	80064ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	330c      	adds	r3, #12
 80063de:	7812      	ldrb	r2, [r2, #0]
 80063e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	3b01      	subs	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063fa:	e057      	b.n	80064ac <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b02      	cmp	r3, #2
 8006408:	d11c      	bne.n	8006444 <HAL_SPI_TransmitReceive+0x26c>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800640e:	b29b      	uxth	r3, r3
 8006410:	2b00      	cmp	r3, #0
 8006412:	d017      	beq.n	8006444 <HAL_SPI_TransmitReceive+0x26c>
 8006414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006416:	2b01      	cmp	r3, #1
 8006418:	d114      	bne.n	8006444 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	330c      	adds	r3, #12
 8006424:	7812      	ldrb	r2, [r2, #0]
 8006426:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006436:	b29b      	uxth	r3, r3
 8006438:	3b01      	subs	r3, #1
 800643a:	b29a      	uxth	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b01      	cmp	r3, #1
 8006450:	d119      	bne.n	8006486 <HAL_SPI_TransmitReceive+0x2ae>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006456:	b29b      	uxth	r3, r3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d014      	beq.n	8006486 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006466:	b2d2      	uxtb	r2, r2
 8006468:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646e:	1c5a      	adds	r2, r3, #1
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006478:	b29b      	uxth	r3, r3
 800647a:	3b01      	subs	r3, #1
 800647c:	b29a      	uxth	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006482:	2301      	movs	r3, #1
 8006484:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006486:	f7fc ff03 	bl	8003290 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	1ad3      	subs	r3, r2, r3
 8006490:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006492:	429a      	cmp	r2, r3
 8006494:	d803      	bhi.n	800649e <HAL_SPI_TransmitReceive+0x2c6>
 8006496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006498:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800649c:	d102      	bne.n	80064a4 <HAL_SPI_TransmitReceive+0x2cc>
 800649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d103      	bne.n	80064ac <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80064aa:	e029      	b.n	8006500 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1a2      	bne.n	80063fc <HAL_SPI_TransmitReceive+0x224>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d19d      	bne.n	80063fc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f000 f8b1 	bl	800662c <SPI_EndRxTxTransaction>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d006      	beq.n	80064de <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2220      	movs	r2, #32
 80064da:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80064dc:	e010      	b.n	8006500 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10b      	bne.n	80064fe <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064e6:	2300      	movs	r3, #0
 80064e8:	617b      	str	r3, [r7, #20]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	617b      	str	r3, [r7, #20]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	617b      	str	r3, [r7, #20]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	e000      	b.n	8006500 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80064fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006510:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006514:	4618      	mov	r0, r3
 8006516:	3730      	adds	r7, #48	; 0x30
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b088      	sub	sp, #32
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	603b      	str	r3, [r7, #0]
 8006528:	4613      	mov	r3, r2
 800652a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800652c:	f7fc feb0 	bl	8003290 <HAL_GetTick>
 8006530:	4602      	mov	r2, r0
 8006532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006534:	1a9b      	subs	r3, r3, r2
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	4413      	add	r3, r2
 800653a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800653c:	f7fc fea8 	bl	8003290 <HAL_GetTick>
 8006540:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006542:	4b39      	ldr	r3, [pc, #228]	; (8006628 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	015b      	lsls	r3, r3, #5
 8006548:	0d1b      	lsrs	r3, r3, #20
 800654a:	69fa      	ldr	r2, [r7, #28]
 800654c:	fb02 f303 	mul.w	r3, r2, r3
 8006550:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006552:	e054      	b.n	80065fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800655a:	d050      	beq.n	80065fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800655c:	f7fc fe98 	bl	8003290 <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	69fa      	ldr	r2, [r7, #28]
 8006568:	429a      	cmp	r2, r3
 800656a:	d902      	bls.n	8006572 <SPI_WaitFlagStateUntilTimeout+0x56>
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d13d      	bne.n	80065ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685a      	ldr	r2, [r3, #4]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006580:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800658a:	d111      	bne.n	80065b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006594:	d004      	beq.n	80065a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800659e:	d107      	bne.n	80065b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065b8:	d10f      	bne.n	80065da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065c8:	601a      	str	r2, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e017      	b.n	800661e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d101      	bne.n	80065f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80065f4:	2300      	movs	r3, #0
 80065f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	3b01      	subs	r3, #1
 80065fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	689a      	ldr	r2, [r3, #8]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	4013      	ands	r3, r2
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	429a      	cmp	r2, r3
 800660c:	bf0c      	ite	eq
 800660e:	2301      	moveq	r3, #1
 8006610:	2300      	movne	r3, #0
 8006612:	b2db      	uxtb	r3, r3
 8006614:	461a      	mov	r2, r3
 8006616:	79fb      	ldrb	r3, [r7, #7]
 8006618:	429a      	cmp	r2, r3
 800661a:	d19b      	bne.n	8006554 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3720      	adds	r7, #32
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	20000004 	.word	0x20000004

0800662c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b088      	sub	sp, #32
 8006630:	af02      	add	r7, sp, #8
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006638:	4b1b      	ldr	r3, [pc, #108]	; (80066a8 <SPI_EndRxTxTransaction+0x7c>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a1b      	ldr	r2, [pc, #108]	; (80066ac <SPI_EndRxTxTransaction+0x80>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	0d5b      	lsrs	r3, r3, #21
 8006644:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006648:	fb02 f303 	mul.w	r3, r2, r3
 800664c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006656:	d112      	bne.n	800667e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	9300      	str	r3, [sp, #0]
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	2200      	movs	r2, #0
 8006660:	2180      	movs	r1, #128	; 0x80
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f7ff ff5a 	bl	800651c <SPI_WaitFlagStateUntilTimeout>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d016      	beq.n	800669c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006672:	f043 0220 	orr.w	r2, r3, #32
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e00f      	b.n	800669e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00a      	beq.n	800669a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	3b01      	subs	r3, #1
 8006688:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006694:	2b80      	cmp	r3, #128	; 0x80
 8006696:	d0f2      	beq.n	800667e <SPI_EndRxTxTransaction+0x52>
 8006698:	e000      	b.n	800669c <SPI_EndRxTxTransaction+0x70>
        break;
 800669a:	bf00      	nop
  }

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3718      	adds	r7, #24
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	20000004 	.word	0x20000004
 80066ac:	165e9f81 	.word	0x165e9f81

080066b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b082      	sub	sp, #8
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d101      	bne.n	80066c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e041      	b.n	8006746 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d106      	bne.n	80066dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7fc fbfa 	bl	8002ed0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	3304      	adds	r3, #4
 80066ec:	4619      	mov	r1, r3
 80066ee:	4610      	mov	r0, r2
 80066f0:	f000 fc5e 	bl	8006fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3708      	adds	r7, #8
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
	...

08006750 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b01      	cmp	r3, #1
 8006762:	d001      	beq.n	8006768 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e04e      	b.n	8006806 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f042 0201 	orr.w	r2, r2, #1
 800677e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a23      	ldr	r2, [pc, #140]	; (8006814 <HAL_TIM_Base_Start_IT+0xc4>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d022      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006792:	d01d      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a1f      	ldr	r2, [pc, #124]	; (8006818 <HAL_TIM_Base_Start_IT+0xc8>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d018      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a1e      	ldr	r2, [pc, #120]	; (800681c <HAL_TIM_Base_Start_IT+0xcc>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d013      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a1c      	ldr	r2, [pc, #112]	; (8006820 <HAL_TIM_Base_Start_IT+0xd0>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d00e      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a1b      	ldr	r2, [pc, #108]	; (8006824 <HAL_TIM_Base_Start_IT+0xd4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d009      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a19      	ldr	r2, [pc, #100]	; (8006828 <HAL_TIM_Base_Start_IT+0xd8>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d004      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x80>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a18      	ldr	r2, [pc, #96]	; (800682c <HAL_TIM_Base_Start_IT+0xdc>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d111      	bne.n	80067f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2b06      	cmp	r3, #6
 80067e0:	d010      	beq.n	8006804 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f042 0201 	orr.w	r2, r2, #1
 80067f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067f2:	e007      	b.n	8006804 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0201 	orr.w	r2, r2, #1
 8006802:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3714      	adds	r7, #20
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr
 8006812:	bf00      	nop
 8006814:	40010000 	.word	0x40010000
 8006818:	40000400 	.word	0x40000400
 800681c:	40000800 	.word	0x40000800
 8006820:	40000c00 	.word	0x40000c00
 8006824:	40010400 	.word	0x40010400
 8006828:	40014000 	.word	0x40014000
 800682c:	40001800 	.word	0x40001800

08006830 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d101      	bne.n	8006842 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e041      	b.n	80068c6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006848:	b2db      	uxtb	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d106      	bne.n	800685c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fc fa70 	bl	8002d3c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	3304      	adds	r3, #4
 800686c:	4619      	mov	r1, r3
 800686e:	4610      	mov	r0, r2
 8006870:	f000 fb9e 	bl	8006fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3708      	adds	r7, #8
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d104      	bne.n	80068ee <HAL_TIM_IC_Start_IT+0x1e>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	e013      	b.n	8006916 <HAL_TIM_IC_Start_IT+0x46>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b04      	cmp	r3, #4
 80068f2:	d104      	bne.n	80068fe <HAL_TIM_IC_Start_IT+0x2e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	e00b      	b.n	8006916 <HAL_TIM_IC_Start_IT+0x46>
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	2b08      	cmp	r3, #8
 8006902:	d104      	bne.n	800690e <HAL_TIM_IC_Start_IT+0x3e>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800690a:	b2db      	uxtb	r3, r3
 800690c:	e003      	b.n	8006916 <HAL_TIM_IC_Start_IT+0x46>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006914:	b2db      	uxtb	r3, r3
 8006916:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d104      	bne.n	8006928 <HAL_TIM_IC_Start_IT+0x58>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006924:	b2db      	uxtb	r3, r3
 8006926:	e013      	b.n	8006950 <HAL_TIM_IC_Start_IT+0x80>
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	2b04      	cmp	r3, #4
 800692c:	d104      	bne.n	8006938 <HAL_TIM_IC_Start_IT+0x68>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006934:	b2db      	uxtb	r3, r3
 8006936:	e00b      	b.n	8006950 <HAL_TIM_IC_Start_IT+0x80>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	2b08      	cmp	r3, #8
 800693c:	d104      	bne.n	8006948 <HAL_TIM_IC_Start_IT+0x78>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006944:	b2db      	uxtb	r3, r3
 8006946:	e003      	b.n	8006950 <HAL_TIM_IC_Start_IT+0x80>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800694e:	b2db      	uxtb	r3, r3
 8006950:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006952:	7bbb      	ldrb	r3, [r7, #14]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d102      	bne.n	800695e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006958:	7b7b      	ldrb	r3, [r7, #13]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d001      	beq.n	8006962 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e0cc      	b.n	8006afc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d104      	bne.n	8006972 <HAL_TIM_IC_Start_IT+0xa2>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006970:	e013      	b.n	800699a <HAL_TIM_IC_Start_IT+0xca>
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	2b04      	cmp	r3, #4
 8006976:	d104      	bne.n	8006982 <HAL_TIM_IC_Start_IT+0xb2>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2202      	movs	r2, #2
 800697c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006980:	e00b      	b.n	800699a <HAL_TIM_IC_Start_IT+0xca>
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	2b08      	cmp	r3, #8
 8006986:	d104      	bne.n	8006992 <HAL_TIM_IC_Start_IT+0xc2>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006990:	e003      	b.n	800699a <HAL_TIM_IC_Start_IT+0xca>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2202      	movs	r2, #2
 8006996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d104      	bne.n	80069aa <HAL_TIM_IC_Start_IT+0xda>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2202      	movs	r2, #2
 80069a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069a8:	e013      	b.n	80069d2 <HAL_TIM_IC_Start_IT+0x102>
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	2b04      	cmp	r3, #4
 80069ae:	d104      	bne.n	80069ba <HAL_TIM_IC_Start_IT+0xea>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069b8:	e00b      	b.n	80069d2 <HAL_TIM_IC_Start_IT+0x102>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d104      	bne.n	80069ca <HAL_TIM_IC_Start_IT+0xfa>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2202      	movs	r2, #2
 80069c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069c8:	e003      	b.n	80069d2 <HAL_TIM_IC_Start_IT+0x102>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2202      	movs	r2, #2
 80069ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	2b0c      	cmp	r3, #12
 80069d6:	d841      	bhi.n	8006a5c <HAL_TIM_IC_Start_IT+0x18c>
 80069d8:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <HAL_TIM_IC_Start_IT+0x110>)
 80069da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069de:	bf00      	nop
 80069e0:	08006a15 	.word	0x08006a15
 80069e4:	08006a5d 	.word	0x08006a5d
 80069e8:	08006a5d 	.word	0x08006a5d
 80069ec:	08006a5d 	.word	0x08006a5d
 80069f0:	08006a27 	.word	0x08006a27
 80069f4:	08006a5d 	.word	0x08006a5d
 80069f8:	08006a5d 	.word	0x08006a5d
 80069fc:	08006a5d 	.word	0x08006a5d
 8006a00:	08006a39 	.word	0x08006a39
 8006a04:	08006a5d 	.word	0x08006a5d
 8006a08:	08006a5d 	.word	0x08006a5d
 8006a0c:	08006a5d 	.word	0x08006a5d
 8006a10:	08006a4b 	.word	0x08006a4b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0202 	orr.w	r2, r2, #2
 8006a22:	60da      	str	r2, [r3, #12]
      break;
 8006a24:	e01d      	b.n	8006a62 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68da      	ldr	r2, [r3, #12]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0204 	orr.w	r2, r2, #4
 8006a34:	60da      	str	r2, [r3, #12]
      break;
 8006a36:	e014      	b.n	8006a62 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f042 0208 	orr.w	r2, r2, #8
 8006a46:	60da      	str	r2, [r3, #12]
      break;
 8006a48:	e00b      	b.n	8006a62 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68da      	ldr	r2, [r3, #12]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f042 0210 	orr.w	r2, r2, #16
 8006a58:	60da      	str	r2, [r3, #12]
      break;
 8006a5a:	e002      	b.n	8006a62 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8006a60:	bf00      	nop
  }

  if (status == HAL_OK)
 8006a62:	7bfb      	ldrb	r3, [r7, #15]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d148      	bne.n	8006afa <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	4618      	mov	r0, r3
 8006a72:	f000 fd78 	bl	8007566 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a22      	ldr	r2, [pc, #136]	; (8006b04 <HAL_TIM_IC_Start_IT+0x234>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d022      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a88:	d01d      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a1e      	ldr	r2, [pc, #120]	; (8006b08 <HAL_TIM_IC_Start_IT+0x238>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d018      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a1c      	ldr	r2, [pc, #112]	; (8006b0c <HAL_TIM_IC_Start_IT+0x23c>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d013      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a1b      	ldr	r2, [pc, #108]	; (8006b10 <HAL_TIM_IC_Start_IT+0x240>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d00e      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a19      	ldr	r2, [pc, #100]	; (8006b14 <HAL_TIM_IC_Start_IT+0x244>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d009      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a18      	ldr	r2, [pc, #96]	; (8006b18 <HAL_TIM_IC_Start_IT+0x248>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d004      	beq.n	8006ac6 <HAL_TIM_IC_Start_IT+0x1f6>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a16      	ldr	r2, [pc, #88]	; (8006b1c <HAL_TIM_IC_Start_IT+0x24c>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d111      	bne.n	8006aea <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f003 0307 	and.w	r3, r3, #7
 8006ad0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b06      	cmp	r3, #6
 8006ad6:	d010      	beq.n	8006afa <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f042 0201 	orr.w	r2, r2, #1
 8006ae6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ae8:	e007      	b.n	8006afa <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f042 0201 	orr.w	r2, r2, #1
 8006af8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006afc:	4618      	mov	r0, r3
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	40010000 	.word	0x40010000
 8006b08:	40000400 	.word	0x40000400
 8006b0c:	40000800 	.word	0x40000800
 8006b10:	40000c00 	.word	0x40000c00
 8006b14:	40010400 	.word	0x40010400
 8006b18:	40014000 	.word	0x40014000
 8006b1c:	40001800 	.word	0x40001800

08006b20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d122      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	f003 0302 	and.w	r3, r3, #2
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d11b      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f06f 0202 	mvn.w	r2, #2
 8006b4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	f003 0303 	and.w	r3, r3, #3
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f7fc fa04 	bl	8002f70 <HAL_TIM_IC_CaptureCallback>
 8006b68:	e005      	b.n	8006b76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fa02 	bl	8006f74 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fa09 	bl	8006f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	691b      	ldr	r3, [r3, #16]
 8006b82:	f003 0304 	and.w	r3, r3, #4
 8006b86:	2b04      	cmp	r3, #4
 8006b88:	d122      	bne.n	8006bd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	f003 0304 	and.w	r3, r3, #4
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	d11b      	bne.n	8006bd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f06f 0204 	mvn.w	r2, #4
 8006ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2202      	movs	r2, #2
 8006ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7fc f9da 	bl	8002f70 <HAL_TIM_IC_CaptureCallback>
 8006bbc:	e005      	b.n	8006bca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f9d8 	bl	8006f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 f9df 	bl	8006f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	f003 0308 	and.w	r3, r3, #8
 8006bda:	2b08      	cmp	r3, #8
 8006bdc:	d122      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f003 0308 	and.w	r3, r3, #8
 8006be8:	2b08      	cmp	r3, #8
 8006bea:	d11b      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f06f 0208 	mvn.w	r2, #8
 8006bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2204      	movs	r2, #4
 8006bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	f003 0303 	and.w	r3, r3, #3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f7fc f9b0 	bl	8002f70 <HAL_TIM_IC_CaptureCallback>
 8006c10:	e005      	b.n	8006c1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 f9ae 	bl	8006f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f9b5 	bl	8006f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f003 0310 	and.w	r3, r3, #16
 8006c2e:	2b10      	cmp	r3, #16
 8006c30:	d122      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f003 0310 	and.w	r3, r3, #16
 8006c3c:	2b10      	cmp	r3, #16
 8006c3e:	d11b      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f06f 0210 	mvn.w	r2, #16
 8006c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2208      	movs	r2, #8
 8006c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	69db      	ldr	r3, [r3, #28]
 8006c56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d003      	beq.n	8006c66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fc f986 	bl	8002f70 <HAL_TIM_IC_CaptureCallback>
 8006c64:	e005      	b.n	8006c72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f984 	bl	8006f74 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f000 f98b 	bl	8006f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	f003 0301 	and.w	r3, r3, #1
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d10e      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d107      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f06f 0201 	mvn.w	r2, #1
 8006c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7fb f8cc 	bl	8001e3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cae:	2b80      	cmp	r3, #128	; 0x80
 8006cb0:	d10e      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cbc:	2b80      	cmp	r3, #128	; 0x80
 8006cbe:	d107      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fcf6 	bl	80076bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cda:	2b40      	cmp	r3, #64	; 0x40
 8006cdc:	d10e      	bne.n	8006cfc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ce8:	2b40      	cmp	r3, #64	; 0x40
 8006cea:	d107      	bne.n	8006cfc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f950 	bl	8006f9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	f003 0320 	and.w	r3, r3, #32
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	d10e      	bne.n	8006d28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f003 0320 	and.w	r3, r3, #32
 8006d14:	2b20      	cmp	r3, #32
 8006d16:	d107      	bne.n	8006d28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f06f 0220 	mvn.w	r2, #32
 8006d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fcc0 	bl	80076a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d28:	bf00      	nop
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d101      	bne.n	8006d4e <HAL_TIM_IC_ConfigChannel+0x1e>
 8006d4a:	2302      	movs	r3, #2
 8006d4c:	e088      	b.n	8006e60 <HAL_TIM_IC_ConfigChannel+0x130>
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d11b      	bne.n	8006d94 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6818      	ldr	r0, [r3, #0]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	6819      	ldr	r1, [r3, #0]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f000 fa52 	bl	8007214 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	699a      	ldr	r2, [r3, #24]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f022 020c 	bic.w	r2, r2, #12
 8006d7e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	6999      	ldr	r1, [r3, #24]
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	689a      	ldr	r2, [r3, #8]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	430a      	orrs	r2, r1
 8006d90:	619a      	str	r2, [r3, #24]
 8006d92:	e060      	b.n	8006e56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2b04      	cmp	r3, #4
 8006d98:	d11c      	bne.n	8006dd4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6818      	ldr	r0, [r3, #0]
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	6819      	ldr	r1, [r3, #0]
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f000 fad6 	bl	800735a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	699a      	ldr	r2, [r3, #24]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006dbc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6999      	ldr	r1, [r3, #24]
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	021a      	lsls	r2, r3, #8
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	619a      	str	r2, [r3, #24]
 8006dd2:	e040      	b.n	8006e56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b08      	cmp	r3, #8
 8006dd8:	d11b      	bne.n	8006e12 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6818      	ldr	r0, [r3, #0]
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	6819      	ldr	r1, [r3, #0]
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	f000 fb23 	bl	8007434 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69da      	ldr	r2, [r3, #28]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f022 020c 	bic.w	r2, r2, #12
 8006dfc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	69d9      	ldr	r1, [r3, #28]
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	61da      	str	r2, [r3, #28]
 8006e10:	e021      	b.n	8006e56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2b0c      	cmp	r3, #12
 8006e16:	d11c      	bne.n	8006e52 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6818      	ldr	r0, [r3, #0]
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	6819      	ldr	r1, [r3, #0]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	685a      	ldr	r2, [r3, #4]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	f000 fb40 	bl	80074ac <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	69da      	ldr	r2, [r3, #28]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006e3a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	69d9      	ldr	r1, [r3, #28]
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	021a      	lsls	r2, r3, #8
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	61da      	str	r2, [r3, #28]
 8006e50:	e001      	b.n	8006e56 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3718      	adds	r7, #24
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d101      	bne.n	8006e80 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006e7c:	2302      	movs	r3, #2
 8006e7e:	e031      	b.n	8006ee4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006e90:	6839      	ldr	r1, [r7, #0]
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f92c 	bl	80070f0 <TIM_SlaveTimer_SetConfig>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d009      	beq.n	8006eb2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e018      	b.n	8006ee4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68da      	ldr	r2, [r3, #12]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ec0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68da      	ldr	r2, [r3, #12]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ed0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3708      	adds	r7, #8
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b085      	sub	sp, #20
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b0c      	cmp	r3, #12
 8006efe:	d831      	bhi.n	8006f64 <HAL_TIM_ReadCapturedValue+0x78>
 8006f00:	a201      	add	r2, pc, #4	; (adr r2, 8006f08 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f06:	bf00      	nop
 8006f08:	08006f3d 	.word	0x08006f3d
 8006f0c:	08006f65 	.word	0x08006f65
 8006f10:	08006f65 	.word	0x08006f65
 8006f14:	08006f65 	.word	0x08006f65
 8006f18:	08006f47 	.word	0x08006f47
 8006f1c:	08006f65 	.word	0x08006f65
 8006f20:	08006f65 	.word	0x08006f65
 8006f24:	08006f65 	.word	0x08006f65
 8006f28:	08006f51 	.word	0x08006f51
 8006f2c:	08006f65 	.word	0x08006f65
 8006f30:	08006f65 	.word	0x08006f65
 8006f34:	08006f65 	.word	0x08006f65
 8006f38:	08006f5b 	.word	0x08006f5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f42:	60fb      	str	r3, [r7, #12]

      break;
 8006f44:	e00f      	b.n	8006f66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4c:	60fb      	str	r3, [r7, #12]

      break;
 8006f4e:	e00a      	b.n	8006f66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f56:	60fb      	str	r3, [r7, #12]

      break;
 8006f58:	e005      	b.n	8006f66 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f60:	60fb      	str	r3, [r7, #12]

      break;
 8006f62:	e000      	b.n	8006f66 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006f64:	bf00      	nop
  }

  return tmpreg;
 8006f66:	68fb      	ldr	r3, [r7, #12]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b085      	sub	sp, #20
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a40      	ldr	r2, [pc, #256]	; (80070c4 <TIM_Base_SetConfig+0x114>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d013      	beq.n	8006ff0 <TIM_Base_SetConfig+0x40>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fce:	d00f      	beq.n	8006ff0 <TIM_Base_SetConfig+0x40>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a3d      	ldr	r2, [pc, #244]	; (80070c8 <TIM_Base_SetConfig+0x118>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d00b      	beq.n	8006ff0 <TIM_Base_SetConfig+0x40>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a3c      	ldr	r2, [pc, #240]	; (80070cc <TIM_Base_SetConfig+0x11c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d007      	beq.n	8006ff0 <TIM_Base_SetConfig+0x40>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a3b      	ldr	r2, [pc, #236]	; (80070d0 <TIM_Base_SetConfig+0x120>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d003      	beq.n	8006ff0 <TIM_Base_SetConfig+0x40>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a3a      	ldr	r2, [pc, #232]	; (80070d4 <TIM_Base_SetConfig+0x124>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d108      	bne.n	8007002 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a2f      	ldr	r2, [pc, #188]	; (80070c4 <TIM_Base_SetConfig+0x114>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d02b      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007010:	d027      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a2c      	ldr	r2, [pc, #176]	; (80070c8 <TIM_Base_SetConfig+0x118>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d023      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a2b      	ldr	r2, [pc, #172]	; (80070cc <TIM_Base_SetConfig+0x11c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d01f      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a2a      	ldr	r2, [pc, #168]	; (80070d0 <TIM_Base_SetConfig+0x120>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d01b      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a29      	ldr	r2, [pc, #164]	; (80070d4 <TIM_Base_SetConfig+0x124>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d017      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a28      	ldr	r2, [pc, #160]	; (80070d8 <TIM_Base_SetConfig+0x128>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d013      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a27      	ldr	r2, [pc, #156]	; (80070dc <TIM_Base_SetConfig+0x12c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d00f      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a26      	ldr	r2, [pc, #152]	; (80070e0 <TIM_Base_SetConfig+0x130>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00b      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a25      	ldr	r2, [pc, #148]	; (80070e4 <TIM_Base_SetConfig+0x134>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d007      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a24      	ldr	r2, [pc, #144]	; (80070e8 <TIM_Base_SetConfig+0x138>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d003      	beq.n	8007062 <TIM_Base_SetConfig+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a23      	ldr	r2, [pc, #140]	; (80070ec <TIM_Base_SetConfig+0x13c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d108      	bne.n	8007074 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	4313      	orrs	r3, r2
 8007072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	4313      	orrs	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	68fa      	ldr	r2, [r7, #12]
 8007086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	689a      	ldr	r2, [r3, #8]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a0a      	ldr	r2, [pc, #40]	; (80070c4 <TIM_Base_SetConfig+0x114>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d003      	beq.n	80070a8 <TIM_Base_SetConfig+0xf8>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a0c      	ldr	r2, [pc, #48]	; (80070d4 <TIM_Base_SetConfig+0x124>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d103      	bne.n	80070b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	615a      	str	r2, [r3, #20]
}
 80070b6:	bf00      	nop
 80070b8:	3714      	adds	r7, #20
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	40010000 	.word	0x40010000
 80070c8:	40000400 	.word	0x40000400
 80070cc:	40000800 	.word	0x40000800
 80070d0:	40000c00 	.word	0x40000c00
 80070d4:	40010400 	.word	0x40010400
 80070d8:	40014000 	.word	0x40014000
 80070dc:	40014400 	.word	0x40014400
 80070e0:	40014800 	.word	0x40014800
 80070e4:	40001800 	.word	0x40001800
 80070e8:	40001c00 	.word	0x40001c00
 80070ec:	40002000 	.word	0x40002000

080070f0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800710c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	693a      	ldr	r2, [r7, #16]
 8007114:	4313      	orrs	r3, r2
 8007116:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	f023 0307 	bic.w	r3, r3, #7
 800711e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	693a      	ldr	r2, [r7, #16]
 8007126:	4313      	orrs	r3, r2
 8007128:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	693a      	ldr	r2, [r7, #16]
 8007130:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	2b70      	cmp	r3, #112	; 0x70
 8007138:	d01a      	beq.n	8007170 <TIM_SlaveTimer_SetConfig+0x80>
 800713a:	2b70      	cmp	r3, #112	; 0x70
 800713c:	d860      	bhi.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
 800713e:	2b60      	cmp	r3, #96	; 0x60
 8007140:	d054      	beq.n	80071ec <TIM_SlaveTimer_SetConfig+0xfc>
 8007142:	2b60      	cmp	r3, #96	; 0x60
 8007144:	d85c      	bhi.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
 8007146:	2b50      	cmp	r3, #80	; 0x50
 8007148:	d046      	beq.n	80071d8 <TIM_SlaveTimer_SetConfig+0xe8>
 800714a:	2b50      	cmp	r3, #80	; 0x50
 800714c:	d858      	bhi.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
 800714e:	2b40      	cmp	r3, #64	; 0x40
 8007150:	d019      	beq.n	8007186 <TIM_SlaveTimer_SetConfig+0x96>
 8007152:	2b40      	cmp	r3, #64	; 0x40
 8007154:	d854      	bhi.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
 8007156:	2b30      	cmp	r3, #48	; 0x30
 8007158:	d055      	beq.n	8007206 <TIM_SlaveTimer_SetConfig+0x116>
 800715a:	2b30      	cmp	r3, #48	; 0x30
 800715c:	d850      	bhi.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
 800715e:	2b20      	cmp	r3, #32
 8007160:	d051      	beq.n	8007206 <TIM_SlaveTimer_SetConfig+0x116>
 8007162:	2b20      	cmp	r3, #32
 8007164:	d84c      	bhi.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
 8007166:	2b00      	cmp	r3, #0
 8007168:	d04d      	beq.n	8007206 <TIM_SlaveTimer_SetConfig+0x116>
 800716a:	2b10      	cmp	r3, #16
 800716c:	d04b      	beq.n	8007206 <TIM_SlaveTimer_SetConfig+0x116>
 800716e:	e047      	b.n	8007200 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68d9      	ldr	r1, [r3, #12]
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	689a      	ldr	r2, [r3, #8]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	691b      	ldr	r3, [r3, #16]
 8007180:	f000 f9d1 	bl	8007526 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007184:	e040      	b.n	8007208 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b05      	cmp	r3, #5
 800718c:	d101      	bne.n	8007192 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e03b      	b.n	800720a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	6a1a      	ldr	r2, [r3, #32]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f022 0201 	bic.w	r2, r2, #1
 80071a8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071b8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	691b      	ldr	r3, [r3, #16]
 80071be:	011b      	lsls	r3, r3, #4
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	621a      	str	r2, [r3, #32]
      break;
 80071d6:	e017      	b.n	8007208 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6818      	ldr	r0, [r3, #0]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	6899      	ldr	r1, [r3, #8]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	691b      	ldr	r3, [r3, #16]
 80071e4:	461a      	mov	r2, r3
 80071e6:	f000 f889 	bl	80072fc <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80071ea:	e00d      	b.n	8007208 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6818      	ldr	r0, [r3, #0]
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	6899      	ldr	r1, [r3, #8]
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	461a      	mov	r2, r3
 80071fa:	f000 f8eb 	bl	80073d4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80071fe:	e003      	b.n	8007208 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	75fb      	strb	r3, [r7, #23]
      break;
 8007204:	e000      	b.n	8007208 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007206:	bf00      	nop
  }

  return status;
 8007208:	7dfb      	ldrb	r3, [r7, #23]
}
 800720a:	4618      	mov	r0, r3
 800720c:	3718      	adds	r7, #24
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
	...

08007214 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007214:	b480      	push	{r7}
 8007216:	b087      	sub	sp, #28
 8007218:	af00      	add	r7, sp, #0
 800721a:	60f8      	str	r0, [r7, #12]
 800721c:	60b9      	str	r1, [r7, #8]
 800721e:	607a      	str	r2, [r7, #4]
 8007220:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	f023 0201 	bic.w	r2, r3, #1
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a1b      	ldr	r3, [r3, #32]
 8007238:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	4a28      	ldr	r2, [pc, #160]	; (80072e0 <TIM_TI1_SetConfig+0xcc>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d01b      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007248:	d017      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	4a25      	ldr	r2, [pc, #148]	; (80072e4 <TIM_TI1_SetConfig+0xd0>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d013      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	4a24      	ldr	r2, [pc, #144]	; (80072e8 <TIM_TI1_SetConfig+0xd4>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d00f      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	4a23      	ldr	r2, [pc, #140]	; (80072ec <TIM_TI1_SetConfig+0xd8>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d00b      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	4a22      	ldr	r2, [pc, #136]	; (80072f0 <TIM_TI1_SetConfig+0xdc>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d007      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	4a21      	ldr	r2, [pc, #132]	; (80072f4 <TIM_TI1_SetConfig+0xe0>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d003      	beq.n	800727a <TIM_TI1_SetConfig+0x66>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	4a20      	ldr	r2, [pc, #128]	; (80072f8 <TIM_TI1_SetConfig+0xe4>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d101      	bne.n	800727e <TIM_TI1_SetConfig+0x6a>
 800727a:	2301      	movs	r3, #1
 800727c:	e000      	b.n	8007280 <TIM_TI1_SetConfig+0x6c>
 800727e:	2300      	movs	r3, #0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d008      	beq.n	8007296 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f023 0303 	bic.w	r3, r3, #3
 800728a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4313      	orrs	r3, r2
 8007292:	617b      	str	r3, [r7, #20]
 8007294:	e003      	b.n	800729e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	f043 0301 	orr.w	r3, r3, #1
 800729c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	011b      	lsls	r3, r3, #4
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	697a      	ldr	r2, [r7, #20]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	f023 030a 	bic.w	r3, r3, #10
 80072b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	f003 030a 	and.w	r3, r3, #10
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	693a      	ldr	r2, [r7, #16]
 80072d0:	621a      	str	r2, [r3, #32]
}
 80072d2:	bf00      	nop
 80072d4:	371c      	adds	r7, #28
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	40010000 	.word	0x40010000
 80072e4:	40000400 	.word	0x40000400
 80072e8:	40000800 	.word	0x40000800
 80072ec:	40000c00 	.word	0x40000c00
 80072f0:	40010400 	.word	0x40010400
 80072f4:	40014000 	.word	0x40014000
 80072f8:	40001800 	.word	0x40001800

080072fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b087      	sub	sp, #28
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6a1b      	ldr	r3, [r3, #32]
 800730c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	f023 0201 	bic.w	r2, r3, #1
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	4313      	orrs	r3, r2
 8007330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	f023 030a 	bic.w	r3, r3, #10
 8007338:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	4313      	orrs	r3, r2
 8007340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	621a      	str	r2, [r3, #32]
}
 800734e:	bf00      	nop
 8007350:	371c      	adds	r7, #28
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr

0800735a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800735a:	b480      	push	{r7}
 800735c:	b087      	sub	sp, #28
 800735e:	af00      	add	r7, sp, #0
 8007360:	60f8      	str	r0, [r7, #12]
 8007362:	60b9      	str	r1, [r7, #8]
 8007364:	607a      	str	r2, [r7, #4]
 8007366:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6a1b      	ldr	r3, [r3, #32]
 800736c:	f023 0210 	bic.w	r2, r3, #16
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	699b      	ldr	r3, [r3, #24]
 8007378:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6a1b      	ldr	r3, [r3, #32]
 800737e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007386:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	021b      	lsls	r3, r3, #8
 800738c:	697a      	ldr	r2, [r7, #20]
 800738e:	4313      	orrs	r3, r2
 8007390:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007398:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	031b      	lsls	r3, r3, #12
 800739e:	b29b      	uxth	r3, r3
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073ac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	011b      	lsls	r3, r3, #4
 80073b2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	621a      	str	r2, [r3, #32]
}
 80073c8:	bf00      	nop
 80073ca:	371c      	adds	r7, #28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b087      	sub	sp, #28
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	f023 0210 	bic.w	r2, r3, #16
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073fe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	031b      	lsls	r3, r3, #12
 8007404:	697a      	ldr	r2, [r7, #20]
 8007406:	4313      	orrs	r3, r2
 8007408:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007410:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	011b      	lsls	r3, r3, #4
 8007416:	693a      	ldr	r2, [r7, #16]
 8007418:	4313      	orrs	r3, r2
 800741a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	693a      	ldr	r2, [r7, #16]
 8007426:	621a      	str	r2, [r3, #32]
}
 8007428:	bf00      	nop
 800742a:	371c      	adds	r7, #28
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr

08007434 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007434:	b480      	push	{r7}
 8007436:	b087      	sub	sp, #28
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
 8007440:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a1b      	ldr	r3, [r3, #32]
 8007446:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	69db      	ldr	r3, [r3, #28]
 8007452:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	f023 0303 	bic.w	r3, r3, #3
 8007460:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007462:	697a      	ldr	r2, [r7, #20]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4313      	orrs	r3, r2
 8007468:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007470:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	011b      	lsls	r3, r3, #4
 8007476:	b2db      	uxtb	r3, r3
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	4313      	orrs	r3, r2
 800747c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007484:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	021b      	lsls	r3, r3, #8
 800748a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800748e:	693a      	ldr	r2, [r7, #16]
 8007490:	4313      	orrs	r3, r2
 8007492:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	697a      	ldr	r2, [r7, #20]
 8007498:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	693a      	ldr	r2, [r7, #16]
 800749e:	621a      	str	r2, [r3, #32]
}
 80074a0:	bf00      	nop
 80074a2:	371c      	adds	r7, #28
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b087      	sub	sp, #28
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
 80074b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a1b      	ldr	r3, [r3, #32]
 80074d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074d8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	021b      	lsls	r3, r3, #8
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074ea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	031b      	lsls	r3, r3, #12
 80074f0:	b29b      	uxth	r3, r3
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80074fe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	031b      	lsls	r3, r3, #12
 8007504:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007508:	693a      	ldr	r2, [r7, #16]
 800750a:	4313      	orrs	r3, r2
 800750c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	621a      	str	r2, [r3, #32]
}
 800751a:	bf00      	nop
 800751c:	371c      	adds	r7, #28
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007526:	b480      	push	{r7}
 8007528:	b087      	sub	sp, #28
 800752a:	af00      	add	r7, sp, #0
 800752c:	60f8      	str	r0, [r7, #12]
 800752e:	60b9      	str	r1, [r7, #8]
 8007530:	607a      	str	r2, [r7, #4]
 8007532:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007540:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	021a      	lsls	r2, r3, #8
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	431a      	orrs	r2, r3
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	4313      	orrs	r3, r2
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	4313      	orrs	r3, r2
 8007552:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	697a      	ldr	r2, [r7, #20]
 8007558:	609a      	str	r2, [r3, #8]
}
 800755a:	bf00      	nop
 800755c:	371c      	adds	r7, #28
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr

08007566 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007566:	b480      	push	{r7}
 8007568:	b087      	sub	sp, #28
 800756a:	af00      	add	r7, sp, #0
 800756c:	60f8      	str	r0, [r7, #12]
 800756e:	60b9      	str	r1, [r7, #8]
 8007570:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	f003 031f 	and.w	r3, r3, #31
 8007578:	2201      	movs	r2, #1
 800757a:	fa02 f303 	lsl.w	r3, r2, r3
 800757e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6a1a      	ldr	r2, [r3, #32]
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	43db      	mvns	r3, r3
 8007588:	401a      	ands	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6a1a      	ldr	r2, [r3, #32]
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	f003 031f 	and.w	r3, r3, #31
 8007598:	6879      	ldr	r1, [r7, #4]
 800759a:	fa01 f303 	lsl.w	r3, r1, r3
 800759e:	431a      	orrs	r2, r3
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	621a      	str	r2, [r3, #32]
}
 80075a4:	bf00      	nop
 80075a6:	371c      	adds	r7, #28
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075c4:	2302      	movs	r3, #2
 80075c6:	e05a      	b.n	800767e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a21      	ldr	r2, [pc, #132]	; (800768c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d022      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007614:	d01d      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a1d      	ldr	r2, [pc, #116]	; (8007690 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d018      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a1b      	ldr	r2, [pc, #108]	; (8007694 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d013      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a1a      	ldr	r2, [pc, #104]	; (8007698 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d00e      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a18      	ldr	r2, [pc, #96]	; (800769c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d009      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a17      	ldr	r2, [pc, #92]	; (80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d004      	beq.n	8007652 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a15      	ldr	r2, [pc, #84]	; (80076a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d10c      	bne.n	800766c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007658:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	68ba      	ldr	r2, [r7, #8]
 8007660:	4313      	orrs	r3, r2
 8007662:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	40010000 	.word	0x40010000
 8007690:	40000400 	.word	0x40000400
 8007694:	40000800 	.word	0x40000800
 8007698:	40000c00 	.word	0x40000c00
 800769c:	40010400 	.word	0x40010400
 80076a0:	40014000 	.word	0x40014000
 80076a4:	40001800 	.word	0x40001800

080076a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076b0:	bf00      	nop
 80076b2:	370c      	adds	r7, #12
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076c4:	bf00      	nop
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d101      	bne.n	80076e2 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	e033      	b.n	800774a <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d106      	bne.n	80076fc <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7fb fcbc 	bl	8003074 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2202      	movs	r2, #2
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 f90b 	bl	8007920 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	691a      	ldr	r2, [r3, #16]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007718:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	695a      	ldr	r2, [r3, #20]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007728:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68da      	ldr	r2, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007738:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3708      	adds	r7, #8
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <HAL_USART_Transmit>:
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b08a      	sub	sp, #40	; 0x28
 8007756:	af02      	add	r7, sp, #8
 8007758:	60f8      	str	r0, [r7, #12]
 800775a:	60b9      	str	r1, [r7, #8]
 800775c:	603b      	str	r3, [r7, #0]
 800775e:	4613      	mov	r3, r2
 8007760:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b01      	cmp	r3, #1
 800776c:	d17c      	bne.n	8007868 <HAL_USART_Transmit+0x116>
  {
    if ((pTxData == NULL) || (Size == 0))
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <HAL_USART_Transmit+0x28>
 8007774:	88fb      	ldrh	r3, [r7, #6]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <HAL_USART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e075      	b.n	800786a <HAL_USART_Transmit+0x118>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d101      	bne.n	800778c <HAL_USART_Transmit+0x3a>
 8007788:	2302      	movs	r3, #2
 800778a:	e06e      	b.n	800786a <HAL_USART_Transmit+0x118>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	641a      	str	r2, [r3, #64]	; 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2212      	movs	r2, #18
 800779e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077a2:	f7fb fd75 	bl	8003290 <HAL_GetTick>
 80077a6:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	88fa      	ldrh	r2, [r7, #6]
 80077ac:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	88fa      	ldrh	r2, [r7, #6]
 80077b2:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077bc:	d108      	bne.n	80077d0 <HAL_USART_Transmit+0x7e>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d104      	bne.n	80077d0 <HAL_USART_Transmit+0x7e>
    {
      ptxdata8bits  = NULL;
 80077c6:	2300      	movs	r3, #0
 80077c8:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	61bb      	str	r3, [r7, #24]
 80077ce:	e003      	b.n	80077d8 <HAL_USART_Transmit+0x86>
    }
    else
    {
      ptxdata8bits  = pTxData;
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 80077d4:	2300      	movs	r3, #0
 80077d6:	61bb      	str	r3, [r7, #24]
    }

    while (husart->TxXferCount > 0U)
 80077d8:	e02a      	b.n	8007830 <HAL_USART_Transmit+0xde>
    {
      /* Wait for TXE flag in order to write data in DR */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	2200      	movs	r2, #0
 80077e2:	2180      	movs	r1, #128	; 0x80
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f000 f844 	bl	8007872 <USART_WaitOnFlagUntilTimeout>
 80077ea:	4603      	mov	r3, r0
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d001      	beq.n	80077f4 <HAL_USART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e03a      	b.n	800786a <HAL_USART_Transmit+0x118>
      }
      if (ptxdata8bits == NULL)
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10b      	bne.n	8007812 <HAL_USART_Transmit+0xc0>
      {
        husart->Instance->DR = (uint16_t)(*ptxdata16bits & (uint16_t)0x01FF);
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	881b      	ldrh	r3, [r3, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007808:	605a      	str	r2, [r3, #4]
        ptxdata16bits++;
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	3302      	adds	r3, #2
 800780e:	61bb      	str	r3, [r7, #24]
 8007810:	e007      	b.n	8007822 <HAL_USART_Transmit+0xd0>
      }
      else
      {
        husart->Instance->DR = (uint8_t)(*ptxdata8bits & (uint8_t)0xFF);
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	781a      	ldrb	r2, [r3, #0]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	605a      	str	r2, [r3, #4]
        ptxdata8bits++;
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	3301      	adds	r3, #1
 8007820:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007826:	b29b      	uxth	r3, r3
 8007828:	3b01      	subs	r3, #1
 800782a:	b29a      	uxth	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007834:	b29b      	uxth	r3, r3
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1cf      	bne.n	80077da <HAL_USART_Transmit+0x88>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2200      	movs	r2, #0
 8007842:	2140      	movs	r1, #64	; 0x40
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 f814 	bl	8007872 <USART_WaitOnFlagUntilTimeout>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <HAL_USART_Transmit+0x102>
    {
      return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e00a      	b.n	800786a <HAL_USART_Transmit+0x118>
    }

    husart->State = HAL_USART_STATE_READY;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007864:	2300      	movs	r3, #0
 8007866:	e000      	b.n	800786a <HAL_USART_Transmit+0x118>
  }
  else
  {
    return HAL_BUSY;
 8007868:	2302      	movs	r3, #2
  }
}
 800786a:	4618      	mov	r0, r3
 800786c:	3720      	adds	r7, #32
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b084      	sub	sp, #16
 8007876:	af00      	add	r7, sp, #0
 8007878:	60f8      	str	r0, [r7, #12]
 800787a:	60b9      	str	r1, [r7, #8]
 800787c:	603b      	str	r3, [r7, #0]
 800787e:	4613      	mov	r3, r2
 8007880:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8007882:	e038      	b.n	80078f6 <USART_WaitOnFlagUntilTimeout+0x84>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800788a:	d034      	beq.n	80078f6 <USART_WaitOnFlagUntilTimeout+0x84>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d007      	beq.n	80078a2 <USART_WaitOnFlagUntilTimeout+0x30>
 8007892:	f7fb fcfd 	bl	8003290 <HAL_GetTick>
 8007896:	4602      	mov	r2, r0
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d229      	bcs.n	80078f6 <USART_WaitOnFlagUntilTimeout+0x84>
      {
        /* Disable the USART Transmit Complete Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68da      	ldr	r2, [r3, #12]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078b0:	60da      	str	r2, [r3, #12]

        /* Disable the USART RXNE Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68da      	ldr	r2, [r3, #12]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f022 0220 	bic.w	r2, r2, #32
 80078c0:	60da      	str	r2, [r3, #12]

        /* Disable the USART Parity Error Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68da      	ldr	r2, [r3, #12]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078d0:	60da      	str	r2, [r3, #12]

        /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	695a      	ldr	r2, [r3, #20]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f022 0201 	bic.w	r2, r2, #1
 80078e0:	615a      	str	r2, [r3, #20]

        husart->State = HAL_USART_STATE_READY;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e00f      	b.n	8007916 <USART_WaitOnFlagUntilTimeout+0xa4>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	4013      	ands	r3, r2
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	429a      	cmp	r2, r3
 8007904:	bf0c      	ite	eq
 8007906:	2301      	moveq	r3, #1
 8007908:	2300      	movne	r3, #0
 800790a:	b2db      	uxtb	r3, r3
 800790c:	461a      	mov	r2, r3
 800790e:	79fb      	ldrb	r3, [r7, #7]
 8007910:	429a      	cmp	r2, r3
 8007912:	d0b7      	beq.n	8007884 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
	...

08007920 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8007920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007924:	b0c6      	sub	sp, #280	; 0x118
 8007926:	af00      	add	r7, sp, #0
 8007928:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg = 0x00U;
 800792c:	2300      	movs	r3, #0
 800792e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007932:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68d9      	ldr	r1, [r3, #12]
 800793a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	f021 030c 	bic.w	r3, r1, #12
 8007944:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8007946:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	691b      	ldr	r3, [r3, #16]
 800794e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8007952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007956:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800795a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800795e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007962:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007964:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007968:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800796a:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800796c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	431a      	orrs	r2, r3
 8007974:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007978:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800797a:	431a      	orrs	r2, r3
 800797c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007980:	4313      	orrs	r3, r2
 8007982:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007986:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 800798a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007994:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8007996:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80079a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80079aa:	f023 030c 	bic.w	r3, r3, #12
 80079ae:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80079b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079b6:	689a      	ldr	r2, [r3, #8]
 80079b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	431a      	orrs	r2, r3
 80079c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	431a      	orrs	r2, r3
 80079c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079cc:	4313      	orrs	r3, r2
 80079ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079d2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 80079d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079e0:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 80079e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6959      	ldr	r1, [r3, #20]
 80079ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 80079f4:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 80079f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	4b8b      	ldr	r3, [pc, #556]	; (8007c2c <USART_SetConfig+0x30c>)
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d006      	beq.n	8007a10 <USART_SetConfig+0xf0>
 8007a02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	4b89      	ldr	r3, [pc, #548]	; (8007c30 <USART_SetConfig+0x310>)
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	f040 8114 	bne.w	8007c38 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007a10:	f7fd f8a2 	bl	8004b58 <HAL_RCC_GetPCLK2Freq>
 8007a14:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007a18:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a22:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8007a26:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8007a2a:	4622      	mov	r2, r4
 8007a2c:	462b      	mov	r3, r5
 8007a2e:	1891      	adds	r1, r2, r2
 8007a30:	6739      	str	r1, [r7, #112]	; 0x70
 8007a32:	415b      	adcs	r3, r3
 8007a34:	677b      	str	r3, [r7, #116]	; 0x74
 8007a36:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007a3a:	4621      	mov	r1, r4
 8007a3c:	eb12 0801 	adds.w	r8, r2, r1
 8007a40:	4629      	mov	r1, r5
 8007a42:	eb43 0901 	adc.w	r9, r3, r1
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	f04f 0300 	mov.w	r3, #0
 8007a4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a5a:	4690      	mov	r8, r2
 8007a5c:	4699      	mov	r9, r3
 8007a5e:	4623      	mov	r3, r4
 8007a60:	eb18 0303 	adds.w	r3, r8, r3
 8007a64:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007a68:	462b      	mov	r3, r5
 8007a6a:	eb49 0303 	adc.w	r3, r9, r3
 8007a6e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007a72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007a7e:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8007a82:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8007a86:	460b      	mov	r3, r1
 8007a88:	18db      	adds	r3, r3, r3
 8007a8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	eb42 0303 	adc.w	r3, r2, r3
 8007a92:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007a94:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007a98:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8007a9c:	f7f9 f8f4 	bl	8000c88 <__aeabi_uldivmod>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	4b63      	ldr	r3, [pc, #396]	; (8007c34 <USART_SetConfig+0x314>)
 8007aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8007aaa:	095b      	lsrs	r3, r3, #5
 8007aac:	011c      	lsls	r4, r3, #4
 8007aae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007ab8:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007abc:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8007ac0:	4642      	mov	r2, r8
 8007ac2:	464b      	mov	r3, r9
 8007ac4:	1891      	adds	r1, r2, r2
 8007ac6:	6639      	str	r1, [r7, #96]	; 0x60
 8007ac8:	415b      	adcs	r3, r3
 8007aca:	667b      	str	r3, [r7, #100]	; 0x64
 8007acc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007ad0:	4641      	mov	r1, r8
 8007ad2:	1851      	adds	r1, r2, r1
 8007ad4:	65b9      	str	r1, [r7, #88]	; 0x58
 8007ad6:	4649      	mov	r1, r9
 8007ad8:	414b      	adcs	r3, r1
 8007ada:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007adc:	f04f 0200 	mov.w	r2, #0
 8007ae0:	f04f 0300 	mov.w	r3, #0
 8007ae4:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8007ae8:	4659      	mov	r1, fp
 8007aea:	00cb      	lsls	r3, r1, #3
 8007aec:	4651      	mov	r1, sl
 8007aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007af2:	4651      	mov	r1, sl
 8007af4:	00ca      	lsls	r2, r1, #3
 8007af6:	4610      	mov	r0, r2
 8007af8:	4619      	mov	r1, r3
 8007afa:	4603      	mov	r3, r0
 8007afc:	4642      	mov	r2, r8
 8007afe:	189b      	adds	r3, r3, r2
 8007b00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007b04:	464b      	mov	r3, r9
 8007b06:	460a      	mov	r2, r1
 8007b08:	eb42 0303 	adc.w	r3, r2, r3
 8007b0c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007b10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007b1c:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007b20:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007b24:	460b      	mov	r3, r1
 8007b26:	18db      	adds	r3, r3, r3
 8007b28:	653b      	str	r3, [r7, #80]	; 0x50
 8007b2a:	4613      	mov	r3, r2
 8007b2c:	eb42 0303 	adc.w	r3, r2, r3
 8007b30:	657b      	str	r3, [r7, #84]	; 0x54
 8007b32:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007b36:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007b3a:	f7f9 f8a5 	bl	8000c88 <__aeabi_uldivmod>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	460b      	mov	r3, r1
 8007b42:	4611      	mov	r1, r2
 8007b44:	4b3b      	ldr	r3, [pc, #236]	; (8007c34 <USART_SetConfig+0x314>)
 8007b46:	fba3 2301 	umull	r2, r3, r3, r1
 8007b4a:	095b      	lsrs	r3, r3, #5
 8007b4c:	2264      	movs	r2, #100	; 0x64
 8007b4e:	fb02 f303 	mul.w	r3, r2, r3
 8007b52:	1acb      	subs	r3, r1, r3
 8007b54:	00db      	lsls	r3, r3, #3
 8007b56:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007b5a:	4b36      	ldr	r3, [pc, #216]	; (8007c34 <USART_SetConfig+0x314>)
 8007b5c:	fba3 2302 	umull	r2, r3, r3, r2
 8007b60:	095b      	lsrs	r3, r3, #5
 8007b62:	005b      	lsls	r3, r3, #1
 8007b64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007b68:	441c      	add	r4, r3
 8007b6a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b74:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007b78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007b7c:	4642      	mov	r2, r8
 8007b7e:	464b      	mov	r3, r9
 8007b80:	1891      	adds	r1, r2, r2
 8007b82:	64b9      	str	r1, [r7, #72]	; 0x48
 8007b84:	415b      	adcs	r3, r3
 8007b86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007b8c:	4641      	mov	r1, r8
 8007b8e:	1851      	adds	r1, r2, r1
 8007b90:	6439      	str	r1, [r7, #64]	; 0x40
 8007b92:	4649      	mov	r1, r9
 8007b94:	414b      	adcs	r3, r1
 8007b96:	647b      	str	r3, [r7, #68]	; 0x44
 8007b98:	f04f 0200 	mov.w	r2, #0
 8007b9c:	f04f 0300 	mov.w	r3, #0
 8007ba0:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	; 0x40
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	00cb      	lsls	r3, r1, #3
 8007ba8:	4651      	mov	r1, sl
 8007baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bae:	4651      	mov	r1, sl
 8007bb0:	00ca      	lsls	r2, r1, #3
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	4642      	mov	r2, r8
 8007bba:	189b      	adds	r3, r3, r2
 8007bbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007bc0:	464b      	mov	r3, r9
 8007bc2:	460a      	mov	r2, r1
 8007bc4:	eb42 0303 	adc.w	r3, r2, r3
 8007bc8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007bcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007bd8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007bdc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007be0:	460b      	mov	r3, r1
 8007be2:	18db      	adds	r3, r3, r3
 8007be4:	63bb      	str	r3, [r7, #56]	; 0x38
 8007be6:	4613      	mov	r3, r2
 8007be8:	eb42 0303 	adc.w	r3, r2, r3
 8007bec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007bee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007bf2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007bf6:	f7f9 f847 	bl	8000c88 <__aeabi_uldivmod>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4b0d      	ldr	r3, [pc, #52]	; (8007c34 <USART_SetConfig+0x314>)
 8007c00:	fba3 1302 	umull	r1, r3, r3, r2
 8007c04:	095b      	lsrs	r3, r3, #5
 8007c06:	2164      	movs	r1, #100	; 0x64
 8007c08:	fb01 f303 	mul.w	r3, r1, r3
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	00db      	lsls	r3, r3, #3
 8007c10:	3332      	adds	r3, #50	; 0x32
 8007c12:	4a08      	ldr	r2, [pc, #32]	; (8007c34 <USART_SetConfig+0x314>)
 8007c14:	fba2 2303 	umull	r2, r3, r2, r3
 8007c18:	095b      	lsrs	r3, r3, #5
 8007c1a:	f003 0207 	and.w	r2, r3, #7
 8007c1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	4422      	add	r2, r4
 8007c26:	609a      	str	r2, [r3, #8]
 8007c28:	e109      	b.n	8007e3e <USART_SetConfig+0x51e>
 8007c2a:	bf00      	nop
 8007c2c:	40011000 	.word	0x40011000
 8007c30:	40011400 	.word	0x40011400
 8007c34:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c38:	f7fc ff7a 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8007c3c:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007c40:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007c44:	2200      	movs	r2, #0
 8007c46:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c4a:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007c4e:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007c52:	4642      	mov	r2, r8
 8007c54:	464b      	mov	r3, r9
 8007c56:	1891      	adds	r1, r2, r2
 8007c58:	6339      	str	r1, [r7, #48]	; 0x30
 8007c5a:	415b      	adcs	r3, r3
 8007c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8007c5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007c62:	4641      	mov	r1, r8
 8007c64:	1854      	adds	r4, r2, r1
 8007c66:	4649      	mov	r1, r9
 8007c68:	eb43 0501 	adc.w	r5, r3, r1
 8007c6c:	f04f 0200 	mov.w	r2, #0
 8007c70:	f04f 0300 	mov.w	r3, #0
 8007c74:	00eb      	lsls	r3, r5, #3
 8007c76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c7a:	00e2      	lsls	r2, r4, #3
 8007c7c:	4614      	mov	r4, r2
 8007c7e:	461d      	mov	r5, r3
 8007c80:	4643      	mov	r3, r8
 8007c82:	18e3      	adds	r3, r4, r3
 8007c84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007c88:	464b      	mov	r3, r9
 8007c8a:	eb45 0303 	adc.w	r3, r5, r3
 8007c8e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007c92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007c9e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007ca2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	18db      	adds	r3, r3, r3
 8007caa:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cac:	4613      	mov	r3, r2
 8007cae:	eb42 0303 	adc.w	r3, r2, r3
 8007cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007cb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007cb8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007cbc:	f7f8 ffe4 	bl	8000c88 <__aeabi_uldivmod>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4b61      	ldr	r3, [pc, #388]	; (8007e4c <USART_SetConfig+0x52c>)
 8007cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cca:	095b      	lsrs	r3, r3, #5
 8007ccc:	011c      	lsls	r4, r3, #4
 8007cce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007cd8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007cdc:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	464b      	mov	r3, r9
 8007ce4:	1891      	adds	r1, r2, r2
 8007ce6:	6239      	str	r1, [r7, #32]
 8007ce8:	415b      	adcs	r3, r3
 8007cea:	627b      	str	r3, [r7, #36]	; 0x24
 8007cec:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007cf0:	4641      	mov	r1, r8
 8007cf2:	eb12 0a01 	adds.w	sl, r2, r1
 8007cf6:	4649      	mov	r1, r9
 8007cf8:	eb43 0b01 	adc.w	fp, r3, r1
 8007cfc:	f04f 0200 	mov.w	r2, #0
 8007d00:	f04f 0300 	mov.w	r3, #0
 8007d04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d10:	4692      	mov	sl, r2
 8007d12:	469b      	mov	fp, r3
 8007d14:	4643      	mov	r3, r8
 8007d16:	eb1a 0303 	adds.w	r3, sl, r3
 8007d1a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d1e:	464b      	mov	r3, r9
 8007d20:	eb4b 0303 	adc.w	r3, fp, r3
 8007d24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007d28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d34:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d38:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	18db      	adds	r3, r3, r3
 8007d40:	61bb      	str	r3, [r7, #24]
 8007d42:	4613      	mov	r3, r2
 8007d44:	eb42 0303 	adc.w	r3, r2, r3
 8007d48:	61fb      	str	r3, [r7, #28]
 8007d4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d4e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d52:	f7f8 ff99 	bl	8000c88 <__aeabi_uldivmod>
 8007d56:	4602      	mov	r2, r0
 8007d58:	460b      	mov	r3, r1
 8007d5a:	4611      	mov	r1, r2
 8007d5c:	4b3b      	ldr	r3, [pc, #236]	; (8007e4c <USART_SetConfig+0x52c>)
 8007d5e:	fba3 2301 	umull	r2, r3, r3, r1
 8007d62:	095b      	lsrs	r3, r3, #5
 8007d64:	2264      	movs	r2, #100	; 0x64
 8007d66:	fb02 f303 	mul.w	r3, r2, r3
 8007d6a:	1acb      	subs	r3, r1, r3
 8007d6c:	00db      	lsls	r3, r3, #3
 8007d6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007d72:	4b36      	ldr	r3, [pc, #216]	; (8007e4c <USART_SetConfig+0x52c>)
 8007d74:	fba3 2302 	umull	r2, r3, r3, r2
 8007d78:	095b      	lsrs	r3, r3, #5
 8007d7a:	005b      	lsls	r3, r3, #1
 8007d7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007d80:	441c      	add	r4, r3
 8007d82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007d86:	2200      	movs	r2, #0
 8007d88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d8c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007d90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007d94:	4642      	mov	r2, r8
 8007d96:	464b      	mov	r3, r9
 8007d98:	1891      	adds	r1, r2, r2
 8007d9a:	6139      	str	r1, [r7, #16]
 8007d9c:	415b      	adcs	r3, r3
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007da4:	4641      	mov	r1, r8
 8007da6:	1851      	adds	r1, r2, r1
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	4649      	mov	r1, r9
 8007dac:	414b      	adcs	r3, r1
 8007dae:	60fb      	str	r3, [r7, #12]
 8007db0:	f04f 0200 	mov.w	r2, #0
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007dbc:	4659      	mov	r1, fp
 8007dbe:	00cb      	lsls	r3, r1, #3
 8007dc0:	4651      	mov	r1, sl
 8007dc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dc6:	4651      	mov	r1, sl
 8007dc8:	00ca      	lsls	r2, r1, #3
 8007dca:	4610      	mov	r0, r2
 8007dcc:	4619      	mov	r1, r3
 8007dce:	4603      	mov	r3, r0
 8007dd0:	4642      	mov	r2, r8
 8007dd2:	189b      	adds	r3, r3, r2
 8007dd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007dd8:	464b      	mov	r3, r9
 8007dda:	460a      	mov	r2, r1
 8007ddc:	eb42 0303 	adc.w	r3, r2, r3
 8007de0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007de4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	67bb      	str	r3, [r7, #120]	; 0x78
 8007dee:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007df0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8007df4:	460b      	mov	r3, r1
 8007df6:	18db      	adds	r3, r3, r3
 8007df8:	603b      	str	r3, [r7, #0]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	eb42 0303 	adc.w	r3, r2, r3
 8007e00:	607b      	str	r3, [r7, #4]
 8007e02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007e0a:	f7f8 ff3d 	bl	8000c88 <__aeabi_uldivmod>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	4b0e      	ldr	r3, [pc, #56]	; (8007e4c <USART_SetConfig+0x52c>)
 8007e14:	fba3 1302 	umull	r1, r3, r3, r2
 8007e18:	095b      	lsrs	r3, r3, #5
 8007e1a:	2164      	movs	r1, #100	; 0x64
 8007e1c:	fb01 f303 	mul.w	r3, r1, r3
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	00db      	lsls	r3, r3, #3
 8007e24:	3332      	adds	r3, #50	; 0x32
 8007e26:	4a09      	ldr	r2, [pc, #36]	; (8007e4c <USART_SetConfig+0x52c>)
 8007e28:	fba2 2303 	umull	r2, r3, r2, r3
 8007e2c:	095b      	lsrs	r3, r3, #5
 8007e2e:	f003 0207 	and.w	r2, r3, #7
 8007e32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4422      	add	r2, r4
 8007e3a:	609a      	str	r2, [r3, #8]
  }
}
 8007e3c:	bf00      	nop
 8007e3e:	bf00      	nop
 8007e40:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8007e44:	46bd      	mov	sp, r7
 8007e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e4a:	bf00      	nop
 8007e4c:	51eb851f 	.word	0x51eb851f

08007e50 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007e54:	4904      	ldr	r1, [pc, #16]	; (8007e68 <MX_FATFS_Init+0x18>)
 8007e56:	4805      	ldr	r0, [pc, #20]	; (8007e6c <MX_FATFS_Init+0x1c>)
 8007e58:	f002 ff36 	bl	800acc8 <FATFS_LinkDriver>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	461a      	mov	r2, r3
 8007e60:	4b03      	ldr	r3, [pc, #12]	; (8007e70 <MX_FATFS_Init+0x20>)
 8007e62:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007e64:	bf00      	nop
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	20001ea8 	.word	0x20001ea8
 8007e6c:	20000010 	.word	0x20000010
 8007e70:	20001ea4 	.word	0x20001ea4

08007e74 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007e74:	b480      	push	{r7}
 8007e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007e78:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	return USER_SPI_initialize(pdrv);
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	4618      	mov	r0, r3
 8007e92:	f000 f9d7 	bl	8008244 <USER_SPI_initialize>
 8007e96:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3708      	adds	r7, #8
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b082      	sub	sp, #8
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	return USER_SPI_status(pdrv);
 8007eaa:	79fb      	ldrb	r3, [r7, #7]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f000 fab5 	bl	800841c <USER_SPI_status>
 8007eb2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60b9      	str	r1, [r7, #8]
 8007ec4:	607a      	str	r2, [r7, #4]
 8007ec6:	603b      	str	r3, [r7, #0]
 8007ec8:	4603      	mov	r3, r0
 8007eca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
   // return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count);
 8007ecc:	7bf8      	ldrb	r0, [r7, #15]
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	68b9      	ldr	r1, [r7, #8]
 8007ed4:	f000 fab8 	bl	8008448 <USER_SPI_read>
 8007ed8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}

08007ee2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007ee2:	b580      	push	{r7, lr}
 8007ee4:	b084      	sub	sp, #16
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	60b9      	str	r1, [r7, #8]
 8007eea:	607a      	str	r2, [r7, #4]
 8007eec:	603b      	str	r3, [r7, #0]
 8007eee:	4603      	mov	r3, r0
 8007ef0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count);
 8007ef2:	7bf8      	ldrb	r0, [r7, #15]
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	68b9      	ldr	r1, [r7, #8]
 8007efa:	f000 fb0b 	bl	8008514 <USER_SPI_write>
 8007efe:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	4603      	mov	r3, r0
 8007f10:	603a      	str	r2, [r7, #0]
 8007f12:	71fb      	strb	r3, [r7, #7]
 8007f14:	460b      	mov	r3, r1
 8007f16:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8007f18:	79b9      	ldrb	r1, [r7, #6]
 8007f1a:	79fb      	ldrb	r3, [r7, #7]
 8007f1c:	683a      	ldr	r2, [r7, #0]
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f000 fb74 	bl	800860c <USER_SPI_ioctl>
 8007f24:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
	...

08007f30 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b082      	sub	sp, #8
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007f38:	f7fb f9aa 	bl	8003290 <HAL_GetTick>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	4a04      	ldr	r2, [pc, #16]	; (8007f50 <SPI_Timer_On+0x20>)
 8007f40:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007f42:	4a04      	ldr	r2, [pc, #16]	; (8007f54 <SPI_Timer_On+0x24>)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6013      	str	r3, [r2, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	20001eb0 	.word	0x20001eb0
 8007f54:	20001eb4 	.word	0x20001eb4

08007f58 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007f5c:	f7fb f998 	bl	8003290 <HAL_GetTick>
 8007f60:	4602      	mov	r2, r0
 8007f62:	4b06      	ldr	r3, [pc, #24]	; (8007f7c <SPI_Timer_Status+0x24>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	1ad2      	subs	r2, r2, r3
 8007f68:	4b05      	ldr	r3, [pc, #20]	; (8007f80 <SPI_Timer_Status+0x28>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	bf34      	ite	cc
 8007f70:	2301      	movcc	r3, #1
 8007f72:	2300      	movcs	r3, #0
 8007f74:	b2db      	uxtb	r3, r3
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	20001eb0 	.word	0x20001eb0
 8007f80:	20001eb4 	.word	0x20001eb4

08007f84 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b086      	sub	sp, #24
 8007f88:	af02      	add	r7, sp, #8
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007f8e:	f107 020f 	add.w	r2, r7, #15
 8007f92:	1df9      	adds	r1, r7, #7
 8007f94:	2332      	movs	r3, #50	; 0x32
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	2301      	movs	r3, #1
 8007f9a:	4804      	ldr	r0, [pc, #16]	; (8007fac <xchg_spi+0x28>)
 8007f9c:	f7fe f91c 	bl	80061d8 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	20001bf0 	.word	0x20001bf0

08007fb0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007fb0:	b590      	push	{r4, r7, lr}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007fba:	2300      	movs	r3, #0
 8007fbc:	60fb      	str	r3, [r7, #12]
 8007fbe:	e00a      	b.n	8007fd6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	18d4      	adds	r4, r2, r3
 8007fc6:	20ff      	movs	r0, #255	; 0xff
 8007fc8:	f7ff ffdc 	bl	8007f84 <xchg_spi>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	60fb      	str	r3, [r7, #12]
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d3f0      	bcc.n	8007fc0 <rcvr_spi_multi+0x10>
	}
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	3714      	adds	r7, #20
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd90      	pop	{r4, r7, pc}

08007fe8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ffa:	6879      	ldr	r1, [r7, #4]
 8007ffc:	4803      	ldr	r0, [pc, #12]	; (800800c <xmit_spi_multi+0x24>)
 8007ffe:	f7fd ffaf 	bl	8005f60 <HAL_SPI_Transmit>
}
 8008002:	bf00      	nop
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	20001bf0 	.word	0x20001bf0

08008010 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b086      	sub	sp, #24
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008018:	f7fb f93a 	bl	8003290 <HAL_GetTick>
 800801c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008022:	20ff      	movs	r0, #255	; 0xff
 8008024:	f7ff ffae 	bl	8007f84 <xchg_spi>
 8008028:	4603      	mov	r3, r0
 800802a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800802c:	7bfb      	ldrb	r3, [r7, #15]
 800802e:	2bff      	cmp	r3, #255	; 0xff
 8008030:	d007      	beq.n	8008042 <wait_ready+0x32>
 8008032:	f7fb f92d 	bl	8003290 <HAL_GetTick>
 8008036:	4602      	mov	r2, r0
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	693a      	ldr	r2, [r7, #16]
 800803e:	429a      	cmp	r2, r3
 8008040:	d8ef      	bhi.n	8008022 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8008042:	7bfb      	ldrb	r3, [r7, #15]
 8008044:	2bff      	cmp	r3, #255	; 0xff
 8008046:	bf0c      	ite	eq
 8008048:	2301      	moveq	r3, #1
 800804a:	2300      	movne	r3, #0
 800804c:	b2db      	uxtb	r3, r3
}
 800804e:	4618      	mov	r0, r3
 8008050:	3718      	adds	r7, #24
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
	...

08008058 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800805c:	2201      	movs	r2, #1
 800805e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008062:	4804      	ldr	r0, [pc, #16]	; (8008074 <despiselect+0x1c>)
 8008064:	f7fc fc58 	bl	8004918 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008068:	20ff      	movs	r0, #255	; 0xff
 800806a:	f7ff ff8b 	bl	8007f84 <xchg_spi>

}
 800806e:	bf00      	nop
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	40020400 	.word	0x40020400

08008078 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8008078:	b580      	push	{r7, lr}
 800807a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800807c:	2200      	movs	r2, #0
 800807e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008082:	480a      	ldr	r0, [pc, #40]	; (80080ac <spiselect+0x34>)
 8008084:	f7fc fc48 	bl	8004918 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8008088:	20ff      	movs	r0, #255	; 0xff
 800808a:	f7ff ff7b 	bl	8007f84 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800808e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008092:	f7ff ffbd 	bl	8008010 <wait_ready>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d001      	beq.n	80080a0 <spiselect+0x28>
 800809c:	2301      	movs	r3, #1
 800809e:	e002      	b.n	80080a6 <spiselect+0x2e>

	despiselect();
 80080a0:	f7ff ffda 	bl	8008058 <despiselect>
	return 0;	/* Timeout */
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	40020400 	.word	0x40020400

080080b0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80080ba:	20c8      	movs	r0, #200	; 0xc8
 80080bc:	f7ff ff38 	bl	8007f30 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80080c0:	20ff      	movs	r0, #255	; 0xff
 80080c2:	f7ff ff5f 	bl	8007f84 <xchg_spi>
 80080c6:	4603      	mov	r3, r0
 80080c8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
 80080cc:	2bff      	cmp	r3, #255	; 0xff
 80080ce:	d104      	bne.n	80080da <rcvr_datablock+0x2a>
 80080d0:	f7ff ff42 	bl	8007f58 <SPI_Timer_Status>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1f2      	bne.n	80080c0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80080da:	7bfb      	ldrb	r3, [r7, #15]
 80080dc:	2bfe      	cmp	r3, #254	; 0xfe
 80080de:	d001      	beq.n	80080e4 <rcvr_datablock+0x34>
 80080e0:	2300      	movs	r3, #0
 80080e2:	e00a      	b.n	80080fa <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f7ff ff62 	bl	8007fb0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80080ec:	20ff      	movs	r0, #255	; 0xff
 80080ee:	f7ff ff49 	bl	8007f84 <xchg_spi>
 80080f2:	20ff      	movs	r0, #255	; 0xff
 80080f4:	f7ff ff46 	bl	8007f84 <xchg_spi>

	return 1;						/* Function succeeded */
 80080f8:	2301      	movs	r3, #1
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3710      	adds	r7, #16
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
 800810a:	460b      	mov	r3, r1
 800810c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800810e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008112:	f7ff ff7d 	bl	8008010 <wait_ready>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d101      	bne.n	8008120 <xmit_datablock+0x1e>
 800811c:	2300      	movs	r3, #0
 800811e:	e01e      	b.n	800815e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	4618      	mov	r0, r3
 8008124:	f7ff ff2e 	bl	8007f84 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008128:	78fb      	ldrb	r3, [r7, #3]
 800812a:	2bfd      	cmp	r3, #253	; 0xfd
 800812c:	d016      	beq.n	800815c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800812e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f7ff ff58 	bl	8007fe8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008138:	20ff      	movs	r0, #255	; 0xff
 800813a:	f7ff ff23 	bl	8007f84 <xchg_spi>
 800813e:	20ff      	movs	r0, #255	; 0xff
 8008140:	f7ff ff20 	bl	8007f84 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8008144:	20ff      	movs	r0, #255	; 0xff
 8008146:	f7ff ff1d 	bl	8007f84 <xchg_spi>
 800814a:	4603      	mov	r3, r0
 800814c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800814e:	7bfb      	ldrb	r3, [r7, #15]
 8008150:	f003 031f 	and.w	r3, r3, #31
 8008154:	2b05      	cmp	r3, #5
 8008156:	d001      	beq.n	800815c <xmit_datablock+0x5a>
 8008158:	2300      	movs	r3, #0
 800815a:	e000      	b.n	800815e <xmit_datablock+0x5c>
	}
	return 1;
 800815c:	2301      	movs	r3, #1
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b084      	sub	sp, #16
 800816a:	af00      	add	r7, sp, #0
 800816c:	4603      	mov	r3, r0
 800816e:	6039      	str	r1, [r7, #0]
 8008170:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008176:	2b00      	cmp	r3, #0
 8008178:	da0e      	bge.n	8008198 <send_cmd+0x32>
		cmd &= 0x7F;
 800817a:	79fb      	ldrb	r3, [r7, #7]
 800817c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008180:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008182:	2100      	movs	r1, #0
 8008184:	2037      	movs	r0, #55	; 0x37
 8008186:	f7ff ffee 	bl	8008166 <send_cmd>
 800818a:	4603      	mov	r3, r0
 800818c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800818e:	7bbb      	ldrb	r3, [r7, #14]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d901      	bls.n	8008198 <send_cmd+0x32>
 8008194:	7bbb      	ldrb	r3, [r7, #14]
 8008196:	e051      	b.n	800823c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008198:	79fb      	ldrb	r3, [r7, #7]
 800819a:	2b0c      	cmp	r3, #12
 800819c:	d008      	beq.n	80081b0 <send_cmd+0x4a>
		despiselect();
 800819e:	f7ff ff5b 	bl	8008058 <despiselect>
		if (!spiselect()) return 0xFF;
 80081a2:	f7ff ff69 	bl	8008078 <spiselect>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d101      	bne.n	80081b0 <send_cmd+0x4a>
 80081ac:	23ff      	movs	r3, #255	; 0xff
 80081ae:	e045      	b.n	800823c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80081b0:	79fb      	ldrb	r3, [r7, #7]
 80081b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7ff fee3 	bl	8007f84 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	0e1b      	lsrs	r3, r3, #24
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7ff fedd 	bl	8007f84 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	0c1b      	lsrs	r3, r3, #16
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	4618      	mov	r0, r3
 80081d2:	f7ff fed7 	bl	8007f84 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	0a1b      	lsrs	r3, r3, #8
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	4618      	mov	r0, r3
 80081de:	f7ff fed1 	bl	8007f84 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7ff fecc 	bl	8007f84 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80081ec:	2301      	movs	r3, #1
 80081ee:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80081f0:	79fb      	ldrb	r3, [r7, #7]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d101      	bne.n	80081fa <send_cmd+0x94>
 80081f6:	2395      	movs	r3, #149	; 0x95
 80081f8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80081fa:	79fb      	ldrb	r3, [r7, #7]
 80081fc:	2b08      	cmp	r3, #8
 80081fe:	d101      	bne.n	8008204 <send_cmd+0x9e>
 8008200:	2387      	movs	r3, #135	; 0x87
 8008202:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008204:	7bfb      	ldrb	r3, [r7, #15]
 8008206:	4618      	mov	r0, r3
 8008208:	f7ff febc 	bl	8007f84 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800820c:	79fb      	ldrb	r3, [r7, #7]
 800820e:	2b0c      	cmp	r3, #12
 8008210:	d102      	bne.n	8008218 <send_cmd+0xb2>
 8008212:	20ff      	movs	r0, #255	; 0xff
 8008214:	f7ff feb6 	bl	8007f84 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008218:	230a      	movs	r3, #10
 800821a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800821c:	20ff      	movs	r0, #255	; 0xff
 800821e:	f7ff feb1 	bl	8007f84 <xchg_spi>
 8008222:	4603      	mov	r3, r0
 8008224:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008226:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800822a:	2b00      	cmp	r3, #0
 800822c:	da05      	bge.n	800823a <send_cmd+0xd4>
 800822e:	7bfb      	ldrb	r3, [r7, #15]
 8008230:	3b01      	subs	r3, #1
 8008232:	73fb      	strb	r3, [r7, #15]
 8008234:	7bfb      	ldrb	r3, [r7, #15]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1f0      	bne.n	800821c <send_cmd+0xb6>

	return res;							/* Return received response */
 800823a:	7bbb      	ldrb	r3, [r7, #14]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3710      	adds	r7, #16
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008244:	b590      	push	{r4, r7, lr}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	4603      	mov	r3, r0
 800824c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800824e:	79fb      	ldrb	r3, [r7, #7]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d001      	beq.n	8008258 <USER_SPI_initialize+0x14>
 8008254:	2301      	movs	r3, #1
 8008256:	e0d6      	b.n	8008406 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008258:	4b6d      	ldr	r3, [pc, #436]	; (8008410 <USER_SPI_initialize+0x1cc>)
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	b2db      	uxtb	r3, r3
 800825e:	f003 0302 	and.w	r3, r3, #2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d003      	beq.n	800826e <USER_SPI_initialize+0x2a>
 8008266:	4b6a      	ldr	r3, [pc, #424]	; (8008410 <USER_SPI_initialize+0x1cc>)
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	b2db      	uxtb	r3, r3
 800826c:	e0cb      	b.n	8008406 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800826e:	4b69      	ldr	r3, [pc, #420]	; (8008414 <USER_SPI_initialize+0x1d0>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008278:	4b66      	ldr	r3, [pc, #408]	; (8008414 <USER_SPI_initialize+0x1d0>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8008280:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008282:	230a      	movs	r3, #10
 8008284:	73fb      	strb	r3, [r7, #15]
 8008286:	e005      	b.n	8008294 <USER_SPI_initialize+0x50>
 8008288:	20ff      	movs	r0, #255	; 0xff
 800828a:	f7ff fe7b 	bl	8007f84 <xchg_spi>
 800828e:	7bfb      	ldrb	r3, [r7, #15]
 8008290:	3b01      	subs	r3, #1
 8008292:	73fb      	strb	r3, [r7, #15]
 8008294:	7bfb      	ldrb	r3, [r7, #15]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1f6      	bne.n	8008288 <USER_SPI_initialize+0x44>

	ty = 0;
 800829a:	2300      	movs	r3, #0
 800829c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800829e:	2100      	movs	r1, #0
 80082a0:	2000      	movs	r0, #0
 80082a2:	f7ff ff60 	bl	8008166 <send_cmd>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	f040 808b 	bne.w	80083c4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80082ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80082b2:	f7ff fe3d 	bl	8007f30 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80082b6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80082ba:	2008      	movs	r0, #8
 80082bc:	f7ff ff53 	bl	8008166 <send_cmd>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d151      	bne.n	800836a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80082c6:	2300      	movs	r3, #0
 80082c8:	73fb      	strb	r3, [r7, #15]
 80082ca:	e00d      	b.n	80082e8 <USER_SPI_initialize+0xa4>
 80082cc:	7bfc      	ldrb	r4, [r7, #15]
 80082ce:	20ff      	movs	r0, #255	; 0xff
 80082d0:	f7ff fe58 	bl	8007f84 <xchg_spi>
 80082d4:	4603      	mov	r3, r0
 80082d6:	461a      	mov	r2, r3
 80082d8:	f104 0310 	add.w	r3, r4, #16
 80082dc:	443b      	add	r3, r7
 80082de:	f803 2c08 	strb.w	r2, [r3, #-8]
 80082e2:	7bfb      	ldrb	r3, [r7, #15]
 80082e4:	3301      	adds	r3, #1
 80082e6:	73fb      	strb	r3, [r7, #15]
 80082e8:	7bfb      	ldrb	r3, [r7, #15]
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d9ee      	bls.n	80082cc <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80082ee:	7abb      	ldrb	r3, [r7, #10]
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d167      	bne.n	80083c4 <USER_SPI_initialize+0x180>
 80082f4:	7afb      	ldrb	r3, [r7, #11]
 80082f6:	2baa      	cmp	r3, #170	; 0xaa
 80082f8:	d164      	bne.n	80083c4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80082fa:	bf00      	nop
 80082fc:	f7ff fe2c 	bl	8007f58 <SPI_Timer_Status>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	d007      	beq.n	8008316 <USER_SPI_initialize+0xd2>
 8008306:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800830a:	20a9      	movs	r0, #169	; 0xa9
 800830c:	f7ff ff2b 	bl	8008166 <send_cmd>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1f2      	bne.n	80082fc <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008316:	f7ff fe1f 	bl	8007f58 <SPI_Timer_Status>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d051      	beq.n	80083c4 <USER_SPI_initialize+0x180>
 8008320:	2100      	movs	r1, #0
 8008322:	203a      	movs	r0, #58	; 0x3a
 8008324:	f7ff ff1f 	bl	8008166 <send_cmd>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d14a      	bne.n	80083c4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800832e:	2300      	movs	r3, #0
 8008330:	73fb      	strb	r3, [r7, #15]
 8008332:	e00d      	b.n	8008350 <USER_SPI_initialize+0x10c>
 8008334:	7bfc      	ldrb	r4, [r7, #15]
 8008336:	20ff      	movs	r0, #255	; 0xff
 8008338:	f7ff fe24 	bl	8007f84 <xchg_spi>
 800833c:	4603      	mov	r3, r0
 800833e:	461a      	mov	r2, r3
 8008340:	f104 0310 	add.w	r3, r4, #16
 8008344:	443b      	add	r3, r7
 8008346:	f803 2c08 	strb.w	r2, [r3, #-8]
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	3301      	adds	r3, #1
 800834e:	73fb      	strb	r3, [r7, #15]
 8008350:	7bfb      	ldrb	r3, [r7, #15]
 8008352:	2b03      	cmp	r3, #3
 8008354:	d9ee      	bls.n	8008334 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008356:	7a3b      	ldrb	r3, [r7, #8]
 8008358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800835c:	2b00      	cmp	r3, #0
 800835e:	d001      	beq.n	8008364 <USER_SPI_initialize+0x120>
 8008360:	230c      	movs	r3, #12
 8008362:	e000      	b.n	8008366 <USER_SPI_initialize+0x122>
 8008364:	2304      	movs	r3, #4
 8008366:	737b      	strb	r3, [r7, #13]
 8008368:	e02c      	b.n	80083c4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800836a:	2100      	movs	r1, #0
 800836c:	20a9      	movs	r0, #169	; 0xa9
 800836e:	f7ff fefa 	bl	8008166 <send_cmd>
 8008372:	4603      	mov	r3, r0
 8008374:	2b01      	cmp	r3, #1
 8008376:	d804      	bhi.n	8008382 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008378:	2302      	movs	r3, #2
 800837a:	737b      	strb	r3, [r7, #13]
 800837c:	23a9      	movs	r3, #169	; 0xa9
 800837e:	73bb      	strb	r3, [r7, #14]
 8008380:	e003      	b.n	800838a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008382:	2301      	movs	r3, #1
 8008384:	737b      	strb	r3, [r7, #13]
 8008386:	2301      	movs	r3, #1
 8008388:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800838a:	bf00      	nop
 800838c:	f7ff fde4 	bl	8007f58 <SPI_Timer_Status>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d007      	beq.n	80083a6 <USER_SPI_initialize+0x162>
 8008396:	7bbb      	ldrb	r3, [r7, #14]
 8008398:	2100      	movs	r1, #0
 800839a:	4618      	mov	r0, r3
 800839c:	f7ff fee3 	bl	8008166 <send_cmd>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d1f2      	bne.n	800838c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80083a6:	f7ff fdd7 	bl	8007f58 <SPI_Timer_Status>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d007      	beq.n	80083c0 <USER_SPI_initialize+0x17c>
 80083b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80083b4:	2010      	movs	r0, #16
 80083b6:	f7ff fed6 	bl	8008166 <send_cmd>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d001      	beq.n	80083c4 <USER_SPI_initialize+0x180>
				ty = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80083c4:	4a14      	ldr	r2, [pc, #80]	; (8008418 <USER_SPI_initialize+0x1d4>)
 80083c6:	7b7b      	ldrb	r3, [r7, #13]
 80083c8:	7013      	strb	r3, [r2, #0]
	despiselect();
 80083ca:	f7ff fe45 	bl	8008058 <despiselect>

	if (ty) {			/* OK */
 80083ce:	7b7b      	ldrb	r3, [r7, #13]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d012      	beq.n	80083fa <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80083d4:	4b0f      	ldr	r3, [pc, #60]	; (8008414 <USER_SPI_initialize+0x1d0>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80083de:	4b0d      	ldr	r3, [pc, #52]	; (8008414 <USER_SPI_initialize+0x1d0>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f042 0210 	orr.w	r2, r2, #16
 80083e6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80083e8:	4b09      	ldr	r3, [pc, #36]	; (8008410 <USER_SPI_initialize+0x1cc>)
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	f023 0301 	bic.w	r3, r3, #1
 80083f2:	b2da      	uxtb	r2, r3
 80083f4:	4b06      	ldr	r3, [pc, #24]	; (8008410 <USER_SPI_initialize+0x1cc>)
 80083f6:	701a      	strb	r2, [r3, #0]
 80083f8:	e002      	b.n	8008400 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80083fa:	4b05      	ldr	r3, [pc, #20]	; (8008410 <USER_SPI_initialize+0x1cc>)
 80083fc:	2201      	movs	r2, #1
 80083fe:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008400:	4b03      	ldr	r3, [pc, #12]	; (8008410 <USER_SPI_initialize+0x1cc>)
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	b2db      	uxtb	r3, r3
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	bd90      	pop	{r4, r7, pc}
 800840e:	bf00      	nop
 8008410:	20000024 	.word	0x20000024
 8008414:	20001bf0 	.word	0x20001bf0
 8008418:	20001eac 	.word	0x20001eac

0800841c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800841c:	b480      	push	{r7}
 800841e:	b083      	sub	sp, #12
 8008420:	af00      	add	r7, sp, #0
 8008422:	4603      	mov	r3, r0
 8008424:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008426:	79fb      	ldrb	r3, [r7, #7]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d001      	beq.n	8008430 <USER_SPI_status+0x14>
 800842c:	2301      	movs	r3, #1
 800842e:	e002      	b.n	8008436 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008430:	4b04      	ldr	r3, [pc, #16]	; (8008444 <USER_SPI_status+0x28>)
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	b2db      	uxtb	r3, r3
}
 8008436:	4618      	mov	r0, r3
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	20000024 	.word	0x20000024

08008448 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	60b9      	str	r1, [r7, #8]
 8008450:	607a      	str	r2, [r7, #4]
 8008452:	603b      	str	r3, [r7, #0]
 8008454:	4603      	mov	r3, r0
 8008456:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008458:	7bfb      	ldrb	r3, [r7, #15]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d102      	bne.n	8008464 <USER_SPI_read+0x1c>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <USER_SPI_read+0x20>
 8008464:	2304      	movs	r3, #4
 8008466:	e04d      	b.n	8008504 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008468:	4b28      	ldr	r3, [pc, #160]	; (800850c <USER_SPI_read+0xc4>)
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	b2db      	uxtb	r3, r3
 800846e:	f003 0301 	and.w	r3, r3, #1
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <USER_SPI_read+0x32>
 8008476:	2303      	movs	r3, #3
 8008478:	e044      	b.n	8008504 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800847a:	4b25      	ldr	r3, [pc, #148]	; (8008510 <USER_SPI_read+0xc8>)
 800847c:	781b      	ldrb	r3, [r3, #0]
 800847e:	f003 0308 	and.w	r3, r3, #8
 8008482:	2b00      	cmp	r3, #0
 8008484:	d102      	bne.n	800848c <USER_SPI_read+0x44>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	025b      	lsls	r3, r3, #9
 800848a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d111      	bne.n	80084b6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008492:	6879      	ldr	r1, [r7, #4]
 8008494:	2011      	movs	r0, #17
 8008496:	f7ff fe66 	bl	8008166 <send_cmd>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d129      	bne.n	80084f4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80084a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80084a4:	68b8      	ldr	r0, [r7, #8]
 80084a6:	f7ff fe03 	bl	80080b0 <rcvr_datablock>
 80084aa:	4603      	mov	r3, r0
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d021      	beq.n	80084f4 <USER_SPI_read+0xac>
			count = 0;
 80084b0:	2300      	movs	r3, #0
 80084b2:	603b      	str	r3, [r7, #0]
 80084b4:	e01e      	b.n	80084f4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80084b6:	6879      	ldr	r1, [r7, #4]
 80084b8:	2012      	movs	r0, #18
 80084ba:	f7ff fe54 	bl	8008166 <send_cmd>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d117      	bne.n	80084f4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80084c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80084c8:	68b8      	ldr	r0, [r7, #8]
 80084ca:	f7ff fdf1 	bl	80080b0 <rcvr_datablock>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00a      	beq.n	80084ea <USER_SPI_read+0xa2>
				buff += 512;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80084da:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	3b01      	subs	r3, #1
 80084e0:	603b      	str	r3, [r7, #0]
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1ed      	bne.n	80084c4 <USER_SPI_read+0x7c>
 80084e8:	e000      	b.n	80084ec <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80084ea:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80084ec:	2100      	movs	r1, #0
 80084ee:	200c      	movs	r0, #12
 80084f0:	f7ff fe39 	bl	8008166 <send_cmd>
		}
	}
	despiselect();
 80084f4:	f7ff fdb0 	bl	8008058 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	bf14      	ite	ne
 80084fe:	2301      	movne	r3, #1
 8008500:	2300      	moveq	r3, #0
 8008502:	b2db      	uxtb	r3, r3
}
 8008504:	4618      	mov	r0, r3
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}
 800850c:	20000024 	.word	0x20000024
 8008510:	20001eac 	.word	0x20001eac

08008514 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	60b9      	str	r1, [r7, #8]
 800851c:	607a      	str	r2, [r7, #4]
 800851e:	603b      	str	r3, [r7, #0]
 8008520:	4603      	mov	r3, r0
 8008522:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008524:	7bfb      	ldrb	r3, [r7, #15]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d102      	bne.n	8008530 <USER_SPI_write+0x1c>
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d101      	bne.n	8008534 <USER_SPI_write+0x20>
 8008530:	2304      	movs	r3, #4
 8008532:	e063      	b.n	80085fc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008534:	4b33      	ldr	r3, [pc, #204]	; (8008604 <USER_SPI_write+0xf0>)
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	b2db      	uxtb	r3, r3
 800853a:	f003 0301 	and.w	r3, r3, #1
 800853e:	2b00      	cmp	r3, #0
 8008540:	d001      	beq.n	8008546 <USER_SPI_write+0x32>
 8008542:	2303      	movs	r3, #3
 8008544:	e05a      	b.n	80085fc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8008546:	4b2f      	ldr	r3, [pc, #188]	; (8008604 <USER_SPI_write+0xf0>)
 8008548:	781b      	ldrb	r3, [r3, #0]
 800854a:	b2db      	uxtb	r3, r3
 800854c:	f003 0304 	and.w	r3, r3, #4
 8008550:	2b00      	cmp	r3, #0
 8008552:	d001      	beq.n	8008558 <USER_SPI_write+0x44>
 8008554:	2302      	movs	r3, #2
 8008556:	e051      	b.n	80085fc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8008558:	4b2b      	ldr	r3, [pc, #172]	; (8008608 <USER_SPI_write+0xf4>)
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	f003 0308 	and.w	r3, r3, #8
 8008560:	2b00      	cmp	r3, #0
 8008562:	d102      	bne.n	800856a <USER_SPI_write+0x56>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	025b      	lsls	r3, r3, #9
 8008568:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d110      	bne.n	8008592 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8008570:	6879      	ldr	r1, [r7, #4]
 8008572:	2018      	movs	r0, #24
 8008574:	f7ff fdf7 	bl	8008166 <send_cmd>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d136      	bne.n	80085ec <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800857e:	21fe      	movs	r1, #254	; 0xfe
 8008580:	68b8      	ldr	r0, [r7, #8]
 8008582:	f7ff fdbe 	bl	8008102 <xmit_datablock>
 8008586:	4603      	mov	r3, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	d02f      	beq.n	80085ec <USER_SPI_write+0xd8>
			count = 0;
 800858c:	2300      	movs	r3, #0
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	e02c      	b.n	80085ec <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008592:	4b1d      	ldr	r3, [pc, #116]	; (8008608 <USER_SPI_write+0xf4>)
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	f003 0306 	and.w	r3, r3, #6
 800859a:	2b00      	cmp	r3, #0
 800859c:	d003      	beq.n	80085a6 <USER_SPI_write+0x92>
 800859e:	6839      	ldr	r1, [r7, #0]
 80085a0:	2097      	movs	r0, #151	; 0x97
 80085a2:	f7ff fde0 	bl	8008166 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80085a6:	6879      	ldr	r1, [r7, #4]
 80085a8:	2019      	movs	r0, #25
 80085aa:	f7ff fddc 	bl	8008166 <send_cmd>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d11b      	bne.n	80085ec <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80085b4:	21fc      	movs	r1, #252	; 0xfc
 80085b6:	68b8      	ldr	r0, [r7, #8]
 80085b8:	f7ff fda3 	bl	8008102 <xmit_datablock>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00a      	beq.n	80085d8 <USER_SPI_write+0xc4>
				buff += 512;
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80085c8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	603b      	str	r3, [r7, #0]
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d1ee      	bne.n	80085b4 <USER_SPI_write+0xa0>
 80085d6:	e000      	b.n	80085da <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80085d8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80085da:	21fd      	movs	r1, #253	; 0xfd
 80085dc:	2000      	movs	r0, #0
 80085de:	f7ff fd90 	bl	8008102 <xmit_datablock>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d101      	bne.n	80085ec <USER_SPI_write+0xd8>
 80085e8:	2301      	movs	r3, #1
 80085ea:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80085ec:	f7ff fd34 	bl	8008058 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	bf14      	ite	ne
 80085f6:	2301      	movne	r3, #1
 80085f8:	2300      	moveq	r3, #0
 80085fa:	b2db      	uxtb	r3, r3
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3710      	adds	r7, #16
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}
 8008604:	20000024 	.word	0x20000024
 8008608:	20001eac 	.word	0x20001eac

0800860c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b08c      	sub	sp, #48	; 0x30
 8008610:	af00      	add	r7, sp, #0
 8008612:	4603      	mov	r3, r0
 8008614:	603a      	str	r2, [r7, #0]
 8008616:	71fb      	strb	r3, [r7, #7]
 8008618:	460b      	mov	r3, r1
 800861a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800861c:	79fb      	ldrb	r3, [r7, #7]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d001      	beq.n	8008626 <USER_SPI_ioctl+0x1a>
 8008622:	2304      	movs	r3, #4
 8008624:	e15a      	b.n	80088dc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008626:	4baf      	ldr	r3, [pc, #700]	; (80088e4 <USER_SPI_ioctl+0x2d8>)
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	b2db      	uxtb	r3, r3
 800862c:	f003 0301 	and.w	r3, r3, #1
 8008630:	2b00      	cmp	r3, #0
 8008632:	d001      	beq.n	8008638 <USER_SPI_ioctl+0x2c>
 8008634:	2303      	movs	r3, #3
 8008636:	e151      	b.n	80088dc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800863e:	79bb      	ldrb	r3, [r7, #6]
 8008640:	2b04      	cmp	r3, #4
 8008642:	f200 8136 	bhi.w	80088b2 <USER_SPI_ioctl+0x2a6>
 8008646:	a201      	add	r2, pc, #4	; (adr r2, 800864c <USER_SPI_ioctl+0x40>)
 8008648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864c:	08008661 	.word	0x08008661
 8008650:	08008675 	.word	0x08008675
 8008654:	080088b3 	.word	0x080088b3
 8008658:	08008721 	.word	0x08008721
 800865c:	08008817 	.word	0x08008817
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008660:	f7ff fd0a 	bl	8008078 <spiselect>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	f000 8127 	beq.w	80088ba <USER_SPI_ioctl+0x2ae>
 800866c:	2300      	movs	r3, #0
 800866e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8008672:	e122      	b.n	80088ba <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8008674:	2100      	movs	r1, #0
 8008676:	2009      	movs	r0, #9
 8008678:	f7ff fd75 	bl	8008166 <send_cmd>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	f040 811d 	bne.w	80088be <USER_SPI_ioctl+0x2b2>
 8008684:	f107 030c 	add.w	r3, r7, #12
 8008688:	2110      	movs	r1, #16
 800868a:	4618      	mov	r0, r3
 800868c:	f7ff fd10 	bl	80080b0 <rcvr_datablock>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	f000 8113 	beq.w	80088be <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008698:	7b3b      	ldrb	r3, [r7, #12]
 800869a:	099b      	lsrs	r3, r3, #6
 800869c:	b2db      	uxtb	r3, r3
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d111      	bne.n	80086c6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80086a2:	7d7b      	ldrb	r3, [r7, #21]
 80086a4:	461a      	mov	r2, r3
 80086a6:	7d3b      	ldrb	r3, [r7, #20]
 80086a8:	021b      	lsls	r3, r3, #8
 80086aa:	4413      	add	r3, r2
 80086ac:	461a      	mov	r2, r3
 80086ae:	7cfb      	ldrb	r3, [r7, #19]
 80086b0:	041b      	lsls	r3, r3, #16
 80086b2:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80086b6:	4413      	add	r3, r2
 80086b8:	3301      	adds	r3, #1
 80086ba:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	029a      	lsls	r2, r3, #10
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	601a      	str	r2, [r3, #0]
 80086c4:	e028      	b.n	8008718 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80086c6:	7c7b      	ldrb	r3, [r7, #17]
 80086c8:	f003 030f 	and.w	r3, r3, #15
 80086cc:	b2da      	uxtb	r2, r3
 80086ce:	7dbb      	ldrb	r3, [r7, #22]
 80086d0:	09db      	lsrs	r3, r3, #7
 80086d2:	b2db      	uxtb	r3, r3
 80086d4:	4413      	add	r3, r2
 80086d6:	b2da      	uxtb	r2, r3
 80086d8:	7d7b      	ldrb	r3, [r7, #21]
 80086da:	005b      	lsls	r3, r3, #1
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	f003 0306 	and.w	r3, r3, #6
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	4413      	add	r3, r2
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	3302      	adds	r3, #2
 80086ea:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80086ee:	7d3b      	ldrb	r3, [r7, #20]
 80086f0:	099b      	lsrs	r3, r3, #6
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	461a      	mov	r2, r3
 80086f6:	7cfb      	ldrb	r3, [r7, #19]
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	441a      	add	r2, r3
 80086fc:	7cbb      	ldrb	r3, [r7, #18]
 80086fe:	029b      	lsls	r3, r3, #10
 8008700:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008704:	4413      	add	r3, r2
 8008706:	3301      	adds	r3, #1
 8008708:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800870a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800870e:	3b09      	subs	r3, #9
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	409a      	lsls	r2, r3
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800871e:	e0ce      	b.n	80088be <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008720:	4b71      	ldr	r3, [pc, #452]	; (80088e8 <USER_SPI_ioctl+0x2dc>)
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	f003 0304 	and.w	r3, r3, #4
 8008728:	2b00      	cmp	r3, #0
 800872a:	d031      	beq.n	8008790 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800872c:	2100      	movs	r1, #0
 800872e:	208d      	movs	r0, #141	; 0x8d
 8008730:	f7ff fd19 	bl	8008166 <send_cmd>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	f040 80c3 	bne.w	80088c2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800873c:	20ff      	movs	r0, #255	; 0xff
 800873e:	f7ff fc21 	bl	8007f84 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008742:	f107 030c 	add.w	r3, r7, #12
 8008746:	2110      	movs	r1, #16
 8008748:	4618      	mov	r0, r3
 800874a:	f7ff fcb1 	bl	80080b0 <rcvr_datablock>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	f000 80b6 	beq.w	80088c2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8008756:	2330      	movs	r3, #48	; 0x30
 8008758:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800875c:	e007      	b.n	800876e <USER_SPI_ioctl+0x162>
 800875e:	20ff      	movs	r0, #255	; 0xff
 8008760:	f7ff fc10 	bl	8007f84 <xchg_spi>
 8008764:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008768:	3b01      	subs	r3, #1
 800876a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800876e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1f3      	bne.n	800875e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008776:	7dbb      	ldrb	r3, [r7, #22]
 8008778:	091b      	lsrs	r3, r3, #4
 800877a:	b2db      	uxtb	r3, r3
 800877c:	461a      	mov	r2, r3
 800877e:	2310      	movs	r3, #16
 8008780:	fa03 f202 	lsl.w	r2, r3, r2
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008788:	2300      	movs	r3, #0
 800878a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800878e:	e098      	b.n	80088c2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008790:	2100      	movs	r1, #0
 8008792:	2009      	movs	r0, #9
 8008794:	f7ff fce7 	bl	8008166 <send_cmd>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	f040 8091 	bne.w	80088c2 <USER_SPI_ioctl+0x2b6>
 80087a0:	f107 030c 	add.w	r3, r7, #12
 80087a4:	2110      	movs	r1, #16
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7ff fc82 	bl	80080b0 <rcvr_datablock>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f000 8087 	beq.w	80088c2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80087b4:	4b4c      	ldr	r3, [pc, #304]	; (80088e8 <USER_SPI_ioctl+0x2dc>)
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	f003 0302 	and.w	r3, r3, #2
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d012      	beq.n	80087e6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80087c0:	7dbb      	ldrb	r3, [r7, #22]
 80087c2:	005b      	lsls	r3, r3, #1
 80087c4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80087c8:	7dfa      	ldrb	r2, [r7, #23]
 80087ca:	09d2      	lsrs	r2, r2, #7
 80087cc:	b2d2      	uxtb	r2, r2
 80087ce:	4413      	add	r3, r2
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	7e7b      	ldrb	r3, [r7, #25]
 80087d4:	099b      	lsrs	r3, r3, #6
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	3b01      	subs	r3, #1
 80087da:	fa02 f303 	lsl.w	r3, r2, r3
 80087de:	461a      	mov	r2, r3
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	e013      	b.n	800880e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80087e6:	7dbb      	ldrb	r3, [r7, #22]
 80087e8:	109b      	asrs	r3, r3, #2
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	f003 031f 	and.w	r3, r3, #31
 80087f0:	3301      	adds	r3, #1
 80087f2:	7dfa      	ldrb	r2, [r7, #23]
 80087f4:	00d2      	lsls	r2, r2, #3
 80087f6:	f002 0218 	and.w	r2, r2, #24
 80087fa:	7df9      	ldrb	r1, [r7, #23]
 80087fc:	0949      	lsrs	r1, r1, #5
 80087fe:	b2c9      	uxtb	r1, r1
 8008800:	440a      	add	r2, r1
 8008802:	3201      	adds	r2, #1
 8008804:	fb02 f303 	mul.w	r3, r2, r3
 8008808:	461a      	mov	r2, r3
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8008814:	e055      	b.n	80088c2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008816:	4b34      	ldr	r3, [pc, #208]	; (80088e8 <USER_SPI_ioctl+0x2dc>)
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	f003 0306 	and.w	r3, r3, #6
 800881e:	2b00      	cmp	r3, #0
 8008820:	d051      	beq.n	80088c6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008822:	f107 020c 	add.w	r2, r7, #12
 8008826:	79fb      	ldrb	r3, [r7, #7]
 8008828:	210b      	movs	r1, #11
 800882a:	4618      	mov	r0, r3
 800882c:	f7ff feee 	bl	800860c <USER_SPI_ioctl>
 8008830:	4603      	mov	r3, r0
 8008832:	2b00      	cmp	r3, #0
 8008834:	d149      	bne.n	80088ca <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008836:	7b3b      	ldrb	r3, [r7, #12]
 8008838:	099b      	lsrs	r3, r3, #6
 800883a:	b2db      	uxtb	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	d104      	bne.n	800884a <USER_SPI_ioctl+0x23e>
 8008840:	7dbb      	ldrb	r3, [r7, #22]
 8008842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008846:	2b00      	cmp	r3, #0
 8008848:	d041      	beq.n	80088ce <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	623b      	str	r3, [r7, #32]
 800884e:	6a3b      	ldr	r3, [r7, #32]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	62bb      	str	r3, [r7, #40]	; 0x28
 8008854:	6a3b      	ldr	r3, [r7, #32]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800885a:	4b23      	ldr	r3, [pc, #140]	; (80088e8 <USER_SPI_ioctl+0x2dc>)
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	f003 0308 	and.w	r3, r3, #8
 8008862:	2b00      	cmp	r3, #0
 8008864:	d105      	bne.n	8008872 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008868:	025b      	lsls	r3, r3, #9
 800886a:	62bb      	str	r3, [r7, #40]	; 0x28
 800886c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886e:	025b      	lsls	r3, r3, #9
 8008870:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008872:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008874:	2020      	movs	r0, #32
 8008876:	f7ff fc76 	bl	8008166 <send_cmd>
 800887a:	4603      	mov	r3, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d128      	bne.n	80088d2 <USER_SPI_ioctl+0x2c6>
 8008880:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008882:	2021      	movs	r0, #33	; 0x21
 8008884:	f7ff fc6f 	bl	8008166 <send_cmd>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d121      	bne.n	80088d2 <USER_SPI_ioctl+0x2c6>
 800888e:	2100      	movs	r1, #0
 8008890:	2026      	movs	r0, #38	; 0x26
 8008892:	f7ff fc68 	bl	8008166 <send_cmd>
 8008896:	4603      	mov	r3, r0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d11a      	bne.n	80088d2 <USER_SPI_ioctl+0x2c6>
 800889c:	f247 5030 	movw	r0, #30000	; 0x7530
 80088a0:	f7ff fbb6 	bl	8008010 <wait_ready>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d013      	beq.n	80088d2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80088aa:	2300      	movs	r3, #0
 80088ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80088b0:	e00f      	b.n	80088d2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80088b2:	2304      	movs	r3, #4
 80088b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80088b8:	e00c      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		break;
 80088ba:	bf00      	nop
 80088bc:	e00a      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		break;
 80088be:	bf00      	nop
 80088c0:	e008      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		break;
 80088c2:	bf00      	nop
 80088c4:	e006      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80088c6:	bf00      	nop
 80088c8:	e004      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80088ca:	bf00      	nop
 80088cc:	e002      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80088ce:	bf00      	nop
 80088d0:	e000      	b.n	80088d4 <USER_SPI_ioctl+0x2c8>
		break;
 80088d2:	bf00      	nop
	}

	despiselect();
 80088d4:	f7ff fbc0 	bl	8008058 <despiselect>

	return res;
 80088d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3730      	adds	r7, #48	; 0x30
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	20000024 	.word	0x20000024
 80088e8:	20001eac 	.word	0x20001eac

080088ec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	4603      	mov	r3, r0
 80088f4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80088f6:	79fb      	ldrb	r3, [r7, #7]
 80088f8:	4a08      	ldr	r2, [pc, #32]	; (800891c <disk_status+0x30>)
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	4413      	add	r3, r2
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	79fa      	ldrb	r2, [r7, #7]
 8008904:	4905      	ldr	r1, [pc, #20]	; (800891c <disk_status+0x30>)
 8008906:	440a      	add	r2, r1
 8008908:	7a12      	ldrb	r2, [r2, #8]
 800890a:	4610      	mov	r0, r2
 800890c:	4798      	blx	r3
 800890e:	4603      	mov	r3, r0
 8008910:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008912:	7bfb      	ldrb	r3, [r7, #15]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	20001ee0 	.word	0x20001ee0

08008920 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	4603      	mov	r3, r0
 8008928:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800892a:	2300      	movs	r3, #0
 800892c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800892e:	79fb      	ldrb	r3, [r7, #7]
 8008930:	4a0d      	ldr	r2, [pc, #52]	; (8008968 <disk_initialize+0x48>)
 8008932:	5cd3      	ldrb	r3, [r2, r3]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d111      	bne.n	800895c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008938:	79fb      	ldrb	r3, [r7, #7]
 800893a:	4a0b      	ldr	r2, [pc, #44]	; (8008968 <disk_initialize+0x48>)
 800893c:	2101      	movs	r1, #1
 800893e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008940:	79fb      	ldrb	r3, [r7, #7]
 8008942:	4a09      	ldr	r2, [pc, #36]	; (8008968 <disk_initialize+0x48>)
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	79fa      	ldrb	r2, [r7, #7]
 800894e:	4906      	ldr	r1, [pc, #24]	; (8008968 <disk_initialize+0x48>)
 8008950:	440a      	add	r2, r1
 8008952:	7a12      	ldrb	r2, [r2, #8]
 8008954:	4610      	mov	r0, r2
 8008956:	4798      	blx	r3
 8008958:	4603      	mov	r3, r0
 800895a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800895c:	7bfb      	ldrb	r3, [r7, #15]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	20001ee0 	.word	0x20001ee0

0800896c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800896c:	b590      	push	{r4, r7, lr}
 800896e:	b087      	sub	sp, #28
 8008970:	af00      	add	r7, sp, #0
 8008972:	60b9      	str	r1, [r7, #8]
 8008974:	607a      	str	r2, [r7, #4]
 8008976:	603b      	str	r3, [r7, #0]
 8008978:	4603      	mov	r3, r0
 800897a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800897c:	7bfb      	ldrb	r3, [r7, #15]
 800897e:	4a0a      	ldr	r2, [pc, #40]	; (80089a8 <disk_read+0x3c>)
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	4413      	add	r3, r2
 8008984:	685b      	ldr	r3, [r3, #4]
 8008986:	689c      	ldr	r4, [r3, #8]
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	4a07      	ldr	r2, [pc, #28]	; (80089a8 <disk_read+0x3c>)
 800898c:	4413      	add	r3, r2
 800898e:	7a18      	ldrb	r0, [r3, #8]
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	68b9      	ldr	r1, [r7, #8]
 8008996:	47a0      	blx	r4
 8008998:	4603      	mov	r3, r0
 800899a:	75fb      	strb	r3, [r7, #23]
  return res;
 800899c:	7dfb      	ldrb	r3, [r7, #23]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	371c      	adds	r7, #28
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd90      	pop	{r4, r7, pc}
 80089a6:	bf00      	nop
 80089a8:	20001ee0 	.word	0x20001ee0

080089ac <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80089ac:	b590      	push	{r4, r7, lr}
 80089ae:	b087      	sub	sp, #28
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60b9      	str	r1, [r7, #8]
 80089b4:	607a      	str	r2, [r7, #4]
 80089b6:	603b      	str	r3, [r7, #0]
 80089b8:	4603      	mov	r3, r0
 80089ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80089bc:	7bfb      	ldrb	r3, [r7, #15]
 80089be:	4a0a      	ldr	r2, [pc, #40]	; (80089e8 <disk_write+0x3c>)
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	4413      	add	r3, r2
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	68dc      	ldr	r4, [r3, #12]
 80089c8:	7bfb      	ldrb	r3, [r7, #15]
 80089ca:	4a07      	ldr	r2, [pc, #28]	; (80089e8 <disk_write+0x3c>)
 80089cc:	4413      	add	r3, r2
 80089ce:	7a18      	ldrb	r0, [r3, #8]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	68b9      	ldr	r1, [r7, #8]
 80089d6:	47a0      	blx	r4
 80089d8:	4603      	mov	r3, r0
 80089da:	75fb      	strb	r3, [r7, #23]
  return res;
 80089dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80089de:	4618      	mov	r0, r3
 80089e0:	371c      	adds	r7, #28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd90      	pop	{r4, r7, pc}
 80089e6:	bf00      	nop
 80089e8:	20001ee0 	.word	0x20001ee0

080089ec <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	4603      	mov	r3, r0
 80089f4:	603a      	str	r2, [r7, #0]
 80089f6:	71fb      	strb	r3, [r7, #7]
 80089f8:	460b      	mov	r3, r1
 80089fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80089fc:	79fb      	ldrb	r3, [r7, #7]
 80089fe:	4a09      	ldr	r2, [pc, #36]	; (8008a24 <disk_ioctl+0x38>)
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	4413      	add	r3, r2
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	79fa      	ldrb	r2, [r7, #7]
 8008a0a:	4906      	ldr	r1, [pc, #24]	; (8008a24 <disk_ioctl+0x38>)
 8008a0c:	440a      	add	r2, r1
 8008a0e:	7a10      	ldrb	r0, [r2, #8]
 8008a10:	79b9      	ldrb	r1, [r7, #6]
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	4798      	blx	r3
 8008a16:	4603      	mov	r3, r0
 8008a18:	73fb      	strb	r3, [r7, #15]
  return res;
 8008a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3710      	adds	r7, #16
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}
 8008a24:	20001ee0 	.word	0x20001ee0

08008a28 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	3301      	adds	r3, #1
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008a38:	89fb      	ldrh	r3, [r7, #14]
 8008a3a:	021b      	lsls	r3, r3, #8
 8008a3c:	b21a      	sxth	r2, r3
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	b21b      	sxth	r3, r3
 8008a44:	4313      	orrs	r3, r2
 8008a46:	b21b      	sxth	r3, r3
 8008a48:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008a4a:	89fb      	ldrh	r3, [r7, #14]
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3714      	adds	r7, #20
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	3303      	adds	r3, #3
 8008a64:	781b      	ldrb	r3, [r3, #0]
 8008a66:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	021b      	lsls	r3, r3, #8
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	3202      	adds	r2, #2
 8008a70:	7812      	ldrb	r2, [r2, #0]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	021b      	lsls	r3, r3, #8
 8008a7a:	687a      	ldr	r2, [r7, #4]
 8008a7c:	3201      	adds	r2, #1
 8008a7e:	7812      	ldrb	r2, [r2, #0]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	021b      	lsls	r3, r3, #8
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	7812      	ldrb	r2, [r2, #0]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	60fb      	str	r3, [r7, #12]
	return rv;
 8008a90:	68fb      	ldr	r3, [r7, #12]
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3714      	adds	r7, #20
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr

08008a9e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008a9e:	b480      	push	{r7}
 8008aa0:	b083      	sub	sp, #12
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
 8008aa6:	460b      	mov	r3, r1
 8008aa8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	1c5a      	adds	r2, r3, #1
 8008aae:	607a      	str	r2, [r7, #4]
 8008ab0:	887a      	ldrh	r2, [r7, #2]
 8008ab2:	b2d2      	uxtb	r2, r2
 8008ab4:	701a      	strb	r2, [r3, #0]
 8008ab6:	887b      	ldrh	r3, [r7, #2]
 8008ab8:	0a1b      	lsrs	r3, r3, #8
 8008aba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	1c5a      	adds	r2, r3, #1
 8008ac0:	607a      	str	r2, [r7, #4]
 8008ac2:	887a      	ldrh	r2, [r7, #2]
 8008ac4:	b2d2      	uxtb	r2, r2
 8008ac6:	701a      	strb	r2, [r3, #0]
}
 8008ac8:	bf00      	nop
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	607a      	str	r2, [r7, #4]
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	b2d2      	uxtb	r2, r2
 8008ae8:	701a      	strb	r2, [r3, #0]
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	0a1b      	lsrs	r3, r3, #8
 8008aee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	1c5a      	adds	r2, r3, #1
 8008af4:	607a      	str	r2, [r7, #4]
 8008af6:	683a      	ldr	r2, [r7, #0]
 8008af8:	b2d2      	uxtb	r2, r2
 8008afa:	701a      	strb	r2, [r3, #0]
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	0a1b      	lsrs	r3, r3, #8
 8008b00:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	1c5a      	adds	r2, r3, #1
 8008b06:	607a      	str	r2, [r7, #4]
 8008b08:	683a      	ldr	r2, [r7, #0]
 8008b0a:	b2d2      	uxtb	r2, r2
 8008b0c:	701a      	strb	r2, [r3, #0]
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	0a1b      	lsrs	r3, r3, #8
 8008b12:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	1c5a      	adds	r2, r3, #1
 8008b18:	607a      	str	r2, [r7, #4]
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	b2d2      	uxtb	r2, r2
 8008b1e:	701a      	strb	r2, [r3, #0]
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008b2c:	b480      	push	{r7}
 8008b2e:	b087      	sub	sp, #28
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00d      	beq.n	8008b62 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	1c53      	adds	r3, r2, #1
 8008b4a:	613b      	str	r3, [r7, #16]
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	1c59      	adds	r1, r3, #1
 8008b50:	6179      	str	r1, [r7, #20]
 8008b52:	7812      	ldrb	r2, [r2, #0]
 8008b54:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	3b01      	subs	r3, #1
 8008b5a:	607b      	str	r3, [r7, #4]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d1f1      	bne.n	8008b46 <mem_cpy+0x1a>
	}
}
 8008b62:	bf00      	nop
 8008b64:	371c      	adds	r7, #28
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008b6e:	b480      	push	{r7}
 8008b70:	b087      	sub	sp, #28
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	60f8      	str	r0, [r7, #12]
 8008b76:	60b9      	str	r1, [r7, #8]
 8008b78:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	1c5a      	adds	r2, r3, #1
 8008b82:	617a      	str	r2, [r7, #20]
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	b2d2      	uxtb	r2, r2
 8008b88:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	607b      	str	r3, [r7, #4]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1f3      	bne.n	8008b7e <mem_set+0x10>
}
 8008b96:	bf00      	nop
 8008b98:	bf00      	nop
 8008b9a:	371c      	adds	r7, #28
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008ba4:	b480      	push	{r7}
 8008ba6:	b089      	sub	sp, #36	; 0x24
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	61fb      	str	r3, [r7, #28]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	1c5a      	adds	r2, r3, #1
 8008bc0:	61fa      	str	r2, [r7, #28]
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	1c5a      	adds	r2, r3, #1
 8008bca:	61ba      	str	r2, [r7, #24]
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	1acb      	subs	r3, r1, r3
 8008bd0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	607b      	str	r3, [r7, #4]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d002      	beq.n	8008be4 <mem_cmp+0x40>
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d0eb      	beq.n	8008bbc <mem_cmp+0x18>

	return r;
 8008be4:	697b      	ldr	r3, [r7, #20]
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3724      	adds	r7, #36	; 0x24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr

08008bf2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008bf2:	b480      	push	{r7}
 8008bf4:	b083      	sub	sp, #12
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
 8008bfa:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008bfc:	e002      	b.n	8008c04 <chk_chr+0x12>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	3301      	adds	r3, #1
 8008c02:	607b      	str	r3, [r7, #4]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d005      	beq.n	8008c18 <chk_chr+0x26>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	461a      	mov	r2, r3
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d1f2      	bne.n	8008bfe <chk_chr+0xc>
	return *str;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	781b      	ldrb	r3, [r3, #0]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d009      	beq.n	8008c4a <lock_fs+0x22>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f002 f87f 	bl	800ad3e <ff_req_grant>
 8008c40:	4603      	mov	r3, r0
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d001      	beq.n	8008c4a <lock_fs+0x22>
 8008c46:	2301      	movs	r3, #1
 8008c48:	e000      	b.n	8008c4c <lock_fs+0x24>
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3708      	adds	r7, #8
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b082      	sub	sp, #8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00d      	beq.n	8008c82 <unlock_fs+0x2e>
 8008c66:	78fb      	ldrb	r3, [r7, #3]
 8008c68:	2b0c      	cmp	r3, #12
 8008c6a:	d00a      	beq.n	8008c82 <unlock_fs+0x2e>
 8008c6c:	78fb      	ldrb	r3, [r7, #3]
 8008c6e:	2b0b      	cmp	r3, #11
 8008c70:	d007      	beq.n	8008c82 <unlock_fs+0x2e>
 8008c72:	78fb      	ldrb	r3, [r7, #3]
 8008c74:	2b0f      	cmp	r3, #15
 8008c76:	d004      	beq.n	8008c82 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	68db      	ldr	r3, [r3, #12]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f002 f873 	bl	800ad68 <ff_rel_grant>
	}
}
 8008c82:	bf00      	nop
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
	...

08008c8c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008c96:	2300      	movs	r3, #0
 8008c98:	60bb      	str	r3, [r7, #8]
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	60fb      	str	r3, [r7, #12]
 8008c9e:	e029      	b.n	8008cf4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008ca0:	4a27      	ldr	r2, [pc, #156]	; (8008d40 <chk_lock+0xb4>)
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	011b      	lsls	r3, r3, #4
 8008ca6:	4413      	add	r3, r2
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d01d      	beq.n	8008cea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008cae:	4a24      	ldr	r2, [pc, #144]	; (8008d40 <chk_lock+0xb4>)
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	011b      	lsls	r3, r3, #4
 8008cb4:	4413      	add	r3, r2
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d116      	bne.n	8008cee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008cc0:	4a1f      	ldr	r2, [pc, #124]	; (8008d40 <chk_lock+0xb4>)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	011b      	lsls	r3, r3, #4
 8008cc6:	4413      	add	r3, r2
 8008cc8:	3304      	adds	r3, #4
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d10c      	bne.n	8008cee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008cd4:	4a1a      	ldr	r2, [pc, #104]	; (8008d40 <chk_lock+0xb4>)
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	011b      	lsls	r3, r3, #4
 8008cda:	4413      	add	r3, r2
 8008cdc:	3308      	adds	r3, #8
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d102      	bne.n	8008cee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008ce8:	e007      	b.n	8008cfa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008cea:	2301      	movs	r3, #1
 8008cec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	60fb      	str	r3, [r7, #12]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d9d2      	bls.n	8008ca0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d109      	bne.n	8008d14 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d102      	bne.n	8008d0c <chk_lock+0x80>
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	2b02      	cmp	r3, #2
 8008d0a:	d101      	bne.n	8008d10 <chk_lock+0x84>
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	e010      	b.n	8008d32 <chk_lock+0xa6>
 8008d10:	2312      	movs	r3, #18
 8008d12:	e00e      	b.n	8008d32 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d108      	bne.n	8008d2c <chk_lock+0xa0>
 8008d1a:	4a09      	ldr	r2, [pc, #36]	; (8008d40 <chk_lock+0xb4>)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	011b      	lsls	r3, r3, #4
 8008d20:	4413      	add	r3, r2
 8008d22:	330c      	adds	r3, #12
 8008d24:	881b      	ldrh	r3, [r3, #0]
 8008d26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d2a:	d101      	bne.n	8008d30 <chk_lock+0xa4>
 8008d2c:	2310      	movs	r3, #16
 8008d2e:	e000      	b.n	8008d32 <chk_lock+0xa6>
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3714      	adds	r7, #20
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr
 8008d3e:	bf00      	nop
 8008d40:	20001ec0 	.word	0x20001ec0

08008d44 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	607b      	str	r3, [r7, #4]
 8008d4e:	e002      	b.n	8008d56 <enq_lock+0x12>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	3301      	adds	r3, #1
 8008d54:	607b      	str	r3, [r7, #4]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d806      	bhi.n	8008d6a <enq_lock+0x26>
 8008d5c:	4a09      	ldr	r2, [pc, #36]	; (8008d84 <enq_lock+0x40>)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	011b      	lsls	r3, r3, #4
 8008d62:	4413      	add	r3, r2
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1f2      	bne.n	8008d50 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	bf14      	ite	ne
 8008d70:	2301      	movne	r3, #1
 8008d72:	2300      	moveq	r3, #0
 8008d74:	b2db      	uxtb	r3, r3
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	370c      	adds	r7, #12
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	20001ec0 	.word	0x20001ec0

08008d88 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008d92:	2300      	movs	r3, #0
 8008d94:	60fb      	str	r3, [r7, #12]
 8008d96:	e01f      	b.n	8008dd8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008d98:	4a41      	ldr	r2, [pc, #260]	; (8008ea0 <inc_lock+0x118>)
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	011b      	lsls	r3, r3, #4
 8008d9e:	4413      	add	r3, r2
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d113      	bne.n	8008dd2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008daa:	4a3d      	ldr	r2, [pc, #244]	; (8008ea0 <inc_lock+0x118>)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	011b      	lsls	r3, r3, #4
 8008db0:	4413      	add	r3, r2
 8008db2:	3304      	adds	r3, #4
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d109      	bne.n	8008dd2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008dbe:	4a38      	ldr	r2, [pc, #224]	; (8008ea0 <inc_lock+0x118>)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	011b      	lsls	r3, r3, #4
 8008dc4:	4413      	add	r3, r2
 8008dc6:	3308      	adds	r3, #8
 8008dc8:	681a      	ldr	r2, [r3, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d006      	beq.n	8008de0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	60fb      	str	r3, [r7, #12]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d9dc      	bls.n	8008d98 <inc_lock+0x10>
 8008dde:	e000      	b.n	8008de2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008de0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2b02      	cmp	r3, #2
 8008de6:	d132      	bne.n	8008e4e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008de8:	2300      	movs	r3, #0
 8008dea:	60fb      	str	r3, [r7, #12]
 8008dec:	e002      	b.n	8008df4 <inc_lock+0x6c>
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	3301      	adds	r3, #1
 8008df2:	60fb      	str	r3, [r7, #12]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d806      	bhi.n	8008e08 <inc_lock+0x80>
 8008dfa:	4a29      	ldr	r2, [pc, #164]	; (8008ea0 <inc_lock+0x118>)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	011b      	lsls	r3, r3, #4
 8008e00:	4413      	add	r3, r2
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1f2      	bne.n	8008dee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d101      	bne.n	8008e12 <inc_lock+0x8a>
 8008e0e:	2300      	movs	r3, #0
 8008e10:	e040      	b.n	8008e94 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	4922      	ldr	r1, [pc, #136]	; (8008ea0 <inc_lock+0x118>)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	011b      	lsls	r3, r3, #4
 8008e1c:	440b      	add	r3, r1
 8008e1e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	689a      	ldr	r2, [r3, #8]
 8008e24:	491e      	ldr	r1, [pc, #120]	; (8008ea0 <inc_lock+0x118>)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	011b      	lsls	r3, r3, #4
 8008e2a:	440b      	add	r3, r1
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	695a      	ldr	r2, [r3, #20]
 8008e34:	491a      	ldr	r1, [pc, #104]	; (8008ea0 <inc_lock+0x118>)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	011b      	lsls	r3, r3, #4
 8008e3a:	440b      	add	r3, r1
 8008e3c:	3308      	adds	r3, #8
 8008e3e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008e40:	4a17      	ldr	r2, [pc, #92]	; (8008ea0 <inc_lock+0x118>)
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	011b      	lsls	r3, r3, #4
 8008e46:	4413      	add	r3, r2
 8008e48:	330c      	adds	r3, #12
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d009      	beq.n	8008e68 <inc_lock+0xe0>
 8008e54:	4a12      	ldr	r2, [pc, #72]	; (8008ea0 <inc_lock+0x118>)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	4413      	add	r3, r2
 8008e5c:	330c      	adds	r3, #12
 8008e5e:	881b      	ldrh	r3, [r3, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d001      	beq.n	8008e68 <inc_lock+0xe0>
 8008e64:	2300      	movs	r3, #0
 8008e66:	e015      	b.n	8008e94 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d108      	bne.n	8008e80 <inc_lock+0xf8>
 8008e6e:	4a0c      	ldr	r2, [pc, #48]	; (8008ea0 <inc_lock+0x118>)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	011b      	lsls	r3, r3, #4
 8008e74:	4413      	add	r3, r2
 8008e76:	330c      	adds	r3, #12
 8008e78:	881b      	ldrh	r3, [r3, #0]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	e001      	b.n	8008e84 <inc_lock+0xfc>
 8008e80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e84:	4906      	ldr	r1, [pc, #24]	; (8008ea0 <inc_lock+0x118>)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	011b      	lsls	r3, r3, #4
 8008e8a:	440b      	add	r3, r1
 8008e8c:	330c      	adds	r3, #12
 8008e8e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	3301      	adds	r3, #1
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3714      	adds	r7, #20
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr
 8008ea0:	20001ec0 	.word	0x20001ec0

08008ea4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008eac:	2300      	movs	r3, #0
 8008eae:	60fb      	str	r3, [r7, #12]
 8008eb0:	e010      	b.n	8008ed4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008eb2:	4a0d      	ldr	r2, [pc, #52]	; (8008ee8 <clear_lock+0x44>)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	011b      	lsls	r3, r3, #4
 8008eb8:	4413      	add	r3, r2
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d105      	bne.n	8008ece <clear_lock+0x2a>
 8008ec2:	4a09      	ldr	r2, [pc, #36]	; (8008ee8 <clear_lock+0x44>)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	4413      	add	r3, r2
 8008eca:	2200      	movs	r2, #0
 8008ecc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	60fb      	str	r3, [r7, #12]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d9eb      	bls.n	8008eb2 <clear_lock+0xe>
	}
}
 8008eda:	bf00      	nop
 8008edc:	bf00      	nop
 8008ede:	3714      	adds	r7, #20
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr
 8008ee8:	20001ec0 	.word	0x20001ec0

08008eec <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b086      	sub	sp, #24
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	78db      	ldrb	r3, [r3, #3]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d034      	beq.n	8008f6a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f04:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	7858      	ldrb	r0, [r3, #1]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008f10:	2301      	movs	r3, #1
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	f7ff fd4a 	bl	80089ac <disk_write>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d002      	beq.n	8008f24 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	73fb      	strb	r3, [r7, #15]
 8008f22:	e022      	b.n	8008f6a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f2e:	697a      	ldr	r2, [r7, #20]
 8008f30:	1ad2      	subs	r2, r2, r3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	69db      	ldr	r3, [r3, #28]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d217      	bcs.n	8008f6a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	789b      	ldrb	r3, [r3, #2]
 8008f3e:	613b      	str	r3, [r7, #16]
 8008f40:	e010      	b.n	8008f64 <sync_window+0x78>
					wsect += fs->fsize;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	697a      	ldr	r2, [r7, #20]
 8008f48:	4413      	add	r3, r2
 8008f4a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	7858      	ldrb	r0, [r3, #1]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008f56:	2301      	movs	r3, #1
 8008f58:	697a      	ldr	r2, [r7, #20]
 8008f5a:	f7ff fd27 	bl	80089ac <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	3b01      	subs	r3, #1
 8008f62:	613b      	str	r3, [r7, #16]
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d8eb      	bhi.n	8008f42 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3718      	adds	r7, #24
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f86:	683a      	ldr	r2, [r7, #0]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d01b      	beq.n	8008fc4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f7ff ffad 	bl	8008eec <sync_window>
 8008f92:	4603      	mov	r3, r0
 8008f94:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d113      	bne.n	8008fc4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	7858      	ldrb	r0, [r3, #1]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	f7ff fcdf 	bl	800896c <disk_read>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d004      	beq.n	8008fbe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008fb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008fb8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	683a      	ldr	r2, [r7, #0]
 8008fc2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8008fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
	...

08008fd0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f7ff ff87 	bl	8008eec <sync_window>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d158      	bne.n	800909a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	2b03      	cmp	r3, #3
 8008fee:	d148      	bne.n	8009082 <sync_fs+0xb2>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	791b      	ldrb	r3, [r3, #4]
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d144      	bne.n	8009082 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	3334      	adds	r3, #52	; 0x34
 8008ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009000:	2100      	movs	r1, #0
 8009002:	4618      	mov	r0, r3
 8009004:	f7ff fdb3 	bl	8008b6e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	3334      	adds	r3, #52	; 0x34
 800900c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009010:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8009014:	4618      	mov	r0, r3
 8009016:	f7ff fd42 	bl	8008a9e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	3334      	adds	r3, #52	; 0x34
 800901e:	4921      	ldr	r1, [pc, #132]	; (80090a4 <sync_fs+0xd4>)
 8009020:	4618      	mov	r0, r3
 8009022:	f7ff fd57 	bl	8008ad4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	3334      	adds	r3, #52	; 0x34
 800902a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800902e:	491e      	ldr	r1, [pc, #120]	; (80090a8 <sync_fs+0xd8>)
 8009030:	4618      	mov	r0, r3
 8009032:	f7ff fd4f 	bl	8008ad4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	3334      	adds	r3, #52	; 0x34
 800903a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	695b      	ldr	r3, [r3, #20]
 8009042:	4619      	mov	r1, r3
 8009044:	4610      	mov	r0, r2
 8009046:	f7ff fd45 	bl	8008ad4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	3334      	adds	r3, #52	; 0x34
 800904e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	691b      	ldr	r3, [r3, #16]
 8009056:	4619      	mov	r1, r3
 8009058:	4610      	mov	r0, r2
 800905a:	f7ff fd3b 	bl	8008ad4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a1b      	ldr	r3, [r3, #32]
 8009062:	1c5a      	adds	r2, r3, #1
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	7858      	ldrb	r0, [r3, #1]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009076:	2301      	movs	r3, #1
 8009078:	f7ff fc98 	bl	80089ac <disk_write>
			fs->fsi_flag = 0;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	785b      	ldrb	r3, [r3, #1]
 8009086:	2200      	movs	r2, #0
 8009088:	2100      	movs	r1, #0
 800908a:	4618      	mov	r0, r3
 800908c:	f7ff fcae 	bl	80089ec <disk_ioctl>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <sync_fs+0xca>
 8009096:	2301      	movs	r3, #1
 8009098:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800909a:	7bfb      	ldrb	r3, [r7, #15]
}
 800909c:	4618      	mov	r0, r3
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	41615252 	.word	0x41615252
 80090a8:	61417272 	.word	0x61417272

080090ac <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	3b02      	subs	r3, #2
 80090ba:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	699b      	ldr	r3, [r3, #24]
 80090c0:	3b02      	subs	r3, #2
 80090c2:	683a      	ldr	r2, [r7, #0]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d301      	bcc.n	80090cc <clust2sect+0x20>
 80090c8:	2300      	movs	r3, #0
 80090ca:	e008      	b.n	80090de <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	895b      	ldrh	r3, [r3, #10]
 80090d0:	461a      	mov	r2, r3
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	fb03 f202 	mul.w	r2, r3, r2
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090dc:	4413      	add	r3, r2
}
 80090de:	4618      	mov	r0, r3
 80090e0:	370c      	adds	r7, #12
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr

080090ea <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b086      	sub	sp, #24
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
 80090f2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d904      	bls.n	800910a <get_fat+0x20>
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	699b      	ldr	r3, [r3, #24]
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	429a      	cmp	r2, r3
 8009108:	d302      	bcc.n	8009110 <get_fat+0x26>
		val = 1;	/* Internal error */
 800910a:	2301      	movs	r3, #1
 800910c:	617b      	str	r3, [r7, #20]
 800910e:	e08f      	b.n	8009230 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009110:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009114:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	2b03      	cmp	r3, #3
 800911c:	d062      	beq.n	80091e4 <get_fat+0xfa>
 800911e:	2b03      	cmp	r3, #3
 8009120:	dc7c      	bgt.n	800921c <get_fat+0x132>
 8009122:	2b01      	cmp	r3, #1
 8009124:	d002      	beq.n	800912c <get_fat+0x42>
 8009126:	2b02      	cmp	r3, #2
 8009128:	d042      	beq.n	80091b0 <get_fat+0xc6>
 800912a:	e077      	b.n	800921c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	60fb      	str	r3, [r7, #12]
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	085b      	lsrs	r3, r3, #1
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	4413      	add	r3, r2
 8009138:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	0a5b      	lsrs	r3, r3, #9
 8009142:	4413      	add	r3, r2
 8009144:	4619      	mov	r1, r3
 8009146:	6938      	ldr	r0, [r7, #16]
 8009148:	f7ff ff14 	bl	8008f74 <move_window>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d167      	bne.n	8009222 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	1c5a      	adds	r2, r3, #1
 8009156:	60fa      	str	r2, [r7, #12]
 8009158:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800915c:	693a      	ldr	r2, [r7, #16]
 800915e:	4413      	add	r3, r2
 8009160:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009164:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	0a5b      	lsrs	r3, r3, #9
 800916e:	4413      	add	r3, r2
 8009170:	4619      	mov	r1, r3
 8009172:	6938      	ldr	r0, [r7, #16]
 8009174:	f7ff fefe 	bl	8008f74 <move_window>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d153      	bne.n	8009226 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009184:	693a      	ldr	r2, [r7, #16]
 8009186:	4413      	add	r3, r2
 8009188:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800918c:	021b      	lsls	r3, r3, #8
 800918e:	461a      	mov	r2, r3
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	4313      	orrs	r3, r2
 8009194:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	f003 0301 	and.w	r3, r3, #1
 800919c:	2b00      	cmp	r3, #0
 800919e:	d002      	beq.n	80091a6 <get_fat+0xbc>
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	091b      	lsrs	r3, r3, #4
 80091a4:	e002      	b.n	80091ac <get_fat+0xc2>
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091ac:	617b      	str	r3, [r7, #20]
			break;
 80091ae:	e03f      	b.n	8009230 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	0a1b      	lsrs	r3, r3, #8
 80091b8:	4413      	add	r3, r2
 80091ba:	4619      	mov	r1, r3
 80091bc:	6938      	ldr	r0, [r7, #16]
 80091be:	f7ff fed9 	bl	8008f74 <move_window>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d130      	bne.n	800922a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	005b      	lsls	r3, r3, #1
 80091d2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80091d6:	4413      	add	r3, r2
 80091d8:	4618      	mov	r0, r3
 80091da:	f7ff fc25 	bl	8008a28 <ld_word>
 80091de:	4603      	mov	r3, r0
 80091e0:	617b      	str	r3, [r7, #20]
			break;
 80091e2:	e025      	b.n	8009230 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	09db      	lsrs	r3, r3, #7
 80091ec:	4413      	add	r3, r2
 80091ee:	4619      	mov	r1, r3
 80091f0:	6938      	ldr	r0, [r7, #16]
 80091f2:	f7ff febf 	bl	8008f74 <move_window>
 80091f6:	4603      	mov	r3, r0
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d118      	bne.n	800922e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800920a:	4413      	add	r3, r2
 800920c:	4618      	mov	r0, r3
 800920e:	f7ff fc23 	bl	8008a58 <ld_dword>
 8009212:	4603      	mov	r3, r0
 8009214:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009218:	617b      	str	r3, [r7, #20]
			break;
 800921a:	e009      	b.n	8009230 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800921c:	2301      	movs	r3, #1
 800921e:	617b      	str	r3, [r7, #20]
 8009220:	e006      	b.n	8009230 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009222:	bf00      	nop
 8009224:	e004      	b.n	8009230 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009226:	bf00      	nop
 8009228:	e002      	b.n	8009230 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800922a:	bf00      	nop
 800922c:	e000      	b.n	8009230 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800922e:	bf00      	nop
		}
	}

	return val;
 8009230:	697b      	ldr	r3, [r7, #20]
}
 8009232:	4618      	mov	r0, r3
 8009234:	3718      	adds	r7, #24
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}

0800923a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800923a:	b590      	push	{r4, r7, lr}
 800923c:	b089      	sub	sp, #36	; 0x24
 800923e:	af00      	add	r7, sp, #0
 8009240:	60f8      	str	r0, [r7, #12]
 8009242:	60b9      	str	r1, [r7, #8]
 8009244:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009246:	2302      	movs	r3, #2
 8009248:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	2b01      	cmp	r3, #1
 800924e:	f240 80d9 	bls.w	8009404 <put_fat+0x1ca>
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	699b      	ldr	r3, [r3, #24]
 8009256:	68ba      	ldr	r2, [r7, #8]
 8009258:	429a      	cmp	r2, r3
 800925a:	f080 80d3 	bcs.w	8009404 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	2b03      	cmp	r3, #3
 8009264:	f000 8096 	beq.w	8009394 <put_fat+0x15a>
 8009268:	2b03      	cmp	r3, #3
 800926a:	f300 80cb 	bgt.w	8009404 <put_fat+0x1ca>
 800926e:	2b01      	cmp	r3, #1
 8009270:	d002      	beq.n	8009278 <put_fat+0x3e>
 8009272:	2b02      	cmp	r3, #2
 8009274:	d06e      	beq.n	8009354 <put_fat+0x11a>
 8009276:	e0c5      	b.n	8009404 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	61bb      	str	r3, [r7, #24]
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	085b      	lsrs	r3, r3, #1
 8009280:	69ba      	ldr	r2, [r7, #24]
 8009282:	4413      	add	r3, r2
 8009284:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800928a:	69bb      	ldr	r3, [r7, #24]
 800928c:	0a5b      	lsrs	r3, r3, #9
 800928e:	4413      	add	r3, r2
 8009290:	4619      	mov	r1, r3
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f7ff fe6e 	bl	8008f74 <move_window>
 8009298:	4603      	mov	r3, r0
 800929a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800929c:	7ffb      	ldrb	r3, [r7, #31]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f040 80a9 	bne.w	80093f6 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	1c59      	adds	r1, r3, #1
 80092ae:	61b9      	str	r1, [r7, #24]
 80092b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b4:	4413      	add	r3, r2
 80092b6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d00d      	beq.n	80092de <put_fat+0xa4>
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	b25b      	sxtb	r3, r3
 80092c8:	f003 030f 	and.w	r3, r3, #15
 80092cc:	b25a      	sxtb	r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	011b      	lsls	r3, r3, #4
 80092d4:	b25b      	sxtb	r3, r3
 80092d6:	4313      	orrs	r3, r2
 80092d8:	b25b      	sxtb	r3, r3
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	e001      	b.n	80092e2 <put_fat+0xa8>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	697a      	ldr	r2, [r7, #20]
 80092e4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2201      	movs	r2, #1
 80092ea:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092f0:	69bb      	ldr	r3, [r7, #24]
 80092f2:	0a5b      	lsrs	r3, r3, #9
 80092f4:	4413      	add	r3, r2
 80092f6:	4619      	mov	r1, r3
 80092f8:	68f8      	ldr	r0, [r7, #12]
 80092fa:	f7ff fe3b 	bl	8008f74 <move_window>
 80092fe:	4603      	mov	r3, r0
 8009300:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009302:	7ffb      	ldrb	r3, [r7, #31]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d178      	bne.n	80093fa <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009314:	4413      	add	r3, r2
 8009316:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	f003 0301 	and.w	r3, r3, #1
 800931e:	2b00      	cmp	r3, #0
 8009320:	d003      	beq.n	800932a <put_fat+0xf0>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	091b      	lsrs	r3, r3, #4
 8009326:	b2db      	uxtb	r3, r3
 8009328:	e00e      	b.n	8009348 <put_fat+0x10e>
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	b25b      	sxtb	r3, r3
 8009330:	f023 030f 	bic.w	r3, r3, #15
 8009334:	b25a      	sxtb	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	0a1b      	lsrs	r3, r3, #8
 800933a:	b25b      	sxtb	r3, r3
 800933c:	f003 030f 	and.w	r3, r3, #15
 8009340:	b25b      	sxtb	r3, r3
 8009342:	4313      	orrs	r3, r2
 8009344:	b25b      	sxtb	r3, r3
 8009346:	b2db      	uxtb	r3, r3
 8009348:	697a      	ldr	r2, [r7, #20]
 800934a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2201      	movs	r2, #1
 8009350:	70da      	strb	r2, [r3, #3]
			break;
 8009352:	e057      	b.n	8009404 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	0a1b      	lsrs	r3, r3, #8
 800935c:	4413      	add	r3, r2
 800935e:	4619      	mov	r1, r3
 8009360:	68f8      	ldr	r0, [r7, #12]
 8009362:	f7ff fe07 	bl	8008f74 <move_window>
 8009366:	4603      	mov	r3, r0
 8009368:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800936a:	7ffb      	ldrb	r3, [r7, #31]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d146      	bne.n	80093fe <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800937e:	4413      	add	r3, r2
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	b292      	uxth	r2, r2
 8009384:	4611      	mov	r1, r2
 8009386:	4618      	mov	r0, r3
 8009388:	f7ff fb89 	bl	8008a9e <st_word>
			fs->wflag = 1;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2201      	movs	r2, #1
 8009390:	70da      	strb	r2, [r3, #3]
			break;
 8009392:	e037      	b.n	8009404 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	09db      	lsrs	r3, r3, #7
 800939c:	4413      	add	r3, r2
 800939e:	4619      	mov	r1, r3
 80093a0:	68f8      	ldr	r0, [r7, #12]
 80093a2:	f7ff fde7 	bl	8008f74 <move_window>
 80093a6:	4603      	mov	r3, r0
 80093a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80093aa:	7ffb      	ldrb	r3, [r7, #31]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d128      	bne.n	8009402 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80093c4:	4413      	add	r3, r2
 80093c6:	4618      	mov	r0, r3
 80093c8:	f7ff fb46 	bl	8008a58 <ld_dword>
 80093cc:	4603      	mov	r3, r0
 80093ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80093d2:	4323      	orrs	r3, r4
 80093d4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80093e4:	4413      	add	r3, r2
 80093e6:	6879      	ldr	r1, [r7, #4]
 80093e8:	4618      	mov	r0, r3
 80093ea:	f7ff fb73 	bl	8008ad4 <st_dword>
			fs->wflag = 1;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2201      	movs	r2, #1
 80093f2:	70da      	strb	r2, [r3, #3]
			break;
 80093f4:	e006      	b.n	8009404 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80093f6:	bf00      	nop
 80093f8:	e004      	b.n	8009404 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80093fa:	bf00      	nop
 80093fc:	e002      	b.n	8009404 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80093fe:	bf00      	nop
 8009400:	e000      	b.n	8009404 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009402:	bf00      	nop
		}
	}
	return res;
 8009404:	7ffb      	ldrb	r3, [r7, #31]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3724      	adds	r7, #36	; 0x24
 800940a:	46bd      	mov	sp, r7
 800940c:	bd90      	pop	{r4, r7, pc}

0800940e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800940e:	b580      	push	{r7, lr}
 8009410:	b088      	sub	sp, #32
 8009412:	af00      	add	r7, sp, #0
 8009414:	60f8      	str	r0, [r7, #12]
 8009416:	60b9      	str	r1, [r7, #8]
 8009418:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800941a:	2300      	movs	r3, #0
 800941c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	2b01      	cmp	r3, #1
 8009428:	d904      	bls.n	8009434 <remove_chain+0x26>
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	699b      	ldr	r3, [r3, #24]
 800942e:	68ba      	ldr	r2, [r7, #8]
 8009430:	429a      	cmp	r2, r3
 8009432:	d301      	bcc.n	8009438 <remove_chain+0x2a>
 8009434:	2302      	movs	r3, #2
 8009436:	e04b      	b.n	80094d0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00c      	beq.n	8009458 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800943e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009442:	6879      	ldr	r1, [r7, #4]
 8009444:	69b8      	ldr	r0, [r7, #24]
 8009446:	f7ff fef8 	bl	800923a <put_fat>
 800944a:	4603      	mov	r3, r0
 800944c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800944e:	7ffb      	ldrb	r3, [r7, #31]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d001      	beq.n	8009458 <remove_chain+0x4a>
 8009454:	7ffb      	ldrb	r3, [r7, #31]
 8009456:	e03b      	b.n	80094d0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009458:	68b9      	ldr	r1, [r7, #8]
 800945a:	68f8      	ldr	r0, [r7, #12]
 800945c:	f7ff fe45 	bl	80090ea <get_fat>
 8009460:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d031      	beq.n	80094cc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	2b01      	cmp	r3, #1
 800946c:	d101      	bne.n	8009472 <remove_chain+0x64>
 800946e:	2302      	movs	r3, #2
 8009470:	e02e      	b.n	80094d0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009478:	d101      	bne.n	800947e <remove_chain+0x70>
 800947a:	2301      	movs	r3, #1
 800947c:	e028      	b.n	80094d0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800947e:	2200      	movs	r2, #0
 8009480:	68b9      	ldr	r1, [r7, #8]
 8009482:	69b8      	ldr	r0, [r7, #24]
 8009484:	f7ff fed9 	bl	800923a <put_fat>
 8009488:	4603      	mov	r3, r0
 800948a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800948c:	7ffb      	ldrb	r3, [r7, #31]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d001      	beq.n	8009496 <remove_chain+0x88>
 8009492:	7ffb      	ldrb	r3, [r7, #31]
 8009494:	e01c      	b.n	80094d0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009496:	69bb      	ldr	r3, [r7, #24]
 8009498:	695a      	ldr	r2, [r3, #20]
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	699b      	ldr	r3, [r3, #24]
 800949e:	3b02      	subs	r3, #2
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d20b      	bcs.n	80094bc <remove_chain+0xae>
			fs->free_clst++;
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	695b      	ldr	r3, [r3, #20]
 80094a8:	1c5a      	adds	r2, r3, #1
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80094ae:	69bb      	ldr	r3, [r7, #24]
 80094b0:	791b      	ldrb	r3, [r3, #4]
 80094b2:	f043 0301 	orr.w	r3, r3, #1
 80094b6:	b2da      	uxtb	r2, r3
 80094b8:	69bb      	ldr	r3, [r7, #24]
 80094ba:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80094c0:	69bb      	ldr	r3, [r7, #24]
 80094c2:	699b      	ldr	r3, [r3, #24]
 80094c4:	68ba      	ldr	r2, [r7, #8]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d3c6      	bcc.n	8009458 <remove_chain+0x4a>
 80094ca:	e000      	b.n	80094ce <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80094cc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3720      	adds	r7, #32
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b088      	sub	sp, #32
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d10d      	bne.n	800950a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	691b      	ldr	r3, [r3, #16]
 80094f2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d004      	beq.n	8009504 <create_chain+0x2c>
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	699b      	ldr	r3, [r3, #24]
 80094fe:	69ba      	ldr	r2, [r7, #24]
 8009500:	429a      	cmp	r2, r3
 8009502:	d31b      	bcc.n	800953c <create_chain+0x64>
 8009504:	2301      	movs	r3, #1
 8009506:	61bb      	str	r3, [r7, #24]
 8009508:	e018      	b.n	800953c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800950a:	6839      	ldr	r1, [r7, #0]
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f7ff fdec 	bl	80090ea <get_fat>
 8009512:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2b01      	cmp	r3, #1
 8009518:	d801      	bhi.n	800951e <create_chain+0x46>
 800951a:	2301      	movs	r3, #1
 800951c:	e070      	b.n	8009600 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009524:	d101      	bne.n	800952a <create_chain+0x52>
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	e06a      	b.n	8009600 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	699b      	ldr	r3, [r3, #24]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	429a      	cmp	r2, r3
 8009532:	d201      	bcs.n	8009538 <create_chain+0x60>
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	e063      	b.n	8009600 <create_chain+0x128>
		scl = clst;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800953c:	69bb      	ldr	r3, [r7, #24]
 800953e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	3301      	adds	r3, #1
 8009544:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	699b      	ldr	r3, [r3, #24]
 800954a:	69fa      	ldr	r2, [r7, #28]
 800954c:	429a      	cmp	r2, r3
 800954e:	d307      	bcc.n	8009560 <create_chain+0x88>
				ncl = 2;
 8009550:	2302      	movs	r3, #2
 8009552:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009554:	69fa      	ldr	r2, [r7, #28]
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	429a      	cmp	r2, r3
 800955a:	d901      	bls.n	8009560 <create_chain+0x88>
 800955c:	2300      	movs	r3, #0
 800955e:	e04f      	b.n	8009600 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009560:	69f9      	ldr	r1, [r7, #28]
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f7ff fdc1 	bl	80090ea <get_fat>
 8009568:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00e      	beq.n	800958e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2b01      	cmp	r3, #1
 8009574:	d003      	beq.n	800957e <create_chain+0xa6>
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800957c:	d101      	bne.n	8009582 <create_chain+0xaa>
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	e03e      	b.n	8009600 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009582:	69fa      	ldr	r2, [r7, #28]
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	429a      	cmp	r2, r3
 8009588:	d1da      	bne.n	8009540 <create_chain+0x68>
 800958a:	2300      	movs	r3, #0
 800958c:	e038      	b.n	8009600 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800958e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009590:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009594:	69f9      	ldr	r1, [r7, #28]
 8009596:	6938      	ldr	r0, [r7, #16]
 8009598:	f7ff fe4f 	bl	800923a <put_fat>
 800959c:	4603      	mov	r3, r0
 800959e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80095a0:	7dfb      	ldrb	r3, [r7, #23]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d109      	bne.n	80095ba <create_chain+0xe2>
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d006      	beq.n	80095ba <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80095ac:	69fa      	ldr	r2, [r7, #28]
 80095ae:	6839      	ldr	r1, [r7, #0]
 80095b0:	6938      	ldr	r0, [r7, #16]
 80095b2:	f7ff fe42 	bl	800923a <put_fat>
 80095b6:	4603      	mov	r3, r0
 80095b8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80095ba:	7dfb      	ldrb	r3, [r7, #23]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d116      	bne.n	80095ee <create_chain+0x116>
		fs->last_clst = ncl;
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	69fa      	ldr	r2, [r7, #28]
 80095c4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	695a      	ldr	r2, [r3, #20]
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	699b      	ldr	r3, [r3, #24]
 80095ce:	3b02      	subs	r3, #2
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d804      	bhi.n	80095de <create_chain+0x106>
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	695b      	ldr	r3, [r3, #20]
 80095d8:	1e5a      	subs	r2, r3, #1
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	791b      	ldrb	r3, [r3, #4]
 80095e2:	f043 0301 	orr.w	r3, r3, #1
 80095e6:	b2da      	uxtb	r2, r3
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	711a      	strb	r2, [r3, #4]
 80095ec:	e007      	b.n	80095fe <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80095ee:	7dfb      	ldrb	r3, [r7, #23]
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d102      	bne.n	80095fa <create_chain+0x122>
 80095f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80095f8:	e000      	b.n	80095fc <create_chain+0x124>
 80095fa:	2301      	movs	r3, #1
 80095fc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80095fe:	69fb      	ldr	r3, [r7, #28]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3720      	adds	r7, #32
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009608:	b480      	push	{r7}
 800960a:	b087      	sub	sp, #28
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961c:	3304      	adds	r3, #4
 800961e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	0a5b      	lsrs	r3, r3, #9
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	8952      	ldrh	r2, [r2, #10]
 8009628:	fbb3 f3f2 	udiv	r3, r3, r2
 800962c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	1d1a      	adds	r2, r3, #4
 8009632:	613a      	str	r2, [r7, #16]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d101      	bne.n	8009642 <clmt_clust+0x3a>
 800963e:	2300      	movs	r3, #0
 8009640:	e010      	b.n	8009664 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	429a      	cmp	r2, r3
 8009648:	d307      	bcc.n	800965a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800964a:	697a      	ldr	r2, [r7, #20]
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	1ad3      	subs	r3, r2, r3
 8009650:	617b      	str	r3, [r7, #20]
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	3304      	adds	r3, #4
 8009656:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009658:	e7e9      	b.n	800962e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800965a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	4413      	add	r3, r2
}
 8009664:	4618      	mov	r0, r3
 8009666:	371c      	adds	r7, #28
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b086      	sub	sp, #24
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009686:	d204      	bcs.n	8009692 <dir_sdi+0x22>
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	f003 031f 	and.w	r3, r3, #31
 800968e:	2b00      	cmp	r3, #0
 8009690:	d001      	beq.n	8009696 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009692:	2302      	movs	r3, #2
 8009694:	e063      	b.n	800975e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	683a      	ldr	r2, [r7, #0]
 800969a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d106      	bne.n	80096b6 <dir_sdi+0x46>
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	2b02      	cmp	r3, #2
 80096ae:	d902      	bls.n	80096b6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80096b0:	693b      	ldr	r3, [r7, #16]
 80096b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096b4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d10c      	bne.n	80096d6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	095b      	lsrs	r3, r3, #5
 80096c0:	693a      	ldr	r2, [r7, #16]
 80096c2:	8912      	ldrh	r2, [r2, #8]
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d301      	bcc.n	80096cc <dir_sdi+0x5c>
 80096c8:	2302      	movs	r3, #2
 80096ca:	e048      	b.n	800975e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	61da      	str	r2, [r3, #28]
 80096d4:	e029      	b.n	800972a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	895b      	ldrh	r3, [r3, #10]
 80096da:	025b      	lsls	r3, r3, #9
 80096dc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80096de:	e019      	b.n	8009714 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6979      	ldr	r1, [r7, #20]
 80096e4:	4618      	mov	r0, r3
 80096e6:	f7ff fd00 	bl	80090ea <get_fat>
 80096ea:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096f2:	d101      	bne.n	80096f8 <dir_sdi+0x88>
 80096f4:	2301      	movs	r3, #1
 80096f6:	e032      	b.n	800975e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	2b01      	cmp	r3, #1
 80096fc:	d904      	bls.n	8009708 <dir_sdi+0x98>
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	699b      	ldr	r3, [r3, #24]
 8009702:	697a      	ldr	r2, [r7, #20]
 8009704:	429a      	cmp	r2, r3
 8009706:	d301      	bcc.n	800970c <dir_sdi+0x9c>
 8009708:	2302      	movs	r3, #2
 800970a:	e028      	b.n	800975e <dir_sdi+0xee>
			ofs -= csz;
 800970c:	683a      	ldr	r2, [r7, #0]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009714:	683a      	ldr	r2, [r7, #0]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	429a      	cmp	r2, r3
 800971a:	d2e1      	bcs.n	80096e0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800971c:	6979      	ldr	r1, [r7, #20]
 800971e:	6938      	ldr	r0, [r7, #16]
 8009720:	f7ff fcc4 	bl	80090ac <clust2sect>
 8009724:	4602      	mov	r2, r0
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	697a      	ldr	r2, [r7, #20]
 800972e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	69db      	ldr	r3, [r3, #28]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d101      	bne.n	800973c <dir_sdi+0xcc>
 8009738:	2302      	movs	r3, #2
 800973a:	e010      	b.n	800975e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	69da      	ldr	r2, [r3, #28]
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	0a5b      	lsrs	r3, r3, #9
 8009744:	441a      	add	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009756:	441a      	add	r2, r3
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3718      	adds	r7, #24
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b086      	sub	sp, #24
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	695b      	ldr	r3, [r3, #20]
 800977a:	3320      	adds	r3, #32
 800977c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	69db      	ldr	r3, [r3, #28]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d003      	beq.n	800978e <dir_next+0x28>
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800978c:	d301      	bcc.n	8009792 <dir_next+0x2c>
 800978e:	2304      	movs	r3, #4
 8009790:	e0aa      	b.n	80098e8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009798:	2b00      	cmp	r3, #0
 800979a:	f040 8098 	bne.w	80098ce <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	69db      	ldr	r3, [r3, #28]
 80097a2:	1c5a      	adds	r2, r3, #1
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	699b      	ldr	r3, [r3, #24]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10b      	bne.n	80097c8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	095b      	lsrs	r3, r3, #5
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	8912      	ldrh	r2, [r2, #8]
 80097b8:	4293      	cmp	r3, r2
 80097ba:	f0c0 8088 	bcc.w	80098ce <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	61da      	str	r2, [r3, #28]
 80097c4:	2304      	movs	r3, #4
 80097c6:	e08f      	b.n	80098e8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	0a5b      	lsrs	r3, r3, #9
 80097cc:	68fa      	ldr	r2, [r7, #12]
 80097ce:	8952      	ldrh	r2, [r2, #10]
 80097d0:	3a01      	subs	r2, #1
 80097d2:	4013      	ands	r3, r2
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d17a      	bne.n	80098ce <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	4619      	mov	r1, r3
 80097e0:	4610      	mov	r0, r2
 80097e2:	f7ff fc82 	bl	80090ea <get_fat>
 80097e6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d801      	bhi.n	80097f2 <dir_next+0x8c>
 80097ee:	2302      	movs	r3, #2
 80097f0:	e07a      	b.n	80098e8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097f8:	d101      	bne.n	80097fe <dir_next+0x98>
 80097fa:	2301      	movs	r3, #1
 80097fc:	e074      	b.n	80098e8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	697a      	ldr	r2, [r7, #20]
 8009804:	429a      	cmp	r2, r3
 8009806:	d358      	bcc.n	80098ba <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d104      	bne.n	8009818 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	61da      	str	r2, [r3, #28]
 8009814:	2304      	movs	r3, #4
 8009816:	e067      	b.n	80098e8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009818:	687a      	ldr	r2, [r7, #4]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	699b      	ldr	r3, [r3, #24]
 800981e:	4619      	mov	r1, r3
 8009820:	4610      	mov	r0, r2
 8009822:	f7ff fe59 	bl	80094d8 <create_chain>
 8009826:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d101      	bne.n	8009832 <dir_next+0xcc>
 800982e:	2307      	movs	r3, #7
 8009830:	e05a      	b.n	80098e8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	2b01      	cmp	r3, #1
 8009836:	d101      	bne.n	800983c <dir_next+0xd6>
 8009838:	2302      	movs	r3, #2
 800983a:	e055      	b.n	80098e8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009842:	d101      	bne.n	8009848 <dir_next+0xe2>
 8009844:	2301      	movs	r3, #1
 8009846:	e04f      	b.n	80098e8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f7ff fb4f 	bl	8008eec <sync_window>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d001      	beq.n	8009858 <dir_next+0xf2>
 8009854:	2301      	movs	r3, #1
 8009856:	e047      	b.n	80098e8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	3334      	adds	r3, #52	; 0x34
 800985c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009860:	2100      	movs	r1, #0
 8009862:	4618      	mov	r0, r3
 8009864:	f7ff f983 	bl	8008b6e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009868:	2300      	movs	r3, #0
 800986a:	613b      	str	r3, [r7, #16]
 800986c:	6979      	ldr	r1, [r7, #20]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f7ff fc1c 	bl	80090ac <clust2sect>
 8009874:	4602      	mov	r2, r0
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	631a      	str	r2, [r3, #48]	; 0x30
 800987a:	e012      	b.n	80098a2 <dir_next+0x13c>
						fs->wflag = 1;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2201      	movs	r2, #1
 8009880:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009882:	68f8      	ldr	r0, [r7, #12]
 8009884:	f7ff fb32 	bl	8008eec <sync_window>
 8009888:	4603      	mov	r3, r0
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <dir_next+0x12c>
 800988e:	2301      	movs	r3, #1
 8009890:	e02a      	b.n	80098e8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	3301      	adds	r3, #1
 8009896:	613b      	str	r3, [r7, #16]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800989c:	1c5a      	adds	r2, r3, #1
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	631a      	str	r2, [r3, #48]	; 0x30
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	895b      	ldrh	r3, [r3, #10]
 80098a6:	461a      	mov	r2, r3
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d3e6      	bcc.n	800987c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	1ad2      	subs	r2, r2, r3
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	697a      	ldr	r2, [r7, #20]
 80098be:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80098c0:	6979      	ldr	r1, [r7, #20]
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f7ff fbf2 	bl	80090ac <clust2sect>
 80098c8:	4602      	mov	r2, r0
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	68ba      	ldr	r2, [r7, #8]
 80098d2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098e0:	441a      	add	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80098e6:	2300      	movs	r3, #0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3718      	adds	r7, #24
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b086      	sub	sp, #24
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009900:	2100      	movs	r1, #0
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7ff feb4 	bl	8009670 <dir_sdi>
 8009908:	4603      	mov	r3, r0
 800990a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800990c:	7dfb      	ldrb	r3, [r7, #23]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d12b      	bne.n	800996a <dir_alloc+0x7a>
		n = 0;
 8009912:	2300      	movs	r3, #0
 8009914:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	69db      	ldr	r3, [r3, #28]
 800991a:	4619      	mov	r1, r3
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f7ff fb29 	bl	8008f74 <move_window>
 8009922:	4603      	mov	r3, r0
 8009924:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009926:	7dfb      	ldrb	r3, [r7, #23]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d11d      	bne.n	8009968 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6a1b      	ldr	r3, [r3, #32]
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	2be5      	cmp	r3, #229	; 0xe5
 8009934:	d004      	beq.n	8009940 <dir_alloc+0x50>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6a1b      	ldr	r3, [r3, #32]
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d107      	bne.n	8009950 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	3301      	adds	r3, #1
 8009944:	613b      	str	r3, [r7, #16]
 8009946:	693a      	ldr	r2, [r7, #16]
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	429a      	cmp	r2, r3
 800994c:	d102      	bne.n	8009954 <dir_alloc+0x64>
 800994e:	e00c      	b.n	800996a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009950:	2300      	movs	r3, #0
 8009952:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009954:	2101      	movs	r1, #1
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f7ff ff05 	bl	8009766 <dir_next>
 800995c:	4603      	mov	r3, r0
 800995e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009960:	7dfb      	ldrb	r3, [r7, #23]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d0d7      	beq.n	8009916 <dir_alloc+0x26>
 8009966:	e000      	b.n	800996a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009968:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800996a:	7dfb      	ldrb	r3, [r7, #23]
 800996c:	2b04      	cmp	r3, #4
 800996e:	d101      	bne.n	8009974 <dir_alloc+0x84>
 8009970:	2307      	movs	r3, #7
 8009972:	75fb      	strb	r3, [r7, #23]
	return res;
 8009974:	7dfb      	ldrb	r3, [r7, #23]
}
 8009976:	4618      	mov	r0, r3
 8009978:	3718      	adds	r7, #24
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}

0800997e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800997e:	b580      	push	{r7, lr}
 8009980:	b084      	sub	sp, #16
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
 8009986:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	331a      	adds	r3, #26
 800998c:	4618      	mov	r0, r3
 800998e:	f7ff f84b 	bl	8008a28 <ld_word>
 8009992:	4603      	mov	r3, r0
 8009994:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	781b      	ldrb	r3, [r3, #0]
 800999a:	2b03      	cmp	r3, #3
 800999c:	d109      	bne.n	80099b2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	3314      	adds	r3, #20
 80099a2:	4618      	mov	r0, r3
 80099a4:	f7ff f840 	bl	8008a28 <ld_word>
 80099a8:	4603      	mov	r3, r0
 80099aa:	041b      	lsls	r3, r3, #16
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80099b2:	68fb      	ldr	r3, [r7, #12]
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	3710      	adds	r7, #16
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}

080099bc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	331a      	adds	r3, #26
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	b292      	uxth	r2, r2
 80099d0:	4611      	mov	r1, r2
 80099d2:	4618      	mov	r0, r3
 80099d4:	f7ff f863 	bl	8008a9e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	2b03      	cmp	r3, #3
 80099de:	d109      	bne.n	80099f4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	f103 0214 	add.w	r2, r3, #20
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	0c1b      	lsrs	r3, r3, #16
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	4619      	mov	r1, r3
 80099ee:	4610      	mov	r0, r2
 80099f0:	f7ff f855 	bl	8008a9e <st_word>
	}
}
 80099f4:	bf00      	nop
 80099f6:	3710      	adds	r7, #16
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b086      	sub	sp, #24
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009a0a:	2100      	movs	r1, #0
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f7ff fe2f 	bl	8009670 <dir_sdi>
 8009a12:	4603      	mov	r3, r0
 8009a14:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009a16:	7dfb      	ldrb	r3, [r7, #23]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d001      	beq.n	8009a20 <dir_find+0x24>
 8009a1c:	7dfb      	ldrb	r3, [r7, #23]
 8009a1e:	e03e      	b.n	8009a9e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	69db      	ldr	r3, [r3, #28]
 8009a24:	4619      	mov	r1, r3
 8009a26:	6938      	ldr	r0, [r7, #16]
 8009a28:	f7ff faa4 	bl	8008f74 <move_window>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009a30:	7dfb      	ldrb	r3, [r7, #23]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d12f      	bne.n	8009a96 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a1b      	ldr	r3, [r3, #32]
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009a3e:	7bfb      	ldrb	r3, [r7, #15]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d102      	bne.n	8009a4a <dir_find+0x4e>
 8009a44:	2304      	movs	r3, #4
 8009a46:	75fb      	strb	r3, [r7, #23]
 8009a48:	e028      	b.n	8009a9c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6a1b      	ldr	r3, [r3, #32]
 8009a4e:	330b      	adds	r3, #11
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a1b      	ldr	r3, [r3, #32]
 8009a60:	330b      	adds	r3, #11
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	f003 0308 	and.w	r3, r3, #8
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d10a      	bne.n	8009a82 <dir_find+0x86>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a18      	ldr	r0, [r3, #32]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	3324      	adds	r3, #36	; 0x24
 8009a74:	220b      	movs	r2, #11
 8009a76:	4619      	mov	r1, r3
 8009a78:	f7ff f894 	bl	8008ba4 <mem_cmp>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00b      	beq.n	8009a9a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009a82:	2100      	movs	r1, #0
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f7ff fe6e 	bl	8009766 <dir_next>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009a8e:	7dfb      	ldrb	r3, [r7, #23]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d0c5      	beq.n	8009a20 <dir_find+0x24>
 8009a94:	e002      	b.n	8009a9c <dir_find+0xa0>
		if (res != FR_OK) break;
 8009a96:	bf00      	nop
 8009a98:	e000      	b.n	8009a9c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009a9a:	bf00      	nop

	return res;
 8009a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3718      	adds	r7, #24
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009aa6:	b580      	push	{r7, lr}
 8009aa8:	b084      	sub	sp, #16
 8009aaa:	af00      	add	r7, sp, #0
 8009aac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009ab4:	2101      	movs	r1, #1
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f7ff ff1a 	bl	80098f0 <dir_alloc>
 8009abc:	4603      	mov	r3, r0
 8009abe:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009ac0:	7bfb      	ldrb	r3, [r7, #15]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d11c      	bne.n	8009b00 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	69db      	ldr	r3, [r3, #28]
 8009aca:	4619      	mov	r1, r3
 8009acc:	68b8      	ldr	r0, [r7, #8]
 8009ace:	f7ff fa51 	bl	8008f74 <move_window>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d111      	bne.n	8009b00 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6a1b      	ldr	r3, [r3, #32]
 8009ae0:	2220      	movs	r2, #32
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7ff f842 	bl	8008b6e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6a18      	ldr	r0, [r3, #32]
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	3324      	adds	r3, #36	; 0x24
 8009af2:	220b      	movs	r2, #11
 8009af4:	4619      	mov	r1, r3
 8009af6:	f7ff f819 	bl	8008b2c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	2201      	movs	r2, #1
 8009afe:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3710      	adds	r7, #16
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
	...

08009b0c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b088      	sub	sp, #32
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	60fb      	str	r3, [r7, #12]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	3324      	adds	r3, #36	; 0x24
 8009b20:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8009b22:	220b      	movs	r2, #11
 8009b24:	2120      	movs	r1, #32
 8009b26:	68b8      	ldr	r0, [r7, #8]
 8009b28:	f7ff f821 	bl	8008b6e <mem_set>
	si = i = 0; ni = 8;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	613b      	str	r3, [r7, #16]
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	61fb      	str	r3, [r7, #28]
 8009b34:	2308      	movs	r3, #8
 8009b36:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	1c5a      	adds	r2, r3, #1
 8009b3c:	61fa      	str	r2, [r7, #28]
 8009b3e:	68fa      	ldr	r2, [r7, #12]
 8009b40:	4413      	add	r3, r2
 8009b42:	781b      	ldrb	r3, [r3, #0]
 8009b44:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009b46:	7efb      	ldrb	r3, [r7, #27]
 8009b48:	2b20      	cmp	r3, #32
 8009b4a:	d94e      	bls.n	8009bea <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009b4c:	7efb      	ldrb	r3, [r7, #27]
 8009b4e:	2b2f      	cmp	r3, #47	; 0x2f
 8009b50:	d006      	beq.n	8009b60 <create_name+0x54>
 8009b52:	7efb      	ldrb	r3, [r7, #27]
 8009b54:	2b5c      	cmp	r3, #92	; 0x5c
 8009b56:	d110      	bne.n	8009b7a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009b58:	e002      	b.n	8009b60 <create_name+0x54>
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	61fb      	str	r3, [r7, #28]
 8009b60:	68fa      	ldr	r2, [r7, #12]
 8009b62:	69fb      	ldr	r3, [r7, #28]
 8009b64:	4413      	add	r3, r2
 8009b66:	781b      	ldrb	r3, [r3, #0]
 8009b68:	2b2f      	cmp	r3, #47	; 0x2f
 8009b6a:	d0f6      	beq.n	8009b5a <create_name+0x4e>
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	4413      	add	r3, r2
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	2b5c      	cmp	r3, #92	; 0x5c
 8009b76:	d0f0      	beq.n	8009b5a <create_name+0x4e>
			break;
 8009b78:	e038      	b.n	8009bec <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009b7a:	7efb      	ldrb	r3, [r7, #27]
 8009b7c:	2b2e      	cmp	r3, #46	; 0x2e
 8009b7e:	d003      	beq.n	8009b88 <create_name+0x7c>
 8009b80:	693a      	ldr	r2, [r7, #16]
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d30c      	bcc.n	8009ba2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	2b0b      	cmp	r3, #11
 8009b8c:	d002      	beq.n	8009b94 <create_name+0x88>
 8009b8e:	7efb      	ldrb	r3, [r7, #27]
 8009b90:	2b2e      	cmp	r3, #46	; 0x2e
 8009b92:	d001      	beq.n	8009b98 <create_name+0x8c>
 8009b94:	2306      	movs	r3, #6
 8009b96:	e044      	b.n	8009c22 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009b98:	2308      	movs	r3, #8
 8009b9a:	613b      	str	r3, [r7, #16]
 8009b9c:	230b      	movs	r3, #11
 8009b9e:	617b      	str	r3, [r7, #20]
			continue;
 8009ba0:	e022      	b.n	8009be8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009ba2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	da04      	bge.n	8009bb4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009baa:	7efb      	ldrb	r3, [r7, #27]
 8009bac:	3b80      	subs	r3, #128	; 0x80
 8009bae:	4a1f      	ldr	r2, [pc, #124]	; (8009c2c <create_name+0x120>)
 8009bb0:	5cd3      	ldrb	r3, [r2, r3]
 8009bb2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009bb4:	7efb      	ldrb	r3, [r7, #27]
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	481d      	ldr	r0, [pc, #116]	; (8009c30 <create_name+0x124>)
 8009bba:	f7ff f81a 	bl	8008bf2 <chk_chr>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d001      	beq.n	8009bc8 <create_name+0xbc>
 8009bc4:	2306      	movs	r3, #6
 8009bc6:	e02c      	b.n	8009c22 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009bc8:	7efb      	ldrb	r3, [r7, #27]
 8009bca:	2b60      	cmp	r3, #96	; 0x60
 8009bcc:	d905      	bls.n	8009bda <create_name+0xce>
 8009bce:	7efb      	ldrb	r3, [r7, #27]
 8009bd0:	2b7a      	cmp	r3, #122	; 0x7a
 8009bd2:	d802      	bhi.n	8009bda <create_name+0xce>
 8009bd4:	7efb      	ldrb	r3, [r7, #27]
 8009bd6:	3b20      	subs	r3, #32
 8009bd8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	1c5a      	adds	r2, r3, #1
 8009bde:	613a      	str	r2, [r7, #16]
 8009be0:	68ba      	ldr	r2, [r7, #8]
 8009be2:	4413      	add	r3, r2
 8009be4:	7efa      	ldrb	r2, [r7, #27]
 8009be6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009be8:	e7a6      	b.n	8009b38 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009bea:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009bec:	68fa      	ldr	r2, [r7, #12]
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	441a      	add	r2, r3
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d101      	bne.n	8009c00 <create_name+0xf4>
 8009bfc:	2306      	movs	r3, #6
 8009bfe:	e010      	b.n	8009c22 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	2be5      	cmp	r3, #229	; 0xe5
 8009c06:	d102      	bne.n	8009c0e <create_name+0x102>
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	2205      	movs	r2, #5
 8009c0c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009c0e:	7efb      	ldrb	r3, [r7, #27]
 8009c10:	2b20      	cmp	r3, #32
 8009c12:	d801      	bhi.n	8009c18 <create_name+0x10c>
 8009c14:	2204      	movs	r2, #4
 8009c16:	e000      	b.n	8009c1a <create_name+0x10e>
 8009c18:	2200      	movs	r2, #0
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	330b      	adds	r3, #11
 8009c1e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009c20:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3720      	adds	r7, #32
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	08011924 	.word	0x08011924
 8009c30:	080118ac 	.word	0x080118ac

08009c34 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b086      	sub	sp, #24
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009c48:	e002      	b.n	8009c50 <follow_path+0x1c>
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	603b      	str	r3, [r7, #0]
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	781b      	ldrb	r3, [r3, #0]
 8009c54:	2b2f      	cmp	r3, #47	; 0x2f
 8009c56:	d0f8      	beq.n	8009c4a <follow_path+0x16>
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	2b5c      	cmp	r3, #92	; 0x5c
 8009c5e:	d0f4      	beq.n	8009c4a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	2200      	movs	r2, #0
 8009c64:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	2b1f      	cmp	r3, #31
 8009c6c:	d80a      	bhi.n	8009c84 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2280      	movs	r2, #128	; 0x80
 8009c72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009c76:	2100      	movs	r1, #0
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f7ff fcf9 	bl	8009670 <dir_sdi>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	75fb      	strb	r3, [r7, #23]
 8009c82:	e043      	b.n	8009d0c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009c84:	463b      	mov	r3, r7
 8009c86:	4619      	mov	r1, r3
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f7ff ff3f 	bl	8009b0c <create_name>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009c92:	7dfb      	ldrb	r3, [r7, #23]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d134      	bne.n	8009d02 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f7ff feaf 	bl	80099fc <dir_find>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009ca8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009caa:	7dfb      	ldrb	r3, [r7, #23]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00a      	beq.n	8009cc6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009cb0:	7dfb      	ldrb	r3, [r7, #23]
 8009cb2:	2b04      	cmp	r3, #4
 8009cb4:	d127      	bne.n	8009d06 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009cb6:	7afb      	ldrb	r3, [r7, #11]
 8009cb8:	f003 0304 	and.w	r3, r3, #4
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d122      	bne.n	8009d06 <follow_path+0xd2>
 8009cc0:	2305      	movs	r3, #5
 8009cc2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009cc4:	e01f      	b.n	8009d06 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009cc6:	7afb      	ldrb	r3, [r7, #11]
 8009cc8:	f003 0304 	and.w	r3, r3, #4
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d11c      	bne.n	8009d0a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	799b      	ldrb	r3, [r3, #6]
 8009cd4:	f003 0310 	and.w	r3, r3, #16
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d102      	bne.n	8009ce2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009cdc:	2305      	movs	r3, #5
 8009cde:	75fb      	strb	r3, [r7, #23]
 8009ce0:	e014      	b.n	8009d0c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	695b      	ldr	r3, [r3, #20]
 8009cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cf0:	4413      	add	r3, r2
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f7ff fe42 	bl	800997e <ld_clust>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009d00:	e7c0      	b.n	8009c84 <follow_path+0x50>
			if (res != FR_OK) break;
 8009d02:	bf00      	nop
 8009d04:	e002      	b.n	8009d0c <follow_path+0xd8>
				break;
 8009d06:	bf00      	nop
 8009d08:	e000      	b.n	8009d0c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009d0a:	bf00      	nop
			}
		}
	}

	return res;
 8009d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3718      	adds	r7, #24
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009d16:	b480      	push	{r7}
 8009d18:	b087      	sub	sp, #28
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009d1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009d22:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d031      	beq.n	8009d90 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	617b      	str	r3, [r7, #20]
 8009d32:	e002      	b.n	8009d3a <get_ldnumber+0x24>
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	3301      	adds	r3, #1
 8009d38:	617b      	str	r3, [r7, #20]
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	2b20      	cmp	r3, #32
 8009d40:	d903      	bls.n	8009d4a <get_ldnumber+0x34>
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	2b3a      	cmp	r3, #58	; 0x3a
 8009d48:	d1f4      	bne.n	8009d34 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	781b      	ldrb	r3, [r3, #0]
 8009d4e:	2b3a      	cmp	r3, #58	; 0x3a
 8009d50:	d11c      	bne.n	8009d8c <get_ldnumber+0x76>
			tp = *path;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	1c5a      	adds	r2, r3, #1
 8009d5c:	60fa      	str	r2, [r7, #12]
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	3b30      	subs	r3, #48	; 0x30
 8009d62:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	2b09      	cmp	r3, #9
 8009d68:	d80e      	bhi.n	8009d88 <get_ldnumber+0x72>
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d10a      	bne.n	8009d88 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009d72:	68bb      	ldr	r3, [r7, #8]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d107      	bne.n	8009d88 <get_ldnumber+0x72>
					vol = (int)i;
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	3301      	adds	r3, #1
 8009d80:	617b      	str	r3, [r7, #20]
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	e002      	b.n	8009d92 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009d90:	693b      	ldr	r3, [r7, #16]
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	371c      	adds	r7, #28
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
	...

08009da0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b082      	sub	sp, #8
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	70da      	strb	r2, [r3, #3]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009db6:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009db8:	6839      	ldr	r1, [r7, #0]
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f7ff f8da 	bl	8008f74 <move_window>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <check_fs+0x2a>
 8009dc6:	2304      	movs	r3, #4
 8009dc8:	e038      	b.n	8009e3c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	3334      	adds	r3, #52	; 0x34
 8009dce:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7fe fe28 	bl	8008a28 <ld_word>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	461a      	mov	r2, r3
 8009ddc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d001      	beq.n	8009de8 <check_fs+0x48>
 8009de4:	2303      	movs	r3, #3
 8009de6:	e029      	b.n	8009e3c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009dee:	2be9      	cmp	r3, #233	; 0xe9
 8009df0:	d009      	beq.n	8009e06 <check_fs+0x66>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009df8:	2beb      	cmp	r3, #235	; 0xeb
 8009dfa:	d11e      	bne.n	8009e3a <check_fs+0x9a>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009e02:	2b90      	cmp	r3, #144	; 0x90
 8009e04:	d119      	bne.n	8009e3a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	3334      	adds	r3, #52	; 0x34
 8009e0a:	3336      	adds	r3, #54	; 0x36
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7fe fe23 	bl	8008a58 <ld_dword>
 8009e12:	4603      	mov	r3, r0
 8009e14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009e18:	4a0a      	ldr	r2, [pc, #40]	; (8009e44 <check_fs+0xa4>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d101      	bne.n	8009e22 <check_fs+0x82>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	e00c      	b.n	8009e3c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	3334      	adds	r3, #52	; 0x34
 8009e26:	3352      	adds	r3, #82	; 0x52
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7fe fe15 	bl	8008a58 <ld_dword>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	4a05      	ldr	r2, [pc, #20]	; (8009e48 <check_fs+0xa8>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d101      	bne.n	8009e3a <check_fs+0x9a>
 8009e36:	2300      	movs	r3, #0
 8009e38:	e000      	b.n	8009e3c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009e3a:	2302      	movs	r3, #2
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3708      	adds	r7, #8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	00544146 	.word	0x00544146
 8009e48:	33544146 	.word	0x33544146

08009e4c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b096      	sub	sp, #88	; 0x58
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	4613      	mov	r3, r2
 8009e58:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f7ff ff58 	bl	8009d16 <get_ldnumber>
 8009e66:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	da01      	bge.n	8009e72 <find_volume+0x26>
 8009e6e:	230b      	movs	r3, #11
 8009e70:	e235      	b.n	800a2de <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009e72:	4aa5      	ldr	r2, [pc, #660]	; (800a108 <find_volume+0x2bc>)
 8009e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e7a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d101      	bne.n	8009e86 <find_volume+0x3a>
 8009e82:	230c      	movs	r3, #12
 8009e84:	e22b      	b.n	800a2de <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 8009e86:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009e88:	f7fe fece 	bl	8008c28 <lock_fs>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <find_volume+0x4a>
 8009e92:	230f      	movs	r3, #15
 8009e94:	e223      	b.n	800a2de <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e9a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009e9c:	79fb      	ldrb	r3, [r7, #7]
 8009e9e:	f023 0301 	bic.w	r3, r3, #1
 8009ea2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d01a      	beq.n	8009ee2 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8009eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eae:	785b      	ldrb	r3, [r3, #1]
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f7fe fd1b 	bl	80088ec <disk_status>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009ebc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009ec0:	f003 0301 	and.w	r3, r3, #1
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d10c      	bne.n	8009ee2 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009ec8:	79fb      	ldrb	r3, [r7, #7]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d007      	beq.n	8009ede <find_volume+0x92>
 8009ece:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009ed2:	f003 0304 	and.w	r3, r3, #4
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8009eda:	230a      	movs	r3, #10
 8009edc:	e1ff      	b.n	800a2de <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 8009ede:	2300      	movs	r3, #0
 8009ee0:	e1fd      	b.n	800a2de <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eea:	b2da      	uxtb	r2, r3
 8009eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eee:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef2:	785b      	ldrb	r3, [r3, #1]
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7fe fd13 	bl	8008920 <disk_initialize>
 8009efa:	4603      	mov	r3, r0
 8009efc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009f00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009f04:	f003 0301 	and.w	r3, r3, #1
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d001      	beq.n	8009f10 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009f0c:	2303      	movs	r3, #3
 8009f0e:	e1e6      	b.n	800a2de <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009f10:	79fb      	ldrb	r3, [r7, #7]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d007      	beq.n	8009f26 <find_volume+0xda>
 8009f16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009f1a:	f003 0304 	and.w	r3, r3, #4
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d001      	beq.n	8009f26 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8009f22:	230a      	movs	r3, #10
 8009f24:	e1db      	b.n	800a2de <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009f26:	2300      	movs	r3, #0
 8009f28:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009f2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009f2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009f2e:	f7ff ff37 	bl	8009da0 <check_fs>
 8009f32:	4603      	mov	r3, r0
 8009f34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009f38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d149      	bne.n	8009fd4 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009f40:	2300      	movs	r3, #0
 8009f42:	643b      	str	r3, [r7, #64]	; 0x40
 8009f44:	e01e      	b.n	8009f84 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f48:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8009f4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f4e:	011b      	lsls	r3, r3, #4
 8009f50:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009f54:	4413      	add	r3, r2
 8009f56:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f5a:	3304      	adds	r3, #4
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d006      	beq.n	8009f70 <find_volume+0x124>
 8009f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f64:	3308      	adds	r3, #8
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fe fd76 	bl	8008a58 <ld_dword>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	e000      	b.n	8009f72 <find_volume+0x126>
 8009f70:	2200      	movs	r2, #0
 8009f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	3358      	adds	r3, #88	; 0x58
 8009f78:	443b      	add	r3, r7
 8009f7a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009f7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f80:	3301      	adds	r3, #1
 8009f82:	643b      	str	r3, [r7, #64]	; 0x40
 8009f84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f86:	2b03      	cmp	r3, #3
 8009f88:	d9dd      	bls.n	8009f46 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d002      	beq.n	8009f9a <find_volume+0x14e>
 8009f94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f96:	3b01      	subs	r3, #1
 8009f98:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009f9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	3358      	adds	r3, #88	; 0x58
 8009fa0:	443b      	add	r3, r7
 8009fa2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009fa6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009fa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d005      	beq.n	8009fba <find_volume+0x16e>
 8009fae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009fb0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009fb2:	f7ff fef5 	bl	8009da0 <check_fs>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	e000      	b.n	8009fbc <find_volume+0x170>
 8009fba:	2303      	movs	r3, #3
 8009fbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009fc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d905      	bls.n	8009fd4 <find_volume+0x188>
 8009fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fca:	3301      	adds	r3, #1
 8009fcc:	643b      	str	r3, [r7, #64]	; 0x40
 8009fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fd0:	2b03      	cmp	r3, #3
 8009fd2:	d9e2      	bls.n	8009f9a <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009fd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009fd8:	2b04      	cmp	r3, #4
 8009fda:	d101      	bne.n	8009fe0 <find_volume+0x194>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e17e      	b.n	800a2de <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009fe0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d901      	bls.n	8009fec <find_volume+0x1a0>
 8009fe8:	230d      	movs	r3, #13
 8009fea:	e178      	b.n	800a2de <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fee:	3334      	adds	r3, #52	; 0x34
 8009ff0:	330b      	adds	r3, #11
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7fe fd18 	bl	8008a28 <ld_word>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ffe:	d001      	beq.n	800a004 <find_volume+0x1b8>
 800a000:	230d      	movs	r3, #13
 800a002:	e16c      	b.n	800a2de <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a006:	3334      	adds	r3, #52	; 0x34
 800a008:	3316      	adds	r3, #22
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7fe fd0c 	bl	8008a28 <ld_word>
 800a010:	4603      	mov	r3, r0
 800a012:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a016:	2b00      	cmp	r3, #0
 800a018:	d106      	bne.n	800a028 <find_volume+0x1dc>
 800a01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a01c:	3334      	adds	r3, #52	; 0x34
 800a01e:	3324      	adds	r3, #36	; 0x24
 800a020:	4618      	mov	r0, r3
 800a022:	f7fe fd19 	bl	8008a58 <ld_dword>
 800a026:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a02a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a02c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a030:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800a034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a036:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a03a:	789b      	ldrb	r3, [r3, #2]
 800a03c:	2b01      	cmp	r3, #1
 800a03e:	d005      	beq.n	800a04c <find_volume+0x200>
 800a040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a042:	789b      	ldrb	r3, [r3, #2]
 800a044:	2b02      	cmp	r3, #2
 800a046:	d001      	beq.n	800a04c <find_volume+0x200>
 800a048:	230d      	movs	r3, #13
 800a04a:	e148      	b.n	800a2de <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a04e:	789b      	ldrb	r3, [r3, #2]
 800a050:	461a      	mov	r2, r3
 800a052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a054:	fb02 f303 	mul.w	r3, r2, r3
 800a058:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a05c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a060:	b29a      	uxth	r2, r3
 800a062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a064:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a068:	895b      	ldrh	r3, [r3, #10]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d008      	beq.n	800a080 <find_volume+0x234>
 800a06e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a070:	895b      	ldrh	r3, [r3, #10]
 800a072:	461a      	mov	r2, r3
 800a074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a076:	895b      	ldrh	r3, [r3, #10]
 800a078:	3b01      	subs	r3, #1
 800a07a:	4013      	ands	r3, r2
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d001      	beq.n	800a084 <find_volume+0x238>
 800a080:	230d      	movs	r3, #13
 800a082:	e12c      	b.n	800a2de <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a086:	3334      	adds	r3, #52	; 0x34
 800a088:	3311      	adds	r3, #17
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7fe fccc 	bl	8008a28 <ld_word>
 800a090:	4603      	mov	r3, r0
 800a092:	461a      	mov	r2, r3
 800a094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a096:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09a:	891b      	ldrh	r3, [r3, #8]
 800a09c:	f003 030f 	and.w	r3, r3, #15
 800a0a0:	b29b      	uxth	r3, r3
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d001      	beq.n	800a0aa <find_volume+0x25e>
 800a0a6:	230d      	movs	r3, #13
 800a0a8:	e119      	b.n	800a2de <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a0aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ac:	3334      	adds	r3, #52	; 0x34
 800a0ae:	3313      	adds	r3, #19
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f7fe fcb9 	bl	8008a28 <ld_word>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a0ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d106      	bne.n	800a0ce <find_volume+0x282>
 800a0c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0c2:	3334      	adds	r3, #52	; 0x34
 800a0c4:	3320      	adds	r3, #32
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7fe fcc6 	bl	8008a58 <ld_dword>
 800a0cc:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0d0:	3334      	adds	r3, #52	; 0x34
 800a0d2:	330e      	adds	r3, #14
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7fe fca7 	bl	8008a28 <ld_word>
 800a0da:	4603      	mov	r3, r0
 800a0dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a0de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d101      	bne.n	800a0e8 <find_volume+0x29c>
 800a0e4:	230d      	movs	r3, #13
 800a0e6:	e0fa      	b.n	800a2de <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a0e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a0ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0ec:	4413      	add	r3, r2
 800a0ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a0f0:	8912      	ldrh	r2, [r2, #8]
 800a0f2:	0912      	lsrs	r2, r2, #4
 800a0f4:	b292      	uxth	r2, r2
 800a0f6:	4413      	add	r3, r2
 800a0f8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a0fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fe:	429a      	cmp	r2, r3
 800a100:	d204      	bcs.n	800a10c <find_volume+0x2c0>
 800a102:	230d      	movs	r3, #13
 800a104:	e0eb      	b.n	800a2de <find_volume+0x492>
 800a106:	bf00      	nop
 800a108:	20001eb8 	.word	0x20001eb8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a10c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a114:	8952      	ldrh	r2, [r2, #10]
 800a116:	fbb3 f3f2 	udiv	r3, r3, r2
 800a11a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d101      	bne.n	800a126 <find_volume+0x2da>
 800a122:	230d      	movs	r3, #13
 800a124:	e0db      	b.n	800a2de <find_volume+0x492>
		fmt = FS_FAT32;
 800a126:	2303      	movs	r3, #3
 800a128:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a12e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a132:	4293      	cmp	r3, r2
 800a134:	d802      	bhi.n	800a13c <find_volume+0x2f0>
 800a136:	2302      	movs	r3, #2
 800a138:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a13e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a142:	4293      	cmp	r3, r2
 800a144:	d802      	bhi.n	800a14c <find_volume+0x300>
 800a146:	2301      	movs	r3, #1
 800a148:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a14e:	1c9a      	adds	r2, r3, #2
 800a150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a152:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a156:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a158:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a15a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a15c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a15e:	441a      	add	r2, r3
 800a160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a162:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a164:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a168:	441a      	add	r2, r3
 800a16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a16c:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800a16e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a172:	2b03      	cmp	r3, #3
 800a174:	d11e      	bne.n	800a1b4 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a178:	3334      	adds	r3, #52	; 0x34
 800a17a:	332a      	adds	r3, #42	; 0x2a
 800a17c:	4618      	mov	r0, r3
 800a17e:	f7fe fc53 	bl	8008a28 <ld_word>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d001      	beq.n	800a18c <find_volume+0x340>
 800a188:	230d      	movs	r3, #13
 800a18a:	e0a8      	b.n	800a2de <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a18e:	891b      	ldrh	r3, [r3, #8]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d001      	beq.n	800a198 <find_volume+0x34c>
 800a194:	230d      	movs	r3, #13
 800a196:	e0a2      	b.n	800a2de <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a19a:	3334      	adds	r3, #52	; 0x34
 800a19c:	332c      	adds	r3, #44	; 0x2c
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fe fc5a 	bl	8008a58 <ld_dword>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1a8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a1aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	647b      	str	r3, [r7, #68]	; 0x44
 800a1b2:	e01f      	b.n	800a1f4 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b6:	891b      	ldrh	r3, [r3, #8]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d101      	bne.n	800a1c0 <find_volume+0x374>
 800a1bc:	230d      	movs	r3, #13
 800a1be:	e08e      	b.n	800a2de <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a1c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a1c6:	441a      	add	r2, r3
 800a1c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ca:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a1cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	d103      	bne.n	800a1dc <find_volume+0x390>
 800a1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	005b      	lsls	r3, r3, #1
 800a1da:	e00a      	b.n	800a1f2 <find_volume+0x3a6>
 800a1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1de:	699a      	ldr	r2, [r3, #24]
 800a1e0:	4613      	mov	r3, r2
 800a1e2:	005b      	lsls	r3, r3, #1
 800a1e4:	4413      	add	r3, r2
 800a1e6:	085a      	lsrs	r2, r3, #1
 800a1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	f003 0301 	and.w	r3, r3, #1
 800a1f0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a1f2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a1f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1f6:	69da      	ldr	r2, [r3, #28]
 800a1f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1fa:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800a1fe:	0a5b      	lsrs	r3, r3, #9
 800a200:	429a      	cmp	r2, r3
 800a202:	d201      	bcs.n	800a208 <find_volume+0x3bc>
 800a204:	230d      	movs	r3, #13
 800a206:	e06a      	b.n	800a2de <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a20a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a20e:	615a      	str	r2, [r3, #20]
 800a210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a212:	695a      	ldr	r2, [r3, #20]
 800a214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a216:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a21a:	2280      	movs	r2, #128	; 0x80
 800a21c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a21e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a222:	2b03      	cmp	r3, #3
 800a224:	d149      	bne.n	800a2ba <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a228:	3334      	adds	r3, #52	; 0x34
 800a22a:	3330      	adds	r3, #48	; 0x30
 800a22c:	4618      	mov	r0, r3
 800a22e:	f7fe fbfb 	bl	8008a28 <ld_word>
 800a232:	4603      	mov	r3, r0
 800a234:	2b01      	cmp	r3, #1
 800a236:	d140      	bne.n	800a2ba <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a238:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a23a:	3301      	adds	r3, #1
 800a23c:	4619      	mov	r1, r3
 800a23e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a240:	f7fe fe98 	bl	8008f74 <move_window>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d137      	bne.n	800a2ba <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800a24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a24c:	2200      	movs	r2, #0
 800a24e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a252:	3334      	adds	r3, #52	; 0x34
 800a254:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a258:	4618      	mov	r0, r3
 800a25a:	f7fe fbe5 	bl	8008a28 <ld_word>
 800a25e:	4603      	mov	r3, r0
 800a260:	461a      	mov	r2, r3
 800a262:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a266:	429a      	cmp	r2, r3
 800a268:	d127      	bne.n	800a2ba <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a26a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a26c:	3334      	adds	r3, #52	; 0x34
 800a26e:	4618      	mov	r0, r3
 800a270:	f7fe fbf2 	bl	8008a58 <ld_dword>
 800a274:	4603      	mov	r3, r0
 800a276:	4a1c      	ldr	r2, [pc, #112]	; (800a2e8 <find_volume+0x49c>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d11e      	bne.n	800a2ba <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a27c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a27e:	3334      	adds	r3, #52	; 0x34
 800a280:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a284:	4618      	mov	r0, r3
 800a286:	f7fe fbe7 	bl	8008a58 <ld_dword>
 800a28a:	4603      	mov	r3, r0
 800a28c:	4a17      	ldr	r2, [pc, #92]	; (800a2ec <find_volume+0x4a0>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d113      	bne.n	800a2ba <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a294:	3334      	adds	r3, #52	; 0x34
 800a296:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a29a:	4618      	mov	r0, r3
 800a29c:	f7fe fbdc 	bl	8008a58 <ld_dword>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2a4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a2a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2a8:	3334      	adds	r3, #52	; 0x34
 800a2aa:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f7fe fbd2 	bl	8008a58 <ld_dword>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2bc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a2c0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a2c2:	4b0b      	ldr	r3, [pc, #44]	; (800a2f0 <find_volume+0x4a4>)
 800a2c4:	881b      	ldrh	r3, [r3, #0]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	b29a      	uxth	r2, r3
 800a2ca:	4b09      	ldr	r3, [pc, #36]	; (800a2f0 <find_volume+0x4a4>)
 800a2cc:	801a      	strh	r2, [r3, #0]
 800a2ce:	4b08      	ldr	r3, [pc, #32]	; (800a2f0 <find_volume+0x4a4>)
 800a2d0:	881a      	ldrh	r2, [r3, #0]
 800a2d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2d4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a2d6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a2d8:	f7fe fde4 	bl	8008ea4 <clear_lock>
#endif
	return FR_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3758      	adds	r7, #88	; 0x58
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	41615252 	.word	0x41615252
 800a2ec:	61417272 	.word	0x61417272
 800a2f0:	20001ebc 	.word	0x20001ebc

0800a2f4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a2fe:	2309      	movs	r3, #9
 800a300:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d02e      	beq.n	800a366 <validate+0x72>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d02a      	beq.n	800a366 <validate+0x72>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d025      	beq.n	800a366 <validate+0x72>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	889a      	ldrh	r2, [r3, #4]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	88db      	ldrh	r3, [r3, #6]
 800a324:	429a      	cmp	r2, r3
 800a326:	d11e      	bne.n	800a366 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7fe fc7b 	bl	8008c28 <lock_fs>
 800a332:	4603      	mov	r3, r0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d014      	beq.n	800a362 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	785b      	ldrb	r3, [r3, #1]
 800a33e:	4618      	mov	r0, r3
 800a340:	f7fe fad4 	bl	80088ec <disk_status>
 800a344:	4603      	mov	r3, r0
 800a346:	f003 0301 	and.w	r3, r3, #1
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d102      	bne.n	800a354 <validate+0x60>
				res = FR_OK;
 800a34e:	2300      	movs	r3, #0
 800a350:	73fb      	strb	r3, [r7, #15]
 800a352:	e008      	b.n	800a366 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2100      	movs	r1, #0
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7fe fc7a 	bl	8008c54 <unlock_fs>
 800a360:	e001      	b.n	800a366 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800a362:	230f      	movs	r3, #15
 800a364:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a366:	7bfb      	ldrb	r3, [r7, #15]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d102      	bne.n	800a372 <validate+0x7e>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	e000      	b.n	800a374 <validate+0x80>
 800a372:	2300      	movs	r3, #0
 800a374:	683a      	ldr	r2, [r7, #0]
 800a376:	6013      	str	r3, [r2, #0]
	return res;
 800a378:	7bfb      	ldrb	r3, [r7, #15]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3710      	adds	r7, #16
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
	...

0800a384 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b088      	sub	sp, #32
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	4613      	mov	r3, r2
 800a390:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a396:	f107 0310 	add.w	r3, r7, #16
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7ff fcbb 	bl	8009d16 <get_ldnumber>
 800a3a0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	da01      	bge.n	800a3ac <f_mount+0x28>
 800a3a8:	230b      	movs	r3, #11
 800a3aa:	e048      	b.n	800a43e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a3ac:	4a26      	ldr	r2, [pc, #152]	; (800a448 <f_mount+0xc4>)
 800a3ae:	69fb      	ldr	r3, [r7, #28]
 800a3b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3b4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00f      	beq.n	800a3dc <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a3bc:	69b8      	ldr	r0, [r7, #24]
 800a3be:	f7fe fd71 	bl	8008ea4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800a3c2:	69bb      	ldr	r3, [r7, #24]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fcad 	bl	800ad26 <ff_del_syncobj>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d101      	bne.n	800a3d6 <f_mount+0x52>
 800a3d2:	2302      	movs	r3, #2
 800a3d4:	e033      	b.n	800a43e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a3d6:	69bb      	ldr	r3, [r7, #24]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d00f      	beq.n	800a402 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800a3e8:	69fb      	ldr	r3, [r7, #28]
 800a3ea:	b2da      	uxtb	r2, r3
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	330c      	adds	r3, #12
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	4610      	mov	r0, r2
 800a3f4:	f000 fc77 	bl	800ace6 <ff_cre_syncobj>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d101      	bne.n	800a402 <f_mount+0x7e>
 800a3fe:	2302      	movs	r3, #2
 800a400:	e01d      	b.n	800a43e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a402:	68fa      	ldr	r2, [r7, #12]
 800a404:	4910      	ldr	r1, [pc, #64]	; (800a448 <f_mount+0xc4>)
 800a406:	69fb      	ldr	r3, [r7, #28]
 800a408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d002      	beq.n	800a418 <f_mount+0x94>
 800a412:	79fb      	ldrb	r3, [r7, #7]
 800a414:	2b01      	cmp	r3, #1
 800a416:	d001      	beq.n	800a41c <f_mount+0x98>
 800a418:	2300      	movs	r3, #0
 800a41a:	e010      	b.n	800a43e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a41c:	f107 010c 	add.w	r1, r7, #12
 800a420:	f107 0308 	add.w	r3, r7, #8
 800a424:	2200      	movs	r2, #0
 800a426:	4618      	mov	r0, r3
 800a428:	f7ff fd10 	bl	8009e4c <find_volume>
 800a42c:	4603      	mov	r3, r0
 800a42e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	7dfa      	ldrb	r2, [r7, #23]
 800a434:	4611      	mov	r1, r2
 800a436:	4618      	mov	r0, r3
 800a438:	f7fe fc0c 	bl	8008c54 <unlock_fs>
 800a43c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3720      	adds	r7, #32
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	20001eb8 	.word	0x20001eb8

0800a44c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b098      	sub	sp, #96	; 0x60
 800a450:	af00      	add	r7, sp, #0
 800a452:	60f8      	str	r0, [r7, #12]
 800a454:	60b9      	str	r1, [r7, #8]
 800a456:	4613      	mov	r3, r2
 800a458:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d101      	bne.n	800a464 <f_open+0x18>
 800a460:	2309      	movs	r3, #9
 800a462:	e1b4      	b.n	800a7ce <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a464:	79fb      	ldrb	r3, [r7, #7]
 800a466:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a46a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a46c:	79fa      	ldrb	r2, [r7, #7]
 800a46e:	f107 0110 	add.w	r1, r7, #16
 800a472:	f107 0308 	add.w	r3, r7, #8
 800a476:	4618      	mov	r0, r3
 800a478:	f7ff fce8 	bl	8009e4c <find_volume>
 800a47c:	4603      	mov	r3, r0
 800a47e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800a482:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a486:	2b00      	cmp	r3, #0
 800a488:	f040 8191 	bne.w	800a7ae <f_open+0x362>
		dj.obj.fs = fs;
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	f107 0314 	add.w	r3, r7, #20
 800a496:	4611      	mov	r1, r2
 800a498:	4618      	mov	r0, r3
 800a49a:	f7ff fbcb 	bl	8009c34 <follow_path>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a4a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d11a      	bne.n	800a4e2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a4ac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a4b0:	b25b      	sxtb	r3, r3
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	da03      	bge.n	800a4be <f_open+0x72>
				res = FR_INVALID_NAME;
 800a4b6:	2306      	movs	r3, #6
 800a4b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a4bc:	e011      	b.n	800a4e2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a4be:	79fb      	ldrb	r3, [r7, #7]
 800a4c0:	f023 0301 	bic.w	r3, r3, #1
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	bf14      	ite	ne
 800a4c8:	2301      	movne	r3, #1
 800a4ca:	2300      	moveq	r3, #0
 800a4cc:	b2db      	uxtb	r3, r3
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	f107 0314 	add.w	r3, r7, #20
 800a4d4:	4611      	mov	r1, r2
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe fbd8 	bl	8008c8c <chk_lock>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a4e2:	79fb      	ldrb	r3, [r7, #7]
 800a4e4:	f003 031c 	and.w	r3, r3, #28
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d07f      	beq.n	800a5ec <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a4ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d017      	beq.n	800a524 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a4f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4f8:	2b04      	cmp	r3, #4
 800a4fa:	d10e      	bne.n	800a51a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a4fc:	f7fe fc22 	bl	8008d44 <enq_lock>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d006      	beq.n	800a514 <f_open+0xc8>
 800a506:	f107 0314 	add.w	r3, r7, #20
 800a50a:	4618      	mov	r0, r3
 800a50c:	f7ff facb 	bl	8009aa6 <dir_register>
 800a510:	4603      	mov	r3, r0
 800a512:	e000      	b.n	800a516 <f_open+0xca>
 800a514:	2312      	movs	r3, #18
 800a516:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a51a:	79fb      	ldrb	r3, [r7, #7]
 800a51c:	f043 0308 	orr.w	r3, r3, #8
 800a520:	71fb      	strb	r3, [r7, #7]
 800a522:	e010      	b.n	800a546 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a524:	7ebb      	ldrb	r3, [r7, #26]
 800a526:	f003 0311 	and.w	r3, r3, #17
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d003      	beq.n	800a536 <f_open+0xea>
					res = FR_DENIED;
 800a52e:	2307      	movs	r3, #7
 800a530:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a534:	e007      	b.n	800a546 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a536:	79fb      	ldrb	r3, [r7, #7]
 800a538:	f003 0304 	and.w	r3, r3, #4
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d002      	beq.n	800a546 <f_open+0xfa>
 800a540:	2308      	movs	r3, #8
 800a542:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a546:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d168      	bne.n	800a620 <f_open+0x1d4>
 800a54e:	79fb      	ldrb	r3, [r7, #7]
 800a550:	f003 0308 	and.w	r3, r3, #8
 800a554:	2b00      	cmp	r3, #0
 800a556:	d063      	beq.n	800a620 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a558:	f7fd fc8c 	bl	8007e74 <get_fattime>
 800a55c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a55e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a560:	330e      	adds	r3, #14
 800a562:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a564:	4618      	mov	r0, r3
 800a566:	f7fe fab5 	bl	8008ad4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a56a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a56c:	3316      	adds	r3, #22
 800a56e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a570:	4618      	mov	r0, r3
 800a572:	f7fe faaf 	bl	8008ad4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a578:	330b      	adds	r3, #11
 800a57a:	2220      	movs	r2, #32
 800a57c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a582:	4611      	mov	r1, r2
 800a584:	4618      	mov	r0, r3
 800a586:	f7ff f9fa 	bl	800997e <ld_clust>
 800a58a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a590:	2200      	movs	r2, #0
 800a592:	4618      	mov	r0, r3
 800a594:	f7ff fa12 	bl	80099bc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a59a:	331c      	adds	r3, #28
 800a59c:	2100      	movs	r1, #0
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f7fe fa98 	bl	8008ad4 <st_dword>
					fs->wflag = 1;
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a5aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d037      	beq.n	800a620 <f_open+0x1d4>
						dw = fs->winsect;
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5b4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800a5b6:	f107 0314 	add.w	r3, r7, #20
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7fe ff25 	bl	800940e <remove_chain>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800a5ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d126      	bne.n	800a620 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7fe fccc 	bl	8008f74 <move_window>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a5e6:	3a01      	subs	r2, #1
 800a5e8:	611a      	str	r2, [r3, #16]
 800a5ea:	e019      	b.n	800a620 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a5ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d115      	bne.n	800a620 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a5f4:	7ebb      	ldrb	r3, [r7, #26]
 800a5f6:	f003 0310 	and.w	r3, r3, #16
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d003      	beq.n	800a606 <f_open+0x1ba>
					res = FR_NO_FILE;
 800a5fe:	2304      	movs	r3, #4
 800a600:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a604:	e00c      	b.n	800a620 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a606:	79fb      	ldrb	r3, [r7, #7]
 800a608:	f003 0302 	and.w	r3, r3, #2
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d007      	beq.n	800a620 <f_open+0x1d4>
 800a610:	7ebb      	ldrb	r3, [r7, #26]
 800a612:	f003 0301 	and.w	r3, r3, #1
 800a616:	2b00      	cmp	r3, #0
 800a618:	d002      	beq.n	800a620 <f_open+0x1d4>
						res = FR_DENIED;
 800a61a:	2307      	movs	r3, #7
 800a61c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800a620:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a624:	2b00      	cmp	r3, #0
 800a626:	d128      	bne.n	800a67a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a628:	79fb      	ldrb	r3, [r7, #7]
 800a62a:	f003 0308 	and.w	r3, r3, #8
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d003      	beq.n	800a63a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a632:	79fb      	ldrb	r3, [r7, #7]
 800a634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a638:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a642:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a648:	79fb      	ldrb	r3, [r7, #7]
 800a64a:	f023 0301 	bic.w	r3, r3, #1
 800a64e:	2b00      	cmp	r3, #0
 800a650:	bf14      	ite	ne
 800a652:	2301      	movne	r3, #1
 800a654:	2300      	moveq	r3, #0
 800a656:	b2db      	uxtb	r3, r3
 800a658:	461a      	mov	r2, r3
 800a65a:	f107 0314 	add.w	r3, r7, #20
 800a65e:	4611      	mov	r1, r2
 800a660:	4618      	mov	r0, r3
 800a662:	f7fe fb91 	bl	8008d88 <inc_lock>
 800a666:	4602      	mov	r2, r0
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	691b      	ldr	r3, [r3, #16]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d102      	bne.n	800a67a <f_open+0x22e>
 800a674:	2302      	movs	r3, #2
 800a676:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a67a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a67e:	2b00      	cmp	r3, #0
 800a680:	f040 8095 	bne.w	800a7ae <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a688:	4611      	mov	r1, r2
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7ff f977 	bl	800997e <ld_clust>
 800a690:	4602      	mov	r2, r0
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a698:	331c      	adds	r3, #28
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7fe f9dc 	bl	8008a58 <ld_dword>
 800a6a0:	4602      	mov	r2, r0
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a6ac:	693a      	ldr	r2, [r7, #16]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	88da      	ldrh	r2, [r3, #6]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	79fa      	ldrb	r2, [r7, #7]
 800a6be:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	3330      	adds	r3, #48	; 0x30
 800a6d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a6da:	2100      	movs	r1, #0
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7fe fa46 	bl	8008b6e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a6e2:	79fb      	ldrb	r3, [r7, #7]
 800a6e4:	f003 0320 	and.w	r3, r3, #32
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d060      	beq.n	800a7ae <f_open+0x362>
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	68db      	ldr	r3, [r3, #12]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d05c      	beq.n	800a7ae <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	68da      	ldr	r2, [r3, #12]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	895b      	ldrh	r3, [r3, #10]
 800a700:	025b      	lsls	r3, r3, #9
 800a702:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	68db      	ldr	r3, [r3, #12]
 800a70e:	657b      	str	r3, [r7, #84]	; 0x54
 800a710:	e016      	b.n	800a740 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a716:	4618      	mov	r0, r3
 800a718:	f7fe fce7 	bl	80090ea <get_fat>
 800a71c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a71e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a720:	2b01      	cmp	r3, #1
 800a722:	d802      	bhi.n	800a72a <f_open+0x2de>
 800a724:	2302      	movs	r3, #2
 800a726:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a72a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a72c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a730:	d102      	bne.n	800a738 <f_open+0x2ec>
 800a732:	2301      	movs	r3, #1
 800a734:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a738:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a73a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a73c:	1ad3      	subs	r3, r2, r3
 800a73e:	657b      	str	r3, [r7, #84]	; 0x54
 800a740:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a744:	2b00      	cmp	r3, #0
 800a746:	d103      	bne.n	800a750 <f_open+0x304>
 800a748:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a74a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d8e0      	bhi.n	800a712 <f_open+0x2c6>
				}
				fp->clust = clst;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a754:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a756:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d127      	bne.n	800a7ae <f_open+0x362>
 800a75e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a764:	2b00      	cmp	r3, #0
 800a766:	d022      	beq.n	800a7ae <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a76c:	4618      	mov	r0, r3
 800a76e:	f7fe fc9d 	bl	80090ac <clust2sect>
 800a772:	6478      	str	r0, [r7, #68]	; 0x44
 800a774:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a776:	2b00      	cmp	r3, #0
 800a778:	d103      	bne.n	800a782 <f_open+0x336>
						res = FR_INT_ERR;
 800a77a:	2302      	movs	r3, #2
 800a77c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a780:	e015      	b.n	800a7ae <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a782:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a784:	0a5a      	lsrs	r2, r3, #9
 800a786:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a788:	441a      	add	r2, r3
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	7858      	ldrb	r0, [r3, #1]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6a1a      	ldr	r2, [r3, #32]
 800a79c:	2301      	movs	r3, #1
 800a79e:	f7fe f8e5 	bl	800896c <disk_read>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d002      	beq.n	800a7ae <f_open+0x362>
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a7ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d002      	beq.n	800a7bc <f_open+0x370>
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800a7c2:	4611      	mov	r1, r2
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f7fe fa45 	bl	8008c54 <unlock_fs>
 800a7ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3760      	adds	r7, #96	; 0x60
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}

0800a7d6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a7d6:	b580      	push	{r7, lr}
 800a7d8:	b08c      	sub	sp, #48	; 0x30
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	60f8      	str	r0, [r7, #12]
 800a7de:	60b9      	str	r1, [r7, #8]
 800a7e0:	607a      	str	r2, [r7, #4]
 800a7e2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f107 0210 	add.w	r2, r7, #16
 800a7f4:	4611      	mov	r1, r2
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7ff fd7c 	bl	800a2f4 <validate>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a806:	2b00      	cmp	r3, #0
 800a808:	d107      	bne.n	800a81a <f_write+0x44>
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	7d5b      	ldrb	r3, [r3, #21]
 800a80e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a812:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a816:	2b00      	cmp	r3, #0
 800a818:	d009      	beq.n	800a82e <f_write+0x58>
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800a820:	4611      	mov	r1, r2
 800a822:	4618      	mov	r0, r3
 800a824:	f7fe fa16 	bl	8008c54 <unlock_fs>
 800a828:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a82c:	e173      	b.n	800ab16 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	7d1b      	ldrb	r3, [r3, #20]
 800a832:	f003 0302 	and.w	r3, r3, #2
 800a836:	2b00      	cmp	r3, #0
 800a838:	d106      	bne.n	800a848 <f_write+0x72>
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	2107      	movs	r1, #7
 800a83e:	4618      	mov	r0, r3
 800a840:	f7fe fa08 	bl	8008c54 <unlock_fs>
 800a844:	2307      	movs	r3, #7
 800a846:	e166      	b.n	800ab16 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	699a      	ldr	r2, [r3, #24]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	441a      	add	r2, r3
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	699b      	ldr	r3, [r3, #24]
 800a854:	429a      	cmp	r2, r3
 800a856:	f080 814b 	bcs.w	800aaf0 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	699b      	ldr	r3, [r3, #24]
 800a85e:	43db      	mvns	r3, r3
 800a860:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a862:	e145      	b.n	800aaf0 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	699b      	ldr	r3, [r3, #24]
 800a868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f040 8101 	bne.w	800aa74 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	699b      	ldr	r3, [r3, #24]
 800a876:	0a5b      	lsrs	r3, r3, #9
 800a878:	693a      	ldr	r2, [r7, #16]
 800a87a:	8952      	ldrh	r2, [r2, #10]
 800a87c:	3a01      	subs	r2, #1
 800a87e:	4013      	ands	r3, r2
 800a880:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a882:	69bb      	ldr	r3, [r7, #24]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d14d      	bne.n	800a924 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	699b      	ldr	r3, [r3, #24]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d10c      	bne.n	800a8aa <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	689b      	ldr	r3, [r3, #8]
 800a894:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d11a      	bne.n	800a8d2 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2100      	movs	r1, #0
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7fe fe19 	bl	80094d8 <create_chain>
 800a8a6:	62b8      	str	r0, [r7, #40]	; 0x28
 800a8a8:	e013      	b.n	800a8d2 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d007      	beq.n	800a8c2 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	699b      	ldr	r3, [r3, #24]
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	68f8      	ldr	r0, [r7, #12]
 800a8ba:	f7fe fea5 	bl	8009608 <clmt_clust>
 800a8be:	62b8      	str	r0, [r7, #40]	; 0x28
 800a8c0:	e007      	b.n	800a8d2 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a8c2:	68fa      	ldr	r2, [r7, #12]
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	4610      	mov	r0, r2
 800a8cc:	f7fe fe04 	bl	80094d8 <create_chain>
 800a8d0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	f000 8110 	beq.w	800aafa <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a8da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d109      	bne.n	800a8f4 <f_write+0x11e>
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	755a      	strb	r2, [r3, #21]
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	2102      	movs	r1, #2
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe f9b2 	bl	8008c54 <unlock_fs>
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	e110      	b.n	800ab16 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8fa:	d109      	bne.n	800a910 <f_write+0x13a>
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2201      	movs	r2, #1
 800a900:	755a      	strb	r2, [r3, #21]
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	2101      	movs	r1, #1
 800a906:	4618      	mov	r0, r3
 800a908:	f7fe f9a4 	bl	8008c54 <unlock_fs>
 800a90c:	2301      	movs	r3, #1
 800a90e:	e102      	b.n	800ab16 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a914:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d102      	bne.n	800a924 <f_write+0x14e>
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a922:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	7d1b      	ldrb	r3, [r3, #20]
 800a928:	b25b      	sxtb	r3, r3
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	da1d      	bge.n	800a96a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	7858      	ldrb	r0, [r3, #1]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	6a1a      	ldr	r2, [r3, #32]
 800a93c:	2301      	movs	r3, #1
 800a93e:	f7fe f835 	bl	80089ac <disk_write>
 800a942:	4603      	mov	r3, r0
 800a944:	2b00      	cmp	r3, #0
 800a946:	d009      	beq.n	800a95c <f_write+0x186>
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2201      	movs	r2, #1
 800a94c:	755a      	strb	r2, [r3, #21]
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	2101      	movs	r1, #1
 800a952:	4618      	mov	r0, r3
 800a954:	f7fe f97e 	bl	8008c54 <unlock_fs>
 800a958:	2301      	movs	r3, #1
 800a95a:	e0dc      	b.n	800ab16 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	7d1b      	ldrb	r3, [r3, #20]
 800a960:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a964:	b2da      	uxtb	r2, r3
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a96a:	693a      	ldr	r2, [r7, #16]
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	69db      	ldr	r3, [r3, #28]
 800a970:	4619      	mov	r1, r3
 800a972:	4610      	mov	r0, r2
 800a974:	f7fe fb9a 	bl	80090ac <clust2sect>
 800a978:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d109      	bne.n	800a994 <f_write+0x1be>
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2202      	movs	r2, #2
 800a984:	755a      	strb	r2, [r3, #21]
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	2102      	movs	r1, #2
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7fe f962 	bl	8008c54 <unlock_fs>
 800a990:	2302      	movs	r3, #2
 800a992:	e0c0      	b.n	800ab16 <f_write+0x340>
			sect += csect;
 800a994:	697a      	ldr	r2, [r7, #20]
 800a996:	69bb      	ldr	r3, [r7, #24]
 800a998:	4413      	add	r3, r2
 800a99a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	0a5b      	lsrs	r3, r3, #9
 800a9a0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a9a2:	6a3b      	ldr	r3, [r7, #32]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d041      	beq.n	800aa2c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a9a8:	69ba      	ldr	r2, [r7, #24]
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	693a      	ldr	r2, [r7, #16]
 800a9b0:	8952      	ldrh	r2, [r2, #10]
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d905      	bls.n	800a9c2 <f_write+0x1ec>
					cc = fs->csize - csect;
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	895b      	ldrh	r3, [r3, #10]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	69bb      	ldr	r3, [r7, #24]
 800a9be:	1ad3      	subs	r3, r2, r3
 800a9c0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	7858      	ldrb	r0, [r3, #1]
 800a9c6:	6a3b      	ldr	r3, [r7, #32]
 800a9c8:	697a      	ldr	r2, [r7, #20]
 800a9ca:	69f9      	ldr	r1, [r7, #28]
 800a9cc:	f7fd ffee 	bl	80089ac <disk_write>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d009      	beq.n	800a9ea <f_write+0x214>
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2201      	movs	r2, #1
 800a9da:	755a      	strb	r2, [r3, #21]
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	2101      	movs	r1, #1
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7fe f937 	bl	8008c54 <unlock_fs>
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e095      	b.n	800ab16 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6a1a      	ldr	r2, [r3, #32]
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	1ad3      	subs	r3, r2, r3
 800a9f2:	6a3a      	ldr	r2, [r7, #32]
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d915      	bls.n	800aa24 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6a1a      	ldr	r2, [r3, #32]
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	1ad3      	subs	r3, r2, r3
 800aa06:	025b      	lsls	r3, r3, #9
 800aa08:	69fa      	ldr	r2, [r7, #28]
 800aa0a:	4413      	add	r3, r2
 800aa0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa10:	4619      	mov	r1, r3
 800aa12:	f7fe f88b 	bl	8008b2c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	7d1b      	ldrb	r3, [r3, #20]
 800aa1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa1e:	b2da      	uxtb	r2, r3
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800aa24:	6a3b      	ldr	r3, [r7, #32]
 800aa26:	025b      	lsls	r3, r3, #9
 800aa28:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800aa2a:	e044      	b.n	800aab6 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	6a1b      	ldr	r3, [r3, #32]
 800aa30:	697a      	ldr	r2, [r7, #20]
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d01b      	beq.n	800aa6e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	699a      	ldr	r2, [r3, #24]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d215      	bcs.n	800aa6e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	7858      	ldrb	r0, [r3, #1]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	697a      	ldr	r2, [r7, #20]
 800aa50:	f7fd ff8c 	bl	800896c <disk_read>
 800aa54:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d009      	beq.n	800aa6e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	755a      	strb	r2, [r3, #21]
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	2101      	movs	r1, #1
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7fe f8f5 	bl	8008c54 <unlock_fs>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	e053      	b.n	800ab16 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	697a      	ldr	r2, [r7, #20]
 800aa72:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa7c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800aa80:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800aa82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d901      	bls.n	800aa8e <f_write+0x2b8>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	699b      	ldr	r3, [r3, #24]
 800aa98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa9c:	4413      	add	r3, r2
 800aa9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaa0:	69f9      	ldr	r1, [r7, #28]
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f7fe f842 	bl	8008b2c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	7d1b      	ldrb	r3, [r3, #20]
 800aaac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800aab0:	b2da      	uxtb	r2, r3
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800aab6:	69fa      	ldr	r2, [r7, #28]
 800aab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaba:	4413      	add	r3, r2
 800aabc:	61fb      	str	r3, [r7, #28]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	699a      	ldr	r2, [r3, #24]
 800aac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aac4:	441a      	add	r2, r3
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	619a      	str	r2, [r3, #24]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	68da      	ldr	r2, [r3, #12]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	699b      	ldr	r3, [r3, #24]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	bf38      	it	cc
 800aad6:	461a      	movcc	r2, r3
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	60da      	str	r2, [r3, #12]
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae2:	441a      	add	r2, r3
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	601a      	str	r2, [r3, #0]
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaec:	1ad3      	subs	r3, r2, r3
 800aaee:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	f47f aeb6 	bne.w	800a864 <f_write+0x8e>
 800aaf8:	e000      	b.n	800aafc <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800aafa:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	7d1b      	ldrb	r3, [r3, #20]
 800ab00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab04:	b2da      	uxtb	r2, r3
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	2100      	movs	r1, #0
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7fe f8a0 	bl	8008c54 <unlock_fs>
 800ab14:	2300      	movs	r3, #0
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3730      	adds	r7, #48	; 0x30
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}

0800ab1e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ab1e:	b580      	push	{r7, lr}
 800ab20:	b086      	sub	sp, #24
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f107 0208 	add.w	r2, r7, #8
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fbe0 	bl	800a2f4 <validate>
 800ab34:	4603      	mov	r3, r0
 800ab36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ab38:	7dfb      	ldrb	r3, [r7, #23]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d16d      	bne.n	800ac1a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	7d1b      	ldrb	r3, [r3, #20]
 800ab42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d067      	beq.n	800ac1a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	7d1b      	ldrb	r3, [r3, #20]
 800ab4e:	b25b      	sxtb	r3, r3
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	da1a      	bge.n	800ab8a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	7858      	ldrb	r0, [r3, #1]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6a1a      	ldr	r2, [r3, #32]
 800ab62:	2301      	movs	r3, #1
 800ab64:	f7fd ff22 	bl	80089ac <disk_write>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d006      	beq.n	800ab7c <f_sync+0x5e>
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2101      	movs	r1, #1
 800ab72:	4618      	mov	r0, r3
 800ab74:	f7fe f86e 	bl	8008c54 <unlock_fs>
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e055      	b.n	800ac28 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	7d1b      	ldrb	r3, [r3, #20]
 800ab80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab84:	b2da      	uxtb	r2, r3
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ab8a:	f7fd f973 	bl	8007e74 <get_fattime>
 800ab8e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ab90:	68ba      	ldr	r2, [r7, #8]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab96:	4619      	mov	r1, r3
 800ab98:	4610      	mov	r0, r2
 800ab9a:	f7fe f9eb 	bl	8008f74 <move_window>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800aba2:	7dfb      	ldrb	r3, [r7, #23]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d138      	bne.n	800ac1a <f_sync+0xfc>
					dir = fp->dir_ptr;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abac:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	330b      	adds	r3, #11
 800abb2:	781a      	ldrb	r2, [r3, #0]
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	330b      	adds	r3, #11
 800abb8:	f042 0220 	orr.w	r2, r2, #32
 800abbc:	b2d2      	uxtb	r2, r2
 800abbe:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6818      	ldr	r0, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	461a      	mov	r2, r3
 800abca:	68f9      	ldr	r1, [r7, #12]
 800abcc:	f7fe fef6 	bl	80099bc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f103 021c 	add.w	r2, r3, #28
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	68db      	ldr	r3, [r3, #12]
 800abda:	4619      	mov	r1, r3
 800abdc:	4610      	mov	r0, r2
 800abde:	f7fd ff79 	bl	8008ad4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	3316      	adds	r3, #22
 800abe6:	6939      	ldr	r1, [r7, #16]
 800abe8:	4618      	mov	r0, r3
 800abea:	f7fd ff73 	bl	8008ad4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	3312      	adds	r3, #18
 800abf2:	2100      	movs	r1, #0
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7fd ff52 	bl	8008a9e <st_word>
					fs->wflag = 1;
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	2201      	movs	r2, #1
 800abfe:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7fe f9e4 	bl	8008fd0 <sync_fs>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	7d1b      	ldrb	r3, [r3, #20]
 800ac10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac14:	b2da      	uxtb	r2, r3
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	7dfa      	ldrb	r2, [r7, #23]
 800ac1e:	4611      	mov	r1, r2
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7fe f817 	bl	8008c54 <unlock_fs>
 800ac26:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3718      	adds	r7, #24
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b087      	sub	sp, #28
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	60f8      	str	r0, [r7, #12]
 800ac38:	60b9      	str	r1, [r7, #8]
 800ac3a:	4613      	mov	r3, r2
 800ac3c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ac42:	2300      	movs	r3, #0
 800ac44:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ac46:	4b1f      	ldr	r3, [pc, #124]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac48:	7a5b      	ldrb	r3, [r3, #9]
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d131      	bne.n	800acb4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ac50:	4b1c      	ldr	r3, [pc, #112]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac52:	7a5b      	ldrb	r3, [r3, #9]
 800ac54:	b2db      	uxtb	r3, r3
 800ac56:	461a      	mov	r2, r3
 800ac58:	4b1a      	ldr	r3, [pc, #104]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac5a:	2100      	movs	r1, #0
 800ac5c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ac5e:	4b19      	ldr	r3, [pc, #100]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac60:	7a5b      	ldrb	r3, [r3, #9]
 800ac62:	b2db      	uxtb	r3, r3
 800ac64:	4a17      	ldr	r2, [pc, #92]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac66:	009b      	lsls	r3, r3, #2
 800ac68:	4413      	add	r3, r2
 800ac6a:	68fa      	ldr	r2, [r7, #12]
 800ac6c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ac6e:	4b15      	ldr	r3, [pc, #84]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac70:	7a5b      	ldrb	r3, [r3, #9]
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	461a      	mov	r2, r3
 800ac76:	4b13      	ldr	r3, [pc, #76]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac78:	4413      	add	r3, r2
 800ac7a:	79fa      	ldrb	r2, [r7, #7]
 800ac7c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ac7e:	4b11      	ldr	r3, [pc, #68]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac80:	7a5b      	ldrb	r3, [r3, #9]
 800ac82:	b2db      	uxtb	r3, r3
 800ac84:	1c5a      	adds	r2, r3, #1
 800ac86:	b2d1      	uxtb	r1, r2
 800ac88:	4a0e      	ldr	r2, [pc, #56]	; (800acc4 <FATFS_LinkDriverEx+0x94>)
 800ac8a:	7251      	strb	r1, [r2, #9]
 800ac8c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ac8e:	7dbb      	ldrb	r3, [r7, #22]
 800ac90:	3330      	adds	r3, #48	; 0x30
 800ac92:	b2da      	uxtb	r2, r3
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	223a      	movs	r2, #58	; 0x3a
 800ac9e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	3302      	adds	r3, #2
 800aca4:	222f      	movs	r2, #47	; 0x2f
 800aca6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	3303      	adds	r3, #3
 800acac:	2200      	movs	r2, #0
 800acae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800acb0:	2300      	movs	r3, #0
 800acb2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800acb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	371c      	adds	r7, #28
 800acba:	46bd      	mov	sp, r7
 800acbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc0:	4770      	bx	lr
 800acc2:	bf00      	nop
 800acc4:	20001ee0 	.word	0x20001ee0

0800acc8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800acd2:	2200      	movs	r2, #0
 800acd4:	6839      	ldr	r1, [r7, #0]
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f7ff ffaa 	bl	800ac30 <FATFS_LinkDriverEx>
 800acdc:	4603      	mov	r3, r0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3708      	adds	r7, #8
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}

0800ace6 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ace6:	b580      	push	{r7, lr}
 800ace8:	b086      	sub	sp, #24
 800acea:	af00      	add	r7, sp, #0
 800acec:	4603      	mov	r3, r0
 800acee:	6039      	str	r1, [r7, #0]
 800acf0:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800acf2:	2300      	movs	r3, #0
 800acf4:	60fb      	str	r3, [r7, #12]
 800acf6:	2300      	movs	r3, #0
 800acf8:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800acfa:	f107 030c 	add.w	r3, r7, #12
 800acfe:	2101      	movs	r1, #1
 800ad00:	4618      	mov	r0, r3
 800ad02:	f000 f8cd 	bl	800aea0 <osSemaphoreCreate>
 800ad06:	4602      	mov	r2, r0
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	bf14      	ite	ne
 800ad14:	2301      	movne	r3, #1
 800ad16:	2300      	moveq	r3, #0
 800ad18:	b2db      	uxtb	r3, r3
 800ad1a:	617b      	str	r3, [r7, #20]

    return ret;
 800ad1c:	697b      	ldr	r3, [r7, #20]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3718      	adds	r7, #24
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b082      	sub	sp, #8
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 f96c 	bl	800b00c <osSemaphoreDelete>
#endif
    return 1;
 800ad34:	2301      	movs	r3, #1
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3708      	adds	r7, #8
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}

0800ad3e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b084      	sub	sp, #16
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ad46:	2300      	movs	r3, #0
 800ad48:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800ad4a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 f8d8 	bl	800af04 <osSemaphoreWait>
 800ad54:	4603      	mov	r3, r0
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3710      	adds	r7, #16
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b082      	sub	sp, #8
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 f915 	bl	800afa0 <osSemaphoreRelease>
#endif
}
 800ad76:	bf00      	nop
 800ad78:	3708      	adds	r7, #8
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}

0800ad7e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ad7e:	b480      	push	{r7}
 800ad80:	b085      	sub	sp, #20
 800ad82:	af00      	add	r7, sp, #0
 800ad84:	4603      	mov	r3, r0
 800ad86:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ad8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad90:	2b84      	cmp	r3, #132	; 0x84
 800ad92:	d005      	beq.n	800ada0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ad94:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	3303      	adds	r3, #3
 800ad9e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ada0:	68fb      	ldr	r3, [r7, #12]
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr

0800adae <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800adae:	b480      	push	{r7}
 800adb0:	b083      	sub	sp, #12
 800adb2:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adb4:	f3ef 8305 	mrs	r3, IPSR
 800adb8:	607b      	str	r3, [r7, #4]
  return(result);
 800adba:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bf14      	ite	ne
 800adc0:	2301      	movne	r3, #1
 800adc2:	2300      	moveq	r3, #0
 800adc4:	b2db      	uxtb	r3, r3
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	370c      	adds	r7, #12
 800adca:	46bd      	mov	sp, r7
 800adcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add0:	4770      	bx	lr

0800add2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800add2:	b580      	push	{r7, lr}
 800add4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800add6:	f001 f987 	bl	800c0e8 <vTaskStartScheduler>
  
  return osOK;
 800adda:	2300      	movs	r3, #0
}
 800addc:	4618      	mov	r0, r3
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ade0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ade2:	b089      	sub	sp, #36	; 0x24
 800ade4:	af04      	add	r7, sp, #16
 800ade6:	6078      	str	r0, [r7, #4]
 800ade8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	695b      	ldr	r3, [r3, #20]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d020      	beq.n	800ae34 <osThreadCreate+0x54>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	699b      	ldr	r3, [r3, #24]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d01c      	beq.n	800ae34 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685c      	ldr	r4, [r3, #4]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	691e      	ldr	r6, [r3, #16]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7ff ffb6 	bl	800ad7e <makeFreeRtosPriority>
 800ae12:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	695b      	ldr	r3, [r3, #20]
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae1c:	9202      	str	r2, [sp, #8]
 800ae1e:	9301      	str	r3, [sp, #4]
 800ae20:	9100      	str	r1, [sp, #0]
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	4632      	mov	r2, r6
 800ae26:	4629      	mov	r1, r5
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f000 ff7f 	bl	800bd2c <xTaskCreateStatic>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	60fb      	str	r3, [r7, #12]
 800ae32:	e01c      	b.n	800ae6e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	685c      	ldr	r4, [r3, #4]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae40:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f7ff ff98 	bl	800ad7e <makeFreeRtosPriority>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	f107 030c 	add.w	r3, r7, #12
 800ae54:	9301      	str	r3, [sp, #4]
 800ae56:	9200      	str	r2, [sp, #0]
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	4632      	mov	r2, r6
 800ae5c:	4629      	mov	r1, r5
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f000 ffc1 	bl	800bde6 <xTaskCreate>
 800ae64:	4603      	mov	r3, r0
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d001      	beq.n	800ae6e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	e000      	b.n	800ae70 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3714      	adds	r7, #20
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ae78 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d001      	beq.n	800ae8e <osDelay+0x16>
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	e000      	b.n	800ae90 <osDelay+0x18>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4618      	mov	r0, r3
 800ae92:	f001 f8f5 	bl	800c080 <vTaskDelay>
  
  return osOK;
 800ae96:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3710      	adds	r7, #16
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	bd80      	pop	{r7, pc}

0800aea0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b086      	sub	sp, #24
 800aea4:	af02      	add	r7, sp, #8
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	685b      	ldr	r3, [r3, #4]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d00f      	beq.n	800aed2 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d10a      	bne.n	800aece <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	2203      	movs	r2, #3
 800aebe:	9200      	str	r2, [sp, #0]
 800aec0:	2200      	movs	r2, #0
 800aec2:	2100      	movs	r1, #0
 800aec4:	2001      	movs	r0, #1
 800aec6:	f000 f9d1 	bl	800b26c <xQueueGenericCreateStatic>
 800aeca:	4603      	mov	r3, r0
 800aecc:	e016      	b.n	800aefc <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800aece:	2300      	movs	r3, #0
 800aed0:	e014      	b.n	800aefc <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	d110      	bne.n	800aefa <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800aed8:	2203      	movs	r2, #3
 800aeda:	2100      	movs	r1, #0
 800aedc:	2001      	movs	r0, #1
 800aede:	f000 fa3d 	bl	800b35c <xQueueGenericCreate>
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d005      	beq.n	800aef6 <osSemaphoreCreate+0x56>
 800aeea:	2300      	movs	r3, #0
 800aeec:	2200      	movs	r2, #0
 800aeee:	2100      	movs	r1, #0
 800aef0:	68f8      	ldr	r0, [r7, #12]
 800aef2:	f000 fa8d 	bl	800b410 <xQueueGenericSend>
      return sema;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	e000      	b.n	800aefc <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800aefa:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3710      	adds	r7, #16
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800af0e:	2300      	movs	r3, #0
 800af10:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d101      	bne.n	800af1c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800af18:	2380      	movs	r3, #128	; 0x80
 800af1a:	e03a      	b.n	800af92 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800af1c:	2300      	movs	r3, #0
 800af1e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af26:	d103      	bne.n	800af30 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800af28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af2c:	60fb      	str	r3, [r7, #12]
 800af2e:	e009      	b.n	800af44 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d006      	beq.n	800af44 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d101      	bne.n	800af44 <osSemaphoreWait+0x40>
      ticks = 1;
 800af40:	2301      	movs	r3, #1
 800af42:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800af44:	f7ff ff33 	bl	800adae <inHandlerMode>
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d017      	beq.n	800af7e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800af4e:	f107 0308 	add.w	r3, r7, #8
 800af52:	461a      	mov	r2, r3
 800af54:	2100      	movs	r1, #0
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 fcf2 	bl	800b940 <xQueueReceiveFromISR>
 800af5c:	4603      	mov	r3, r0
 800af5e:	2b01      	cmp	r3, #1
 800af60:	d001      	beq.n	800af66 <osSemaphoreWait+0x62>
      return osErrorOS;
 800af62:	23ff      	movs	r3, #255	; 0xff
 800af64:	e015      	b.n	800af92 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d011      	beq.n	800af90 <osSemaphoreWait+0x8c>
 800af6c:	4b0b      	ldr	r3, [pc, #44]	; (800af9c <osSemaphoreWait+0x98>)
 800af6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af72:	601a      	str	r2, [r3, #0]
 800af74:	f3bf 8f4f 	dsb	sy
 800af78:	f3bf 8f6f 	isb	sy
 800af7c:	e008      	b.n	800af90 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800af7e:	68f9      	ldr	r1, [r7, #12]
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f000 fbd1 	bl	800b728 <xQueueSemaphoreTake>
 800af86:	4603      	mov	r3, r0
 800af88:	2b01      	cmp	r3, #1
 800af8a:	d001      	beq.n	800af90 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800af8c:	23ff      	movs	r3, #255	; 0xff
 800af8e:	e000      	b.n	800af92 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800af90:	2300      	movs	r3, #0
}
 800af92:	4618      	mov	r0, r3
 800af94:	3710      	adds	r7, #16
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
 800af9a:	bf00      	nop
 800af9c:	e000ed04 	.word	0xe000ed04

0800afa0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800afac:	2300      	movs	r3, #0
 800afae:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800afb0:	f7ff fefd 	bl	800adae <inHandlerMode>
 800afb4:	4603      	mov	r3, r0
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d016      	beq.n	800afe8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800afba:	f107 0308 	add.w	r3, r7, #8
 800afbe:	4619      	mov	r1, r3
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 fb23 	bl	800b60c <xQueueGiveFromISR>
 800afc6:	4603      	mov	r3, r0
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d001      	beq.n	800afd0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800afcc:	23ff      	movs	r3, #255	; 0xff
 800afce:	e017      	b.n	800b000 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d013      	beq.n	800affe <osSemaphoreRelease+0x5e>
 800afd6:	4b0c      	ldr	r3, [pc, #48]	; (800b008 <osSemaphoreRelease+0x68>)
 800afd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afdc:	601a      	str	r2, [r3, #0]
 800afde:	f3bf 8f4f 	dsb	sy
 800afe2:	f3bf 8f6f 	isb	sy
 800afe6:	e00a      	b.n	800affe <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800afe8:	2300      	movs	r3, #0
 800afea:	2200      	movs	r2, #0
 800afec:	2100      	movs	r1, #0
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 fa0e 	bl	800b410 <xQueueGenericSend>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d001      	beq.n	800affe <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800affa:	23ff      	movs	r3, #255	; 0xff
 800affc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800affe:	68fb      	ldr	r3, [r7, #12]
}
 800b000:	4618      	mov	r0, r3
 800b002:	3710      	adds	r7, #16
 800b004:	46bd      	mov	sp, r7
 800b006:	bd80      	pop	{r7, pc}
 800b008:	e000ed04 	.word	0xe000ed04

0800b00c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b082      	sub	sp, #8
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b014:	f7ff fecb 	bl	800adae <inHandlerMode>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d001      	beq.n	800b022 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800b01e:	2382      	movs	r3, #130	; 0x82
 800b020:	e003      	b.n	800b02a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 fd0c 	bl	800ba40 <vQueueDelete>

  return osOK; 
 800b028:	2300      	movs	r3, #0
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3708      	adds	r7, #8
 800b02e:	46bd      	mov	sp, r7
 800b030:	bd80      	pop	{r7, pc}

0800b032 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b032:	b480      	push	{r7}
 800b034:	b083      	sub	sp, #12
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f103 0208 	add.w	r2, r3, #8
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b04a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f103 0208 	add.w	r2, r3, #8
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f103 0208 	add.w	r2, r3, #8
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b066:	bf00      	nop
 800b068:	370c      	adds	r7, #12
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b072:	b480      	push	{r7}
 800b074:	b083      	sub	sp, #12
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b080:	bf00      	nop
 800b082:	370c      	adds	r7, #12
 800b084:	46bd      	mov	sp, r7
 800b086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08a:	4770      	bx	lr

0800b08c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b08c:	b480      	push	{r7}
 800b08e:	b085      	sub	sp, #20
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	68fa      	ldr	r2, [r7, #12]
 800b0a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	689a      	ldr	r2, [r3, #8]
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	689b      	ldr	r3, [r3, #8]
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	683a      	ldr	r2, [r7, #0]
 800b0b6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	1c5a      	adds	r2, r3, #1
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	601a      	str	r2, [r3, #0]
}
 800b0c8:	bf00      	nop
 800b0ca:	3714      	adds	r7, #20
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d2:	4770      	bx	lr

0800b0d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b085      	sub	sp, #20
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
 800b0dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0ea:	d103      	bne.n	800b0f4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	691b      	ldr	r3, [r3, #16]
 800b0f0:	60fb      	str	r3, [r7, #12]
 800b0f2:	e00c      	b.n	800b10e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	3308      	adds	r3, #8
 800b0f8:	60fb      	str	r3, [r7, #12]
 800b0fa:	e002      	b.n	800b102 <vListInsert+0x2e>
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	60fb      	str	r3, [r7, #12]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	68ba      	ldr	r2, [r7, #8]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d2f6      	bcs.n	800b0fc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	685a      	ldr	r2, [r3, #4]
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	68fa      	ldr	r2, [r7, #12]
 800b122:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	683a      	ldr	r2, [r7, #0]
 800b128:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	1c5a      	adds	r2, r3, #1
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	601a      	str	r2, [r3, #0]
}
 800b13a:	bf00      	nop
 800b13c:	3714      	adds	r7, #20
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr

0800b146 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b146:	b480      	push	{r7}
 800b148:	b085      	sub	sp, #20
 800b14a:	af00      	add	r7, sp, #0
 800b14c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	691b      	ldr	r3, [r3, #16]
 800b152:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	685b      	ldr	r3, [r3, #4]
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	6892      	ldr	r2, [r2, #8]
 800b15c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	6852      	ldr	r2, [r2, #4]
 800b166:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	685b      	ldr	r3, [r3, #4]
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	429a      	cmp	r2, r3
 800b170:	d103      	bne.n	800b17a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	689a      	ldr	r2, [r3, #8]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	1e5a      	subs	r2, r3, #1
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3714      	adds	r7, #20
 800b192:	46bd      	mov	sp, r7
 800b194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b198:	4770      	bx	lr
	...

0800b19c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
 800b1a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d10a      	bne.n	800b1c6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b4:	f383 8811 	msr	BASEPRI, r3
 800b1b8:	f3bf 8f6f 	isb	sy
 800b1bc:	f3bf 8f4f 	dsb	sy
 800b1c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b1c2:	bf00      	nop
 800b1c4:	e7fe      	b.n	800b1c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b1c6:	f001 feed 	bl	800cfa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681a      	ldr	r2, [r3, #0]
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1d2:	68f9      	ldr	r1, [r7, #12]
 800b1d4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b1d6:	fb01 f303 	mul.w	r3, r1, r3
 800b1da:	441a      	add	r2, r3
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681a      	ldr	r2, [r3, #0]
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1f6:	3b01      	subs	r3, #1
 800b1f8:	68f9      	ldr	r1, [r7, #12]
 800b1fa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b1fc:	fb01 f303 	mul.w	r3, r1, r3
 800b200:	441a      	add	r2, r3
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	22ff      	movs	r2, #255	; 0xff
 800b20a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	22ff      	movs	r2, #255	; 0xff
 800b212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d114      	bne.n	800b246 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	691b      	ldr	r3, [r3, #16]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d01a      	beq.n	800b25a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	3310      	adds	r3, #16
 800b228:	4618      	mov	r0, r3
 800b22a:	f001 f9af 	bl	800c58c <xTaskRemoveFromEventList>
 800b22e:	4603      	mov	r3, r0
 800b230:	2b00      	cmp	r3, #0
 800b232:	d012      	beq.n	800b25a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b234:	4b0c      	ldr	r3, [pc, #48]	; (800b268 <xQueueGenericReset+0xcc>)
 800b236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b23a:	601a      	str	r2, [r3, #0]
 800b23c:	f3bf 8f4f 	dsb	sy
 800b240:	f3bf 8f6f 	isb	sy
 800b244:	e009      	b.n	800b25a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	3310      	adds	r3, #16
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7ff fef1 	bl	800b032 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	3324      	adds	r3, #36	; 0x24
 800b254:	4618      	mov	r0, r3
 800b256:	f7ff feec 	bl	800b032 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b25a:	f001 fed3 	bl	800d004 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b25e:	2301      	movs	r3, #1
}
 800b260:	4618      	mov	r0, r3
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	e000ed04 	.word	0xe000ed04

0800b26c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b08e      	sub	sp, #56	; 0x38
 800b270:	af02      	add	r7, sp, #8
 800b272:	60f8      	str	r0, [r7, #12]
 800b274:	60b9      	str	r1, [r7, #8]
 800b276:	607a      	str	r2, [r7, #4]
 800b278:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d10a      	bne.n	800b296 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b292:	bf00      	nop
 800b294:	e7fe      	b.n	800b294 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d10a      	bne.n	800b2b2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2a0:	f383 8811 	msr	BASEPRI, r3
 800b2a4:	f3bf 8f6f 	isb	sy
 800b2a8:	f3bf 8f4f 	dsb	sy
 800b2ac:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b2ae:	bf00      	nop
 800b2b0:	e7fe      	b.n	800b2b0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d002      	beq.n	800b2be <xQueueGenericCreateStatic+0x52>
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d001      	beq.n	800b2c2 <xQueueGenericCreateStatic+0x56>
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e000      	b.n	800b2c4 <xQueueGenericCreateStatic+0x58>
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10a      	bne.n	800b2de <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2cc:	f383 8811 	msr	BASEPRI, r3
 800b2d0:	f3bf 8f6f 	isb	sy
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	623b      	str	r3, [r7, #32]
}
 800b2da:	bf00      	nop
 800b2dc:	e7fe      	b.n	800b2dc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d102      	bne.n	800b2ea <xQueueGenericCreateStatic+0x7e>
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d101      	bne.n	800b2ee <xQueueGenericCreateStatic+0x82>
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	e000      	b.n	800b2f0 <xQueueGenericCreateStatic+0x84>
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d10a      	bne.n	800b30a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f8:	f383 8811 	msr	BASEPRI, r3
 800b2fc:	f3bf 8f6f 	isb	sy
 800b300:	f3bf 8f4f 	dsb	sy
 800b304:	61fb      	str	r3, [r7, #28]
}
 800b306:	bf00      	nop
 800b308:	e7fe      	b.n	800b308 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b30a:	2348      	movs	r3, #72	; 0x48
 800b30c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	2b48      	cmp	r3, #72	; 0x48
 800b312:	d00a      	beq.n	800b32a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b318:	f383 8811 	msr	BASEPRI, r3
 800b31c:	f3bf 8f6f 	isb	sy
 800b320:	f3bf 8f4f 	dsb	sy
 800b324:	61bb      	str	r3, [r7, #24]
}
 800b326:	bf00      	nop
 800b328:	e7fe      	b.n	800b328 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b32a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b332:	2b00      	cmp	r3, #0
 800b334:	d00d      	beq.n	800b352 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b338:	2201      	movs	r2, #1
 800b33a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b33e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	4613      	mov	r3, r2
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	68b9      	ldr	r1, [r7, #8]
 800b34c:	68f8      	ldr	r0, [r7, #12]
 800b34e:	f000 f83f 	bl	800b3d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b354:	4618      	mov	r0, r3
 800b356:	3730      	adds	r7, #48	; 0x30
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b08a      	sub	sp, #40	; 0x28
 800b360:	af02      	add	r7, sp, #8
 800b362:	60f8      	str	r0, [r7, #12]
 800b364:	60b9      	str	r1, [r7, #8]
 800b366:	4613      	mov	r3, r2
 800b368:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d10a      	bne.n	800b386 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b374:	f383 8811 	msr	BASEPRI, r3
 800b378:	f3bf 8f6f 	isb	sy
 800b37c:	f3bf 8f4f 	dsb	sy
 800b380:	613b      	str	r3, [r7, #16]
}
 800b382:	bf00      	nop
 800b384:	e7fe      	b.n	800b384 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	68ba      	ldr	r2, [r7, #8]
 800b38a:	fb02 f303 	mul.w	r3, r2, r3
 800b38e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b390:	69fb      	ldr	r3, [r7, #28]
 800b392:	3348      	adds	r3, #72	; 0x48
 800b394:	4618      	mov	r0, r3
 800b396:	f001 ff27 	bl	800d1e8 <pvPortMalloc>
 800b39a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b39c:	69bb      	ldr	r3, [r7, #24]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d011      	beq.n	800b3c6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b3a2:	69bb      	ldr	r3, [r7, #24]
 800b3a4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	3348      	adds	r3, #72	; 0x48
 800b3aa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b3ac:	69bb      	ldr	r3, [r7, #24]
 800b3ae:	2200      	movs	r2, #0
 800b3b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b3b4:	79fa      	ldrb	r2, [r7, #7]
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	9300      	str	r3, [sp, #0]
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	697a      	ldr	r2, [r7, #20]
 800b3be:	68b9      	ldr	r1, [r7, #8]
 800b3c0:	68f8      	ldr	r0, [r7, #12]
 800b3c2:	f000 f805 	bl	800b3d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b3c6:	69bb      	ldr	r3, [r7, #24]
	}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3720      	adds	r7, #32
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	60f8      	str	r0, [r7, #12]
 800b3d8:	60b9      	str	r1, [r7, #8]
 800b3da:	607a      	str	r2, [r7, #4]
 800b3dc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d103      	bne.n	800b3ec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b3e4:	69bb      	ldr	r3, [r7, #24]
 800b3e6:	69ba      	ldr	r2, [r7, #24]
 800b3e8:	601a      	str	r2, [r3, #0]
 800b3ea:	e002      	b.n	800b3f2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	687a      	ldr	r2, [r7, #4]
 800b3f0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	68fa      	ldr	r2, [r7, #12]
 800b3f6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	68ba      	ldr	r2, [r7, #8]
 800b3fc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b3fe:	2101      	movs	r1, #1
 800b400:	69b8      	ldr	r0, [r7, #24]
 800b402:	f7ff fecb 	bl	800b19c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b406:	bf00      	nop
 800b408:	3710      	adds	r7, #16
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}
	...

0800b410 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b08e      	sub	sp, #56	; 0x38
 800b414:	af00      	add	r7, sp, #0
 800b416:	60f8      	str	r0, [r7, #12]
 800b418:	60b9      	str	r1, [r7, #8]
 800b41a:	607a      	str	r2, [r7, #4]
 800b41c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b41e:	2300      	movs	r3, #0
 800b420:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d10a      	bne.n	800b442 <xQueueGenericSend+0x32>
	__asm volatile
 800b42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b430:	f383 8811 	msr	BASEPRI, r3
 800b434:	f3bf 8f6f 	isb	sy
 800b438:	f3bf 8f4f 	dsb	sy
 800b43c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b43e:	bf00      	nop
 800b440:	e7fe      	b.n	800b440 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d103      	bne.n	800b450 <xQueueGenericSend+0x40>
 800b448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b44a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d101      	bne.n	800b454 <xQueueGenericSend+0x44>
 800b450:	2301      	movs	r3, #1
 800b452:	e000      	b.n	800b456 <xQueueGenericSend+0x46>
 800b454:	2300      	movs	r3, #0
 800b456:	2b00      	cmp	r3, #0
 800b458:	d10a      	bne.n	800b470 <xQueueGenericSend+0x60>
	__asm volatile
 800b45a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b45e:	f383 8811 	msr	BASEPRI, r3
 800b462:	f3bf 8f6f 	isb	sy
 800b466:	f3bf 8f4f 	dsb	sy
 800b46a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b46c:	bf00      	nop
 800b46e:	e7fe      	b.n	800b46e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	2b02      	cmp	r3, #2
 800b474:	d103      	bne.n	800b47e <xQueueGenericSend+0x6e>
 800b476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b47a:	2b01      	cmp	r3, #1
 800b47c:	d101      	bne.n	800b482 <xQueueGenericSend+0x72>
 800b47e:	2301      	movs	r3, #1
 800b480:	e000      	b.n	800b484 <xQueueGenericSend+0x74>
 800b482:	2300      	movs	r3, #0
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10a      	bne.n	800b49e <xQueueGenericSend+0x8e>
	__asm volatile
 800b488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b48c:	f383 8811 	msr	BASEPRI, r3
 800b490:	f3bf 8f6f 	isb	sy
 800b494:	f3bf 8f4f 	dsb	sy
 800b498:	623b      	str	r3, [r7, #32]
}
 800b49a:	bf00      	nop
 800b49c:	e7fe      	b.n	800b49c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b49e:	f001 fa35 	bl	800c90c <xTaskGetSchedulerState>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d102      	bne.n	800b4ae <xQueueGenericSend+0x9e>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d101      	bne.n	800b4b2 <xQueueGenericSend+0xa2>
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	e000      	b.n	800b4b4 <xQueueGenericSend+0xa4>
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d10a      	bne.n	800b4ce <xQueueGenericSend+0xbe>
	__asm volatile
 800b4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4bc:	f383 8811 	msr	BASEPRI, r3
 800b4c0:	f3bf 8f6f 	isb	sy
 800b4c4:	f3bf 8f4f 	dsb	sy
 800b4c8:	61fb      	str	r3, [r7, #28]
}
 800b4ca:	bf00      	nop
 800b4cc:	e7fe      	b.n	800b4cc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b4ce:	f001 fd69 	bl	800cfa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b4d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d302      	bcc.n	800b4e4 <xQueueGenericSend+0xd4>
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	d129      	bne.n	800b538 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b4e4:	683a      	ldr	r2, [r7, #0]
 800b4e6:	68b9      	ldr	r1, [r7, #8]
 800b4e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b4ea:	f000 fae4 	bl	800bab6 <prvCopyDataToQueue>
 800b4ee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d010      	beq.n	800b51a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b4f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4fa:	3324      	adds	r3, #36	; 0x24
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	f001 f845 	bl	800c58c <xTaskRemoveFromEventList>
 800b502:	4603      	mov	r3, r0
 800b504:	2b00      	cmp	r3, #0
 800b506:	d013      	beq.n	800b530 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b508:	4b3f      	ldr	r3, [pc, #252]	; (800b608 <xQueueGenericSend+0x1f8>)
 800b50a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b50e:	601a      	str	r2, [r3, #0]
 800b510:	f3bf 8f4f 	dsb	sy
 800b514:	f3bf 8f6f 	isb	sy
 800b518:	e00a      	b.n	800b530 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b51a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d007      	beq.n	800b530 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b520:	4b39      	ldr	r3, [pc, #228]	; (800b608 <xQueueGenericSend+0x1f8>)
 800b522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b526:	601a      	str	r2, [r3, #0]
 800b528:	f3bf 8f4f 	dsb	sy
 800b52c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b530:	f001 fd68 	bl	800d004 <vPortExitCritical>
				return pdPASS;
 800b534:	2301      	movs	r3, #1
 800b536:	e063      	b.n	800b600 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d103      	bne.n	800b546 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b53e:	f001 fd61 	bl	800d004 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b542:	2300      	movs	r3, #0
 800b544:	e05c      	b.n	800b600 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d106      	bne.n	800b55a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b54c:	f107 0314 	add.w	r3, r7, #20
 800b550:	4618      	mov	r0, r3
 800b552:	f001 f87d 	bl	800c650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b556:	2301      	movs	r3, #1
 800b558:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b55a:	f001 fd53 	bl	800d004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b55e:	f000 fe2d 	bl	800c1bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b562:	f001 fd1f 	bl	800cfa4 <vPortEnterCritical>
 800b566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b568:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b56c:	b25b      	sxtb	r3, r3
 800b56e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b572:	d103      	bne.n	800b57c <xQueueGenericSend+0x16c>
 800b574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b576:	2200      	movs	r2, #0
 800b578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b582:	b25b      	sxtb	r3, r3
 800b584:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b588:	d103      	bne.n	800b592 <xQueueGenericSend+0x182>
 800b58a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b58c:	2200      	movs	r2, #0
 800b58e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b592:	f001 fd37 	bl	800d004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b596:	1d3a      	adds	r2, r7, #4
 800b598:	f107 0314 	add.w	r3, r7, #20
 800b59c:	4611      	mov	r1, r2
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f001 f86c 	bl	800c67c <xTaskCheckForTimeOut>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d124      	bne.n	800b5f4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b5aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5ac:	f000 fb7b 	bl	800bca6 <prvIsQueueFull>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d018      	beq.n	800b5e8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b8:	3310      	adds	r3, #16
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	4611      	mov	r1, r2
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f000 ffc0 	bl	800c544 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b5c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5c6:	f000 fb06 	bl	800bbd6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b5ca:	f000 fe05 	bl	800c1d8 <xTaskResumeAll>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	f47f af7c 	bne.w	800b4ce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b5d6:	4b0c      	ldr	r3, [pc, #48]	; (800b608 <xQueueGenericSend+0x1f8>)
 800b5d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5dc:	601a      	str	r2, [r3, #0]
 800b5de:	f3bf 8f4f 	dsb	sy
 800b5e2:	f3bf 8f6f 	isb	sy
 800b5e6:	e772      	b.n	800b4ce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b5e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5ea:	f000 faf4 	bl	800bbd6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b5ee:	f000 fdf3 	bl	800c1d8 <xTaskResumeAll>
 800b5f2:	e76c      	b.n	800b4ce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b5f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5f6:	f000 faee 	bl	800bbd6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b5fa:	f000 fded 	bl	800c1d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b5fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b600:	4618      	mov	r0, r3
 800b602:	3738      	adds	r7, #56	; 0x38
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}
 800b608:	e000ed04 	.word	0xe000ed04

0800b60c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b08e      	sub	sp, #56	; 0x38
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
 800b614:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b61a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d10a      	bne.n	800b636 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	623b      	str	r3, [r7, #32]
}
 800b632:	bf00      	nop
 800b634:	e7fe      	b.n	800b634 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00a      	beq.n	800b654 <xQueueGiveFromISR+0x48>
	__asm volatile
 800b63e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b642:	f383 8811 	msr	BASEPRI, r3
 800b646:	f3bf 8f6f 	isb	sy
 800b64a:	f3bf 8f4f 	dsb	sy
 800b64e:	61fb      	str	r3, [r7, #28]
}
 800b650:	bf00      	nop
 800b652:	e7fe      	b.n	800b652 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d103      	bne.n	800b664 <xQueueGiveFromISR+0x58>
 800b65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b65e:	689b      	ldr	r3, [r3, #8]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d101      	bne.n	800b668 <xQueueGiveFromISR+0x5c>
 800b664:	2301      	movs	r3, #1
 800b666:	e000      	b.n	800b66a <xQueueGiveFromISR+0x5e>
 800b668:	2300      	movs	r3, #0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d10a      	bne.n	800b684 <xQueueGiveFromISR+0x78>
	__asm volatile
 800b66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b672:	f383 8811 	msr	BASEPRI, r3
 800b676:	f3bf 8f6f 	isb	sy
 800b67a:	f3bf 8f4f 	dsb	sy
 800b67e:	61bb      	str	r3, [r7, #24]
}
 800b680:	bf00      	nop
 800b682:	e7fe      	b.n	800b682 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b684:	f001 fd70 	bl	800d168 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b688:	f3ef 8211 	mrs	r2, BASEPRI
 800b68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b690:	f383 8811 	msr	BASEPRI, r3
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	f3bf 8f4f 	dsb	sy
 800b69c:	617a      	str	r2, [r7, #20]
 800b69e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b6a0:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6a8:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d22b      	bcs.n	800b70c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b6b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6c0:	1c5a      	adds	r2, r3, #1
 800b6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b6c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6ce:	d112      	bne.n	800b6f6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d016      	beq.n	800b706 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6da:	3324      	adds	r3, #36	; 0x24
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f000 ff55 	bl	800c58c <xTaskRemoveFromEventList>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d00e      	beq.n	800b706 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d00b      	beq.n	800b706 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	601a      	str	r2, [r3, #0]
 800b6f4:	e007      	b.n	800b706 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b6f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b6fa:	3301      	adds	r3, #1
 800b6fc:	b2db      	uxtb	r3, r3
 800b6fe:	b25a      	sxtb	r2, r3
 800b700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b706:	2301      	movs	r3, #1
 800b708:	637b      	str	r3, [r7, #52]	; 0x34
 800b70a:	e001      	b.n	800b710 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b70c:	2300      	movs	r3, #0
 800b70e:	637b      	str	r3, [r7, #52]	; 0x34
 800b710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b712:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b71a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b71c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3738      	adds	r7, #56	; 0x38
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
	...

0800b728 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b08e      	sub	sp, #56	; 0x38
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b732:	2300      	movs	r3, #0
 800b734:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b73a:	2300      	movs	r3, #0
 800b73c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b73e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b740:	2b00      	cmp	r3, #0
 800b742:	d10a      	bne.n	800b75a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b748:	f383 8811 	msr	BASEPRI, r3
 800b74c:	f3bf 8f6f 	isb	sy
 800b750:	f3bf 8f4f 	dsb	sy
 800b754:	623b      	str	r3, [r7, #32]
}
 800b756:	bf00      	nop
 800b758:	e7fe      	b.n	800b758 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d00a      	beq.n	800b778 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b766:	f383 8811 	msr	BASEPRI, r3
 800b76a:	f3bf 8f6f 	isb	sy
 800b76e:	f3bf 8f4f 	dsb	sy
 800b772:	61fb      	str	r3, [r7, #28]
}
 800b774:	bf00      	nop
 800b776:	e7fe      	b.n	800b776 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b778:	f001 f8c8 	bl	800c90c <xTaskGetSchedulerState>
 800b77c:	4603      	mov	r3, r0
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d102      	bne.n	800b788 <xQueueSemaphoreTake+0x60>
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d101      	bne.n	800b78c <xQueueSemaphoreTake+0x64>
 800b788:	2301      	movs	r3, #1
 800b78a:	e000      	b.n	800b78e <xQueueSemaphoreTake+0x66>
 800b78c:	2300      	movs	r3, #0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d10a      	bne.n	800b7a8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b792:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b796:	f383 8811 	msr	BASEPRI, r3
 800b79a:	f3bf 8f6f 	isb	sy
 800b79e:	f3bf 8f4f 	dsb	sy
 800b7a2:	61bb      	str	r3, [r7, #24]
}
 800b7a4:	bf00      	nop
 800b7a6:	e7fe      	b.n	800b7a6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b7a8:	f001 fbfc 	bl	800cfa4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7b0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d024      	beq.n	800b802 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b7b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ba:	1e5a      	subs	r2, r3, #1
 800b7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7be:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b7c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d104      	bne.n	800b7d2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b7c8:	f001 fa48 	bl	800cc5c <pvTaskIncrementMutexHeldCount>
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d4:	691b      	ldr	r3, [r3, #16]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d00f      	beq.n	800b7fa <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b7da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7dc:	3310      	adds	r3, #16
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f000 fed4 	bl	800c58c <xTaskRemoveFromEventList>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d007      	beq.n	800b7fa <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b7ea:	4b54      	ldr	r3, [pc, #336]	; (800b93c <xQueueSemaphoreTake+0x214>)
 800b7ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7f0:	601a      	str	r2, [r3, #0]
 800b7f2:	f3bf 8f4f 	dsb	sy
 800b7f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b7fa:	f001 fc03 	bl	800d004 <vPortExitCritical>
				return pdPASS;
 800b7fe:	2301      	movs	r3, #1
 800b800:	e097      	b.n	800b932 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d111      	bne.n	800b82c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d00a      	beq.n	800b824 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b80e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b812:	f383 8811 	msr	BASEPRI, r3
 800b816:	f3bf 8f6f 	isb	sy
 800b81a:	f3bf 8f4f 	dsb	sy
 800b81e:	617b      	str	r3, [r7, #20]
}
 800b820:	bf00      	nop
 800b822:	e7fe      	b.n	800b822 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b824:	f001 fbee 	bl	800d004 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b828:	2300      	movs	r3, #0
 800b82a:	e082      	b.n	800b932 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b82c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d106      	bne.n	800b840 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b832:	f107 030c 	add.w	r3, r7, #12
 800b836:	4618      	mov	r0, r3
 800b838:	f000 ff0a 	bl	800c650 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b83c:	2301      	movs	r3, #1
 800b83e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b840:	f001 fbe0 	bl	800d004 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b844:	f000 fcba 	bl	800c1bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b848:	f001 fbac 	bl	800cfa4 <vPortEnterCritical>
 800b84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b84e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b852:	b25b      	sxtb	r3, r3
 800b854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b858:	d103      	bne.n	800b862 <xQueueSemaphoreTake+0x13a>
 800b85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85c:	2200      	movs	r2, #0
 800b85e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b864:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b868:	b25b      	sxtb	r3, r3
 800b86a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b86e:	d103      	bne.n	800b878 <xQueueSemaphoreTake+0x150>
 800b870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b872:	2200      	movs	r2, #0
 800b874:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b878:	f001 fbc4 	bl	800d004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b87c:	463a      	mov	r2, r7
 800b87e:	f107 030c 	add.w	r3, r7, #12
 800b882:	4611      	mov	r1, r2
 800b884:	4618      	mov	r0, r3
 800b886:	f000 fef9 	bl	800c67c <xTaskCheckForTimeOut>
 800b88a:	4603      	mov	r3, r0
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d132      	bne.n	800b8f6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b890:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b892:	f000 f9f2 	bl	800bc7a <prvIsQueueEmpty>
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d026      	beq.n	800b8ea <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b89c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d109      	bne.n	800b8b8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b8a4:	f001 fb7e 	bl	800cfa4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b8a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8aa:	689b      	ldr	r3, [r3, #8]
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f001 f84b 	bl	800c948 <xTaskPriorityInherit>
 800b8b2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b8b4:	f001 fba6 	bl	800d004 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8ba:	3324      	adds	r3, #36	; 0x24
 800b8bc:	683a      	ldr	r2, [r7, #0]
 800b8be:	4611      	mov	r1, r2
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f000 fe3f 	bl	800c544 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b8c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8c8:	f000 f985 	bl	800bbd6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b8cc:	f000 fc84 	bl	800c1d8 <xTaskResumeAll>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f47f af68 	bne.w	800b7a8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b8d8:	4b18      	ldr	r3, [pc, #96]	; (800b93c <xQueueSemaphoreTake+0x214>)
 800b8da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8de:	601a      	str	r2, [r3, #0]
 800b8e0:	f3bf 8f4f 	dsb	sy
 800b8e4:	f3bf 8f6f 	isb	sy
 800b8e8:	e75e      	b.n	800b7a8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b8ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8ec:	f000 f973 	bl	800bbd6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b8f0:	f000 fc72 	bl	800c1d8 <xTaskResumeAll>
 800b8f4:	e758      	b.n	800b7a8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b8f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8f8:	f000 f96d 	bl	800bbd6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b8fc:	f000 fc6c 	bl	800c1d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b900:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b902:	f000 f9ba 	bl	800bc7a <prvIsQueueEmpty>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f43f af4d 	beq.w	800b7a8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b910:	2b00      	cmp	r3, #0
 800b912:	d00d      	beq.n	800b930 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b914:	f001 fb46 	bl	800cfa4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b918:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b91a:	f000 f8b4 	bl	800ba86 <prvGetDisinheritPriorityAfterTimeout>
 800b91e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b922:	689b      	ldr	r3, [r3, #8]
 800b924:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b926:	4618      	mov	r0, r3
 800b928:	f001 f90a 	bl	800cb40 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b92c:	f001 fb6a 	bl	800d004 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b930:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b932:	4618      	mov	r0, r3
 800b934:	3738      	adds	r7, #56	; 0x38
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}
 800b93a:	bf00      	nop
 800b93c:	e000ed04 	.word	0xe000ed04

0800b940 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b08e      	sub	sp, #56	; 0x38
 800b944:	af00      	add	r7, sp, #0
 800b946:	60f8      	str	r0, [r7, #12]
 800b948:	60b9      	str	r1, [r7, #8]
 800b94a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b952:	2b00      	cmp	r3, #0
 800b954:	d10a      	bne.n	800b96c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95a:	f383 8811 	msr	BASEPRI, r3
 800b95e:	f3bf 8f6f 	isb	sy
 800b962:	f3bf 8f4f 	dsb	sy
 800b966:	623b      	str	r3, [r7, #32]
}
 800b968:	bf00      	nop
 800b96a:	e7fe      	b.n	800b96a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d103      	bne.n	800b97a <xQueueReceiveFromISR+0x3a>
 800b972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b976:	2b00      	cmp	r3, #0
 800b978:	d101      	bne.n	800b97e <xQueueReceiveFromISR+0x3e>
 800b97a:	2301      	movs	r3, #1
 800b97c:	e000      	b.n	800b980 <xQueueReceiveFromISR+0x40>
 800b97e:	2300      	movs	r3, #0
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10a      	bne.n	800b99a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b984:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b988:	f383 8811 	msr	BASEPRI, r3
 800b98c:	f3bf 8f6f 	isb	sy
 800b990:	f3bf 8f4f 	dsb	sy
 800b994:	61fb      	str	r3, [r7, #28]
}
 800b996:	bf00      	nop
 800b998:	e7fe      	b.n	800b998 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b99a:	f001 fbe5 	bl	800d168 <vPortValidateInterruptPriority>
	__asm volatile
 800b99e:	f3ef 8211 	mrs	r2, BASEPRI
 800b9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a6:	f383 8811 	msr	BASEPRI, r3
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	61ba      	str	r2, [r7, #24]
 800b9b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b9b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b9b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b9ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9be:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d02f      	beq.n	800ba26 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b9cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b9d0:	68b9      	ldr	r1, [r7, #8]
 800b9d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9d4:	f000 f8d9 	bl	800bb8a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b9d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9da:	1e5a      	subs	r2, r3, #1
 800b9dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9de:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b9e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b9e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b9e8:	d112      	bne.n	800ba10 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b9ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ec:	691b      	ldr	r3, [r3, #16]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d016      	beq.n	800ba20 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9f4:	3310      	adds	r3, #16
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f000 fdc8 	bl	800c58c <xTaskRemoveFromEventList>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d00e      	beq.n	800ba20 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d00b      	beq.n	800ba20 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	601a      	str	r2, [r3, #0]
 800ba0e:	e007      	b.n	800ba20 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ba10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba14:	3301      	adds	r3, #1
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	b25a      	sxtb	r2, r3
 800ba1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ba20:	2301      	movs	r3, #1
 800ba22:	637b      	str	r3, [r7, #52]	; 0x34
 800ba24:	e001      	b.n	800ba2a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800ba26:	2300      	movs	r3, #0
 800ba28:	637b      	str	r3, [r7, #52]	; 0x34
 800ba2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	f383 8811 	msr	BASEPRI, r3
}
 800ba34:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ba36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3738      	adds	r7, #56	; 0x38
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d10a      	bne.n	800ba68 <vQueueDelete+0x28>
	__asm volatile
 800ba52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba56:	f383 8811 	msr	BASEPRI, r3
 800ba5a:	f3bf 8f6f 	isb	sy
 800ba5e:	f3bf 8f4f 	dsb	sy
 800ba62:	60bb      	str	r3, [r7, #8]
}
 800ba64:	bf00      	nop
 800ba66:	e7fe      	b.n	800ba66 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f000 f935 	bl	800bcd8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d102      	bne.n	800ba7e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800ba78:	68f8      	ldr	r0, [r7, #12]
 800ba7a:	f001 fc81 	bl	800d380 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ba7e:	bf00      	nop
 800ba80:	3710      	adds	r7, #16
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ba86:	b480      	push	{r7}
 800ba88:	b085      	sub	sp, #20
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d006      	beq.n	800baa4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f1c3 0307 	rsb	r3, r3, #7
 800baa0:	60fb      	str	r3, [r7, #12]
 800baa2:	e001      	b.n	800baa8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800baa4:	2300      	movs	r3, #0
 800baa6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800baa8:	68fb      	ldr	r3, [r7, #12]
	}
 800baaa:	4618      	mov	r0, r3
 800baac:	3714      	adds	r7, #20
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr

0800bab6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b086      	sub	sp, #24
 800baba:	af00      	add	r7, sp, #0
 800babc:	60f8      	str	r0, [r7, #12]
 800babe:	60b9      	str	r1, [r7, #8]
 800bac0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bac2:	2300      	movs	r3, #0
 800bac4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baca:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d10d      	bne.n	800baf0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d14d      	bne.n	800bb78 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	689b      	ldr	r3, [r3, #8]
 800bae0:	4618      	mov	r0, r3
 800bae2:	f000 ffa7 	bl	800ca34 <xTaskPriorityDisinherit>
 800bae6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2200      	movs	r2, #0
 800baec:	609a      	str	r2, [r3, #8]
 800baee:	e043      	b.n	800bb78 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d119      	bne.n	800bb2a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	6858      	ldr	r0, [r3, #4]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bafe:	461a      	mov	r2, r3
 800bb00:	68b9      	ldr	r1, [r7, #8]
 800bb02:	f002 fbfe 	bl	800e302 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	685a      	ldr	r2, [r3, #4]
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb0e:	441a      	add	r2, r3
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	685a      	ldr	r2, [r3, #4]
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	689b      	ldr	r3, [r3, #8]
 800bb1c:	429a      	cmp	r2, r3
 800bb1e:	d32b      	bcc.n	800bb78 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	605a      	str	r2, [r3, #4]
 800bb28:	e026      	b.n	800bb78 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	68d8      	ldr	r0, [r3, #12]
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb32:	461a      	mov	r2, r3
 800bb34:	68b9      	ldr	r1, [r7, #8]
 800bb36:	f002 fbe4 	bl	800e302 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	68da      	ldr	r2, [r3, #12]
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb42:	425b      	negs	r3, r3
 800bb44:	441a      	add	r2, r3
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	68da      	ldr	r2, [r3, #12]
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	429a      	cmp	r2, r3
 800bb54:	d207      	bcs.n	800bb66 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	689a      	ldr	r2, [r3, #8]
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb5e:	425b      	negs	r3, r3
 800bb60:	441a      	add	r2, r3
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2b02      	cmp	r3, #2
 800bb6a:	d105      	bne.n	800bb78 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d002      	beq.n	800bb78 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	3b01      	subs	r3, #1
 800bb76:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bb78:	693b      	ldr	r3, [r7, #16]
 800bb7a:	1c5a      	adds	r2, r3, #1
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bb80:	697b      	ldr	r3, [r7, #20]
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3718      	adds	r7, #24
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bb8a:	b580      	push	{r7, lr}
 800bb8c:	b082      	sub	sp, #8
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
 800bb92:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d018      	beq.n	800bbce <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	68da      	ldr	r2, [r3, #12]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bba4:	441a      	add	r2, r3
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	68da      	ldr	r2, [r3, #12]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	689b      	ldr	r3, [r3, #8]
 800bbb2:	429a      	cmp	r2, r3
 800bbb4:	d303      	bcc.n	800bbbe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681a      	ldr	r2, [r3, #0]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	68d9      	ldr	r1, [r3, #12]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	6838      	ldr	r0, [r7, #0]
 800bbca:	f002 fb9a 	bl	800e302 <memcpy>
	}
}
 800bbce:	bf00      	nop
 800bbd0:	3708      	adds	r7, #8
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}

0800bbd6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bbd6:	b580      	push	{r7, lr}
 800bbd8:	b084      	sub	sp, #16
 800bbda:	af00      	add	r7, sp, #0
 800bbdc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bbde:	f001 f9e1 	bl	800cfa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbe8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bbea:	e011      	b.n	800bc10 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d012      	beq.n	800bc1a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	3324      	adds	r3, #36	; 0x24
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f000 fcc7 	bl	800c58c <xTaskRemoveFromEventList>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d001      	beq.n	800bc08 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bc04:	f000 fd9c 	bl	800c740 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bc08:	7bfb      	ldrb	r3, [r7, #15]
 800bc0a:	3b01      	subs	r3, #1
 800bc0c:	b2db      	uxtb	r3, r3
 800bc0e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bc10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	dce9      	bgt.n	800bbec <prvUnlockQueue+0x16>
 800bc18:	e000      	b.n	800bc1c <prvUnlockQueue+0x46>
					break;
 800bc1a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	22ff      	movs	r2, #255	; 0xff
 800bc20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bc24:	f001 f9ee 	bl	800d004 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bc28:	f001 f9bc 	bl	800cfa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bc32:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bc34:	e011      	b.n	800bc5a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	691b      	ldr	r3, [r3, #16]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d012      	beq.n	800bc64 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	3310      	adds	r3, #16
 800bc42:	4618      	mov	r0, r3
 800bc44:	f000 fca2 	bl	800c58c <xTaskRemoveFromEventList>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d001      	beq.n	800bc52 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bc4e:	f000 fd77 	bl	800c740 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bc52:	7bbb      	ldrb	r3, [r7, #14]
 800bc54:	3b01      	subs	r3, #1
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bc5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	dce9      	bgt.n	800bc36 <prvUnlockQueue+0x60>
 800bc62:	e000      	b.n	800bc66 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bc64:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	22ff      	movs	r2, #255	; 0xff
 800bc6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bc6e:	f001 f9c9 	bl	800d004 <vPortExitCritical>
}
 800bc72:	bf00      	nop
 800bc74:	3710      	adds	r7, #16
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}

0800bc7a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bc7a:	b580      	push	{r7, lr}
 800bc7c:	b084      	sub	sp, #16
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bc82:	f001 f98f 	bl	800cfa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d102      	bne.n	800bc94 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bc8e:	2301      	movs	r3, #1
 800bc90:	60fb      	str	r3, [r7, #12]
 800bc92:	e001      	b.n	800bc98 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bc94:	2300      	movs	r3, #0
 800bc96:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bc98:	f001 f9b4 	bl	800d004 <vPortExitCritical>

	return xReturn;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}

0800bca6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b084      	sub	sp, #16
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bcae:	f001 f979 	bl	800cfa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d102      	bne.n	800bcc4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	60fb      	str	r3, [r7, #12]
 800bcc2:	e001      	b.n	800bcc8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bcc8:	f001 f99c 	bl	800d004 <vPortExitCritical>

	return xReturn;
 800bccc:	68fb      	ldr	r3, [r7, #12]
}
 800bcce:	4618      	mov	r0, r3
 800bcd0:	3710      	adds	r7, #16
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}
	...

0800bcd8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bce0:	2300      	movs	r3, #0
 800bce2:	60fb      	str	r3, [r7, #12]
 800bce4:	e016      	b.n	800bd14 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800bce6:	4a10      	ldr	r2, [pc, #64]	; (800bd28 <vQueueUnregisterQueue+0x50>)
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	00db      	lsls	r3, r3, #3
 800bcec:	4413      	add	r3, r2
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	687a      	ldr	r2, [r7, #4]
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	d10b      	bne.n	800bd0e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800bcf6:	4a0c      	ldr	r2, [pc, #48]	; (800bd28 <vQueueUnregisterQueue+0x50>)
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	2100      	movs	r1, #0
 800bcfc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800bd00:	4a09      	ldr	r2, [pc, #36]	; (800bd28 <vQueueUnregisterQueue+0x50>)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	00db      	lsls	r3, r3, #3
 800bd06:	4413      	add	r3, r2
 800bd08:	2200      	movs	r2, #0
 800bd0a:	605a      	str	r2, [r3, #4]
				break;
 800bd0c:	e006      	b.n	800bd1c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	3301      	adds	r3, #1
 800bd12:	60fb      	str	r3, [r7, #12]
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2b07      	cmp	r3, #7
 800bd18:	d9e5      	bls.n	800bce6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800bd1a:	bf00      	nop
 800bd1c:	bf00      	nop
 800bd1e:	3714      	adds	r7, #20
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr
 800bd28:	20001eec 	.word	0x20001eec

0800bd2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b08e      	sub	sp, #56	; 0x38
 800bd30:	af04      	add	r7, sp, #16
 800bd32:	60f8      	str	r0, [r7, #12]
 800bd34:	60b9      	str	r1, [r7, #8]
 800bd36:	607a      	str	r2, [r7, #4]
 800bd38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bd3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d10a      	bne.n	800bd56 <xTaskCreateStatic+0x2a>
	__asm volatile
 800bd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd44:	f383 8811 	msr	BASEPRI, r3
 800bd48:	f3bf 8f6f 	isb	sy
 800bd4c:	f3bf 8f4f 	dsb	sy
 800bd50:	623b      	str	r3, [r7, #32]
}
 800bd52:	bf00      	nop
 800bd54:	e7fe      	b.n	800bd54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bd56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d10a      	bne.n	800bd72 <xTaskCreateStatic+0x46>
	__asm volatile
 800bd5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd60:	f383 8811 	msr	BASEPRI, r3
 800bd64:	f3bf 8f6f 	isb	sy
 800bd68:	f3bf 8f4f 	dsb	sy
 800bd6c:	61fb      	str	r3, [r7, #28]
}
 800bd6e:	bf00      	nop
 800bd70:	e7fe      	b.n	800bd70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bd72:	23a0      	movs	r3, #160	; 0xa0
 800bd74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	2ba0      	cmp	r3, #160	; 0xa0
 800bd7a:	d00a      	beq.n	800bd92 <xTaskCreateStatic+0x66>
	__asm volatile
 800bd7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd80:	f383 8811 	msr	BASEPRI, r3
 800bd84:	f3bf 8f6f 	isb	sy
 800bd88:	f3bf 8f4f 	dsb	sy
 800bd8c:	61bb      	str	r3, [r7, #24]
}
 800bd8e:	bf00      	nop
 800bd90:	e7fe      	b.n	800bd90 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bd92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bd94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d01e      	beq.n	800bdd8 <xTaskCreateStatic+0xac>
 800bd9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d01b      	beq.n	800bdd8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bda0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bda2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bda8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bdaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdac:	2202      	movs	r2, #2
 800bdae:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	9303      	str	r3, [sp, #12]
 800bdb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdb8:	9302      	str	r3, [sp, #8]
 800bdba:	f107 0314 	add.w	r3, r7, #20
 800bdbe:	9301      	str	r3, [sp, #4]
 800bdc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdc2:	9300      	str	r3, [sp, #0]
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	687a      	ldr	r2, [r7, #4]
 800bdc8:	68b9      	ldr	r1, [r7, #8]
 800bdca:	68f8      	ldr	r0, [r7, #12]
 800bdcc:	f000 f850 	bl	800be70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bdd0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bdd2:	f000 f8eb 	bl	800bfac <prvAddNewTaskToReadyList>
 800bdd6:	e001      	b.n	800bddc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bddc:	697b      	ldr	r3, [r7, #20]
	}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3728      	adds	r7, #40	; 0x28
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}

0800bde6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bde6:	b580      	push	{r7, lr}
 800bde8:	b08c      	sub	sp, #48	; 0x30
 800bdea:	af04      	add	r7, sp, #16
 800bdec:	60f8      	str	r0, [r7, #12]
 800bdee:	60b9      	str	r1, [r7, #8]
 800bdf0:	603b      	str	r3, [r7, #0]
 800bdf2:	4613      	mov	r3, r2
 800bdf4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bdf6:	88fb      	ldrh	r3, [r7, #6]
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f001 f9f4 	bl	800d1e8 <pvPortMalloc>
 800be00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800be02:	697b      	ldr	r3, [r7, #20]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d00e      	beq.n	800be26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800be08:	20a0      	movs	r0, #160	; 0xa0
 800be0a:	f001 f9ed 	bl	800d1e8 <pvPortMalloc>
 800be0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d003      	beq.n	800be1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800be16:	69fb      	ldr	r3, [r7, #28]
 800be18:	697a      	ldr	r2, [r7, #20]
 800be1a:	631a      	str	r2, [r3, #48]	; 0x30
 800be1c:	e005      	b.n	800be2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800be1e:	6978      	ldr	r0, [r7, #20]
 800be20:	f001 faae 	bl	800d380 <vPortFree>
 800be24:	e001      	b.n	800be2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800be26:	2300      	movs	r3, #0
 800be28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800be2a:	69fb      	ldr	r3, [r7, #28]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d017      	beq.n	800be60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800be30:	69fb      	ldr	r3, [r7, #28]
 800be32:	2200      	movs	r2, #0
 800be34:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800be38:	88fa      	ldrh	r2, [r7, #6]
 800be3a:	2300      	movs	r3, #0
 800be3c:	9303      	str	r3, [sp, #12]
 800be3e:	69fb      	ldr	r3, [r7, #28]
 800be40:	9302      	str	r3, [sp, #8]
 800be42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be44:	9301      	str	r3, [sp, #4]
 800be46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be48:	9300      	str	r3, [sp, #0]
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	68b9      	ldr	r1, [r7, #8]
 800be4e:	68f8      	ldr	r0, [r7, #12]
 800be50:	f000 f80e 	bl	800be70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800be54:	69f8      	ldr	r0, [r7, #28]
 800be56:	f000 f8a9 	bl	800bfac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800be5a:	2301      	movs	r3, #1
 800be5c:	61bb      	str	r3, [r7, #24]
 800be5e:	e002      	b.n	800be66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800be60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800be64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800be66:	69bb      	ldr	r3, [r7, #24]
	}
 800be68:	4618      	mov	r0, r3
 800be6a:	3720      	adds	r7, #32
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}

0800be70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b088      	sub	sp, #32
 800be74:	af00      	add	r7, sp, #0
 800be76:	60f8      	str	r0, [r7, #12]
 800be78:	60b9      	str	r1, [r7, #8]
 800be7a:	607a      	str	r2, [r7, #4]
 800be7c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800be7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800be88:	3b01      	subs	r3, #1
 800be8a:	009b      	lsls	r3, r3, #2
 800be8c:	4413      	add	r3, r2
 800be8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	f023 0307 	bic.w	r3, r3, #7
 800be96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800be98:	69bb      	ldr	r3, [r7, #24]
 800be9a:	f003 0307 	and.w	r3, r3, #7
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d00a      	beq.n	800beb8 <prvInitialiseNewTask+0x48>
	__asm volatile
 800bea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bea6:	f383 8811 	msr	BASEPRI, r3
 800beaa:	f3bf 8f6f 	isb	sy
 800beae:	f3bf 8f4f 	dsb	sy
 800beb2:	617b      	str	r3, [r7, #20]
}
 800beb4:	bf00      	nop
 800beb6:	e7fe      	b.n	800beb6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d01f      	beq.n	800befe <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bebe:	2300      	movs	r3, #0
 800bec0:	61fb      	str	r3, [r7, #28]
 800bec2:	e012      	b.n	800beea <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bec4:	68ba      	ldr	r2, [r7, #8]
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	4413      	add	r3, r2
 800beca:	7819      	ldrb	r1, [r3, #0]
 800becc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bece:	69fb      	ldr	r3, [r7, #28]
 800bed0:	4413      	add	r3, r2
 800bed2:	3334      	adds	r3, #52	; 0x34
 800bed4:	460a      	mov	r2, r1
 800bed6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bed8:	68ba      	ldr	r2, [r7, #8]
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	4413      	add	r3, r2
 800bede:	781b      	ldrb	r3, [r3, #0]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d006      	beq.n	800bef2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bee4:	69fb      	ldr	r3, [r7, #28]
 800bee6:	3301      	adds	r3, #1
 800bee8:	61fb      	str	r3, [r7, #28]
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	2b0f      	cmp	r3, #15
 800beee:	d9e9      	bls.n	800bec4 <prvInitialiseNewTask+0x54>
 800bef0:	e000      	b.n	800bef4 <prvInitialiseNewTask+0x84>
			{
				break;
 800bef2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef6:	2200      	movs	r2, #0
 800bef8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800befc:	e003      	b.n	800bf06 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800befe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf00:	2200      	movs	r2, #0
 800bf02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bf06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf08:	2b06      	cmp	r3, #6
 800bf0a:	d901      	bls.n	800bf10 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bf0c:	2306      	movs	r3, #6
 800bf0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bf10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bf16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bf1a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bf1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf1e:	2200      	movs	r2, #0
 800bf20:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bf22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf24:	3304      	adds	r3, #4
 800bf26:	4618      	mov	r0, r3
 800bf28:	f7ff f8a3 	bl	800b072 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bf2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf2e:	3318      	adds	r3, #24
 800bf30:	4618      	mov	r0, r3
 800bf32:	f7ff f89e 	bl	800b072 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bf36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf3e:	f1c3 0207 	rsb	r2, r3, #7
 800bf42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bf46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bf4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf4e:	2200      	movs	r2, #0
 800bf50:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bf54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf56:	2200      	movs	r2, #0
 800bf58:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bf5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf5e:	334c      	adds	r3, #76	; 0x4c
 800bf60:	224c      	movs	r2, #76	; 0x4c
 800bf62:	2100      	movs	r1, #0
 800bf64:	4618      	mov	r0, r3
 800bf66:	f002 f8e8 	bl	800e13a <memset>
 800bf6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf6c:	4a0c      	ldr	r2, [pc, #48]	; (800bfa0 <prvInitialiseNewTask+0x130>)
 800bf6e:	651a      	str	r2, [r3, #80]	; 0x50
 800bf70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf72:	4a0c      	ldr	r2, [pc, #48]	; (800bfa4 <prvInitialiseNewTask+0x134>)
 800bf74:	655a      	str	r2, [r3, #84]	; 0x54
 800bf76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf78:	4a0b      	ldr	r2, [pc, #44]	; (800bfa8 <prvInitialiseNewTask+0x138>)
 800bf7a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bf7c:	683a      	ldr	r2, [r7, #0]
 800bf7e:	68f9      	ldr	r1, [r7, #12]
 800bf80:	69b8      	ldr	r0, [r7, #24]
 800bf82:	f000 fee5 	bl	800cd50 <pxPortInitialiseStack>
 800bf86:	4602      	mov	r2, r0
 800bf88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bf8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d002      	beq.n	800bf98 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bf92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf98:	bf00      	nop
 800bf9a:	3720      	adds	r7, #32
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	20005c80 	.word	0x20005c80
 800bfa4:	20005ce8 	.word	0x20005ce8
 800bfa8:	20005d50 	.word	0x20005d50

0800bfac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b082      	sub	sp, #8
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bfb4:	f000 fff6 	bl	800cfa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bfb8:	4b2a      	ldr	r3, [pc, #168]	; (800c064 <prvAddNewTaskToReadyList+0xb8>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	4a29      	ldr	r2, [pc, #164]	; (800c064 <prvAddNewTaskToReadyList+0xb8>)
 800bfc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bfc2:	4b29      	ldr	r3, [pc, #164]	; (800c068 <prvAddNewTaskToReadyList+0xbc>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d109      	bne.n	800bfde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bfca:	4a27      	ldr	r2, [pc, #156]	; (800c068 <prvAddNewTaskToReadyList+0xbc>)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bfd0:	4b24      	ldr	r3, [pc, #144]	; (800c064 <prvAddNewTaskToReadyList+0xb8>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	2b01      	cmp	r3, #1
 800bfd6:	d110      	bne.n	800bffa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bfd8:	f000 fbd6 	bl	800c788 <prvInitialiseTaskLists>
 800bfdc:	e00d      	b.n	800bffa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bfde:	4b23      	ldr	r3, [pc, #140]	; (800c06c <prvAddNewTaskToReadyList+0xc0>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d109      	bne.n	800bffa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bfe6:	4b20      	ldr	r3, [pc, #128]	; (800c068 <prvAddNewTaskToReadyList+0xbc>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d802      	bhi.n	800bffa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bff4:	4a1c      	ldr	r2, [pc, #112]	; (800c068 <prvAddNewTaskToReadyList+0xbc>)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bffa:	4b1d      	ldr	r3, [pc, #116]	; (800c070 <prvAddNewTaskToReadyList+0xc4>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	3301      	adds	r3, #1
 800c000:	4a1b      	ldr	r2, [pc, #108]	; (800c070 <prvAddNewTaskToReadyList+0xc4>)
 800c002:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c008:	2201      	movs	r2, #1
 800c00a:	409a      	lsls	r2, r3
 800c00c:	4b19      	ldr	r3, [pc, #100]	; (800c074 <prvAddNewTaskToReadyList+0xc8>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	4313      	orrs	r3, r2
 800c012:	4a18      	ldr	r2, [pc, #96]	; (800c074 <prvAddNewTaskToReadyList+0xc8>)
 800c014:	6013      	str	r3, [r2, #0]
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c01a:	4613      	mov	r3, r2
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	4413      	add	r3, r2
 800c020:	009b      	lsls	r3, r3, #2
 800c022:	4a15      	ldr	r2, [pc, #84]	; (800c078 <prvAddNewTaskToReadyList+0xcc>)
 800c024:	441a      	add	r2, r3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	3304      	adds	r3, #4
 800c02a:	4619      	mov	r1, r3
 800c02c:	4610      	mov	r0, r2
 800c02e:	f7ff f82d 	bl	800b08c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c032:	f000 ffe7 	bl	800d004 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c036:	4b0d      	ldr	r3, [pc, #52]	; (800c06c <prvAddNewTaskToReadyList+0xc0>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d00e      	beq.n	800c05c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c03e:	4b0a      	ldr	r3, [pc, #40]	; (800c068 <prvAddNewTaskToReadyList+0xbc>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c048:	429a      	cmp	r2, r3
 800c04a:	d207      	bcs.n	800c05c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c04c:	4b0b      	ldr	r3, [pc, #44]	; (800c07c <prvAddNewTaskToReadyList+0xd0>)
 800c04e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c052:	601a      	str	r2, [r3, #0]
 800c054:	f3bf 8f4f 	dsb	sy
 800c058:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c05c:	bf00      	nop
 800c05e:	3708      	adds	r7, #8
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}
 800c064:	2000202c 	.word	0x2000202c
 800c068:	20001f2c 	.word	0x20001f2c
 800c06c:	20002038 	.word	0x20002038
 800c070:	20002048 	.word	0x20002048
 800c074:	20002034 	.word	0x20002034
 800c078:	20001f30 	.word	0x20001f30
 800c07c:	e000ed04 	.word	0xe000ed04

0800c080 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c080:	b580      	push	{r7, lr}
 800c082:	b084      	sub	sp, #16
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c088:	2300      	movs	r3, #0
 800c08a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d017      	beq.n	800c0c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c092:	4b13      	ldr	r3, [pc, #76]	; (800c0e0 <vTaskDelay+0x60>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d00a      	beq.n	800c0b0 <vTaskDelay+0x30>
	__asm volatile
 800c09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09e:	f383 8811 	msr	BASEPRI, r3
 800c0a2:	f3bf 8f6f 	isb	sy
 800c0a6:	f3bf 8f4f 	dsb	sy
 800c0aa:	60bb      	str	r3, [r7, #8]
}
 800c0ac:	bf00      	nop
 800c0ae:	e7fe      	b.n	800c0ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c0b0:	f000 f884 	bl	800c1bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c0b4:	2100      	movs	r1, #0
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 fde4 	bl	800cc84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c0bc:	f000 f88c 	bl	800c1d8 <xTaskResumeAll>
 800c0c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d107      	bne.n	800c0d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c0c8:	4b06      	ldr	r3, [pc, #24]	; (800c0e4 <vTaskDelay+0x64>)
 800c0ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0ce:	601a      	str	r2, [r3, #0]
 800c0d0:	f3bf 8f4f 	dsb	sy
 800c0d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c0d8:	bf00      	nop
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	20002054 	.word	0x20002054
 800c0e4:	e000ed04 	.word	0xe000ed04

0800c0e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b08a      	sub	sp, #40	; 0x28
 800c0ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c0f6:	463a      	mov	r2, r7
 800c0f8:	1d39      	adds	r1, r7, #4
 800c0fa:	f107 0308 	add.w	r3, r7, #8
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7f5 fc90 	bl	8001a24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c104:	6839      	ldr	r1, [r7, #0]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	68ba      	ldr	r2, [r7, #8]
 800c10a:	9202      	str	r2, [sp, #8]
 800c10c:	9301      	str	r3, [sp, #4]
 800c10e:	2300      	movs	r3, #0
 800c110:	9300      	str	r3, [sp, #0]
 800c112:	2300      	movs	r3, #0
 800c114:	460a      	mov	r2, r1
 800c116:	4921      	ldr	r1, [pc, #132]	; (800c19c <vTaskStartScheduler+0xb4>)
 800c118:	4821      	ldr	r0, [pc, #132]	; (800c1a0 <vTaskStartScheduler+0xb8>)
 800c11a:	f7ff fe07 	bl	800bd2c <xTaskCreateStatic>
 800c11e:	4603      	mov	r3, r0
 800c120:	4a20      	ldr	r2, [pc, #128]	; (800c1a4 <vTaskStartScheduler+0xbc>)
 800c122:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c124:	4b1f      	ldr	r3, [pc, #124]	; (800c1a4 <vTaskStartScheduler+0xbc>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d002      	beq.n	800c132 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c12c:	2301      	movs	r3, #1
 800c12e:	617b      	str	r3, [r7, #20]
 800c130:	e001      	b.n	800c136 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c132:	2300      	movs	r3, #0
 800c134:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	2b01      	cmp	r3, #1
 800c13a:	d11b      	bne.n	800c174 <vTaskStartScheduler+0x8c>
	__asm volatile
 800c13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c140:	f383 8811 	msr	BASEPRI, r3
 800c144:	f3bf 8f6f 	isb	sy
 800c148:	f3bf 8f4f 	dsb	sy
 800c14c:	613b      	str	r3, [r7, #16]
}
 800c14e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c150:	4b15      	ldr	r3, [pc, #84]	; (800c1a8 <vTaskStartScheduler+0xc0>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	334c      	adds	r3, #76	; 0x4c
 800c156:	4a15      	ldr	r2, [pc, #84]	; (800c1ac <vTaskStartScheduler+0xc4>)
 800c158:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c15a:	4b15      	ldr	r3, [pc, #84]	; (800c1b0 <vTaskStartScheduler+0xc8>)
 800c15c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c160:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c162:	4b14      	ldr	r3, [pc, #80]	; (800c1b4 <vTaskStartScheduler+0xcc>)
 800c164:	2201      	movs	r2, #1
 800c166:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c168:	4b13      	ldr	r3, [pc, #76]	; (800c1b8 <vTaskStartScheduler+0xd0>)
 800c16a:	2200      	movs	r2, #0
 800c16c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c16e:	f000 fe77 	bl	800ce60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c172:	e00e      	b.n	800c192 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c17a:	d10a      	bne.n	800c192 <vTaskStartScheduler+0xaa>
	__asm volatile
 800c17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c180:	f383 8811 	msr	BASEPRI, r3
 800c184:	f3bf 8f6f 	isb	sy
 800c188:	f3bf 8f4f 	dsb	sy
 800c18c:	60fb      	str	r3, [r7, #12]
}
 800c18e:	bf00      	nop
 800c190:	e7fe      	b.n	800c190 <vTaskStartScheduler+0xa8>
}
 800c192:	bf00      	nop
 800c194:	3718      	adds	r7, #24
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
 800c19a:	bf00      	nop
 800c19c:	080118f0 	.word	0x080118f0
 800c1a0:	0800c759 	.word	0x0800c759
 800c1a4:	20002050 	.word	0x20002050
 800c1a8:	20001f2c 	.word	0x20001f2c
 800c1ac:	20000084 	.word	0x20000084
 800c1b0:	2000204c 	.word	0x2000204c
 800c1b4:	20002038 	.word	0x20002038
 800c1b8:	20002030 	.word	0x20002030

0800c1bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c1bc:	b480      	push	{r7}
 800c1be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c1c0:	4b04      	ldr	r3, [pc, #16]	; (800c1d4 <vTaskSuspendAll+0x18>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	4a03      	ldr	r2, [pc, #12]	; (800c1d4 <vTaskSuspendAll+0x18>)
 800c1c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c1ca:	bf00      	nop
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d2:	4770      	bx	lr
 800c1d4:	20002054 	.word	0x20002054

0800c1d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c1e6:	4b41      	ldr	r3, [pc, #260]	; (800c2ec <xTaskResumeAll+0x114>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d10a      	bne.n	800c204 <xTaskResumeAll+0x2c>
	__asm volatile
 800c1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f2:	f383 8811 	msr	BASEPRI, r3
 800c1f6:	f3bf 8f6f 	isb	sy
 800c1fa:	f3bf 8f4f 	dsb	sy
 800c1fe:	603b      	str	r3, [r7, #0]
}
 800c200:	bf00      	nop
 800c202:	e7fe      	b.n	800c202 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c204:	f000 fece 	bl	800cfa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c208:	4b38      	ldr	r3, [pc, #224]	; (800c2ec <xTaskResumeAll+0x114>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	3b01      	subs	r3, #1
 800c20e:	4a37      	ldr	r2, [pc, #220]	; (800c2ec <xTaskResumeAll+0x114>)
 800c210:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c212:	4b36      	ldr	r3, [pc, #216]	; (800c2ec <xTaskResumeAll+0x114>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d161      	bne.n	800c2de <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c21a:	4b35      	ldr	r3, [pc, #212]	; (800c2f0 <xTaskResumeAll+0x118>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d05d      	beq.n	800c2de <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c222:	e02e      	b.n	800c282 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c224:	4b33      	ldr	r3, [pc, #204]	; (800c2f4 <xTaskResumeAll+0x11c>)
 800c226:	68db      	ldr	r3, [r3, #12]
 800c228:	68db      	ldr	r3, [r3, #12]
 800c22a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	3318      	adds	r3, #24
 800c230:	4618      	mov	r0, r3
 800c232:	f7fe ff88 	bl	800b146 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	3304      	adds	r3, #4
 800c23a:	4618      	mov	r0, r3
 800c23c:	f7fe ff83 	bl	800b146 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c244:	2201      	movs	r2, #1
 800c246:	409a      	lsls	r2, r3
 800c248:	4b2b      	ldr	r3, [pc, #172]	; (800c2f8 <xTaskResumeAll+0x120>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	4313      	orrs	r3, r2
 800c24e:	4a2a      	ldr	r2, [pc, #168]	; (800c2f8 <xTaskResumeAll+0x120>)
 800c250:	6013      	str	r3, [r2, #0]
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c256:	4613      	mov	r3, r2
 800c258:	009b      	lsls	r3, r3, #2
 800c25a:	4413      	add	r3, r2
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	4a27      	ldr	r2, [pc, #156]	; (800c2fc <xTaskResumeAll+0x124>)
 800c260:	441a      	add	r2, r3
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	3304      	adds	r3, #4
 800c266:	4619      	mov	r1, r3
 800c268:	4610      	mov	r0, r2
 800c26a:	f7fe ff0f 	bl	800b08c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c272:	4b23      	ldr	r3, [pc, #140]	; (800c300 <xTaskResumeAll+0x128>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c278:	429a      	cmp	r2, r3
 800c27a:	d302      	bcc.n	800c282 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c27c:	4b21      	ldr	r3, [pc, #132]	; (800c304 <xTaskResumeAll+0x12c>)
 800c27e:	2201      	movs	r2, #1
 800c280:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c282:	4b1c      	ldr	r3, [pc, #112]	; (800c2f4 <xTaskResumeAll+0x11c>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d1cc      	bne.n	800c224 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d001      	beq.n	800c294 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c290:	f000 fb1c 	bl	800c8cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c294:	4b1c      	ldr	r3, [pc, #112]	; (800c308 <xTaskResumeAll+0x130>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d010      	beq.n	800c2c2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c2a0:	f000 f836 	bl	800c310 <xTaskIncrementTick>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d002      	beq.n	800c2b0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c2aa:	4b16      	ldr	r3, [pc, #88]	; (800c304 <xTaskResumeAll+0x12c>)
 800c2ac:	2201      	movs	r2, #1
 800c2ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	3b01      	subs	r3, #1
 800c2b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d1f1      	bne.n	800c2a0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c2bc:	4b12      	ldr	r3, [pc, #72]	; (800c308 <xTaskResumeAll+0x130>)
 800c2be:	2200      	movs	r2, #0
 800c2c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c2c2:	4b10      	ldr	r3, [pc, #64]	; (800c304 <xTaskResumeAll+0x12c>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d009      	beq.n	800c2de <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c2ce:	4b0f      	ldr	r3, [pc, #60]	; (800c30c <xTaskResumeAll+0x134>)
 800c2d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c2d4:	601a      	str	r2, [r3, #0]
 800c2d6:	f3bf 8f4f 	dsb	sy
 800c2da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c2de:	f000 fe91 	bl	800d004 <vPortExitCritical>

	return xAlreadyYielded;
 800c2e2:	68bb      	ldr	r3, [r7, #8]
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3710      	adds	r7, #16
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	20002054 	.word	0x20002054
 800c2f0:	2000202c 	.word	0x2000202c
 800c2f4:	20001fec 	.word	0x20001fec
 800c2f8:	20002034 	.word	0x20002034
 800c2fc:	20001f30 	.word	0x20001f30
 800c300:	20001f2c 	.word	0x20001f2c
 800c304:	20002040 	.word	0x20002040
 800c308:	2000203c 	.word	0x2000203c
 800c30c:	e000ed04 	.word	0xe000ed04

0800c310 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b086      	sub	sp, #24
 800c314:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c316:	2300      	movs	r3, #0
 800c318:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c31a:	4b4e      	ldr	r3, [pc, #312]	; (800c454 <xTaskIncrementTick+0x144>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	f040 808e 	bne.w	800c440 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c324:	4b4c      	ldr	r3, [pc, #304]	; (800c458 <xTaskIncrementTick+0x148>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	3301      	adds	r3, #1
 800c32a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c32c:	4a4a      	ldr	r2, [pc, #296]	; (800c458 <xTaskIncrementTick+0x148>)
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d120      	bne.n	800c37a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c338:	4b48      	ldr	r3, [pc, #288]	; (800c45c <xTaskIncrementTick+0x14c>)
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d00a      	beq.n	800c358 <xTaskIncrementTick+0x48>
	__asm volatile
 800c342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c346:	f383 8811 	msr	BASEPRI, r3
 800c34a:	f3bf 8f6f 	isb	sy
 800c34e:	f3bf 8f4f 	dsb	sy
 800c352:	603b      	str	r3, [r7, #0]
}
 800c354:	bf00      	nop
 800c356:	e7fe      	b.n	800c356 <xTaskIncrementTick+0x46>
 800c358:	4b40      	ldr	r3, [pc, #256]	; (800c45c <xTaskIncrementTick+0x14c>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	60fb      	str	r3, [r7, #12]
 800c35e:	4b40      	ldr	r3, [pc, #256]	; (800c460 <xTaskIncrementTick+0x150>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	4a3e      	ldr	r2, [pc, #248]	; (800c45c <xTaskIncrementTick+0x14c>)
 800c364:	6013      	str	r3, [r2, #0]
 800c366:	4a3e      	ldr	r2, [pc, #248]	; (800c460 <xTaskIncrementTick+0x150>)
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	6013      	str	r3, [r2, #0]
 800c36c:	4b3d      	ldr	r3, [pc, #244]	; (800c464 <xTaskIncrementTick+0x154>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	3301      	adds	r3, #1
 800c372:	4a3c      	ldr	r2, [pc, #240]	; (800c464 <xTaskIncrementTick+0x154>)
 800c374:	6013      	str	r3, [r2, #0]
 800c376:	f000 faa9 	bl	800c8cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c37a:	4b3b      	ldr	r3, [pc, #236]	; (800c468 <xTaskIncrementTick+0x158>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	429a      	cmp	r2, r3
 800c382:	d348      	bcc.n	800c416 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c384:	4b35      	ldr	r3, [pc, #212]	; (800c45c <xTaskIncrementTick+0x14c>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d104      	bne.n	800c398 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c38e:	4b36      	ldr	r3, [pc, #216]	; (800c468 <xTaskIncrementTick+0x158>)
 800c390:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c394:	601a      	str	r2, [r3, #0]
					break;
 800c396:	e03e      	b.n	800c416 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c398:	4b30      	ldr	r3, [pc, #192]	; (800c45c <xTaskIncrementTick+0x14c>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	68db      	ldr	r3, [r3, #12]
 800c39e:	68db      	ldr	r3, [r3, #12]
 800c3a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	685b      	ldr	r3, [r3, #4]
 800c3a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c3a8:	693a      	ldr	r2, [r7, #16]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	d203      	bcs.n	800c3b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c3b0:	4a2d      	ldr	r2, [pc, #180]	; (800c468 <xTaskIncrementTick+0x158>)
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c3b6:	e02e      	b.n	800c416 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	3304      	adds	r3, #4
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f7fe fec2 	bl	800b146 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d004      	beq.n	800c3d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	3318      	adds	r3, #24
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f7fe feb9 	bl	800b146 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3d8:	2201      	movs	r2, #1
 800c3da:	409a      	lsls	r2, r3
 800c3dc:	4b23      	ldr	r3, [pc, #140]	; (800c46c <xTaskIncrementTick+0x15c>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4313      	orrs	r3, r2
 800c3e2:	4a22      	ldr	r2, [pc, #136]	; (800c46c <xTaskIncrementTick+0x15c>)
 800c3e4:	6013      	str	r3, [r2, #0]
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ea:	4613      	mov	r3, r2
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	4413      	add	r3, r2
 800c3f0:	009b      	lsls	r3, r3, #2
 800c3f2:	4a1f      	ldr	r2, [pc, #124]	; (800c470 <xTaskIncrementTick+0x160>)
 800c3f4:	441a      	add	r2, r3
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	3304      	adds	r3, #4
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	4610      	mov	r0, r2
 800c3fe:	f7fe fe45 	bl	800b08c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c406:	4b1b      	ldr	r3, [pc, #108]	; (800c474 <xTaskIncrementTick+0x164>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d3b9      	bcc.n	800c384 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c410:	2301      	movs	r3, #1
 800c412:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c414:	e7b6      	b.n	800c384 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c416:	4b17      	ldr	r3, [pc, #92]	; (800c474 <xTaskIncrementTick+0x164>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c41c:	4914      	ldr	r1, [pc, #80]	; (800c470 <xTaskIncrementTick+0x160>)
 800c41e:	4613      	mov	r3, r2
 800c420:	009b      	lsls	r3, r3, #2
 800c422:	4413      	add	r3, r2
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	440b      	add	r3, r1
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	2b01      	cmp	r3, #1
 800c42c:	d901      	bls.n	800c432 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800c42e:	2301      	movs	r3, #1
 800c430:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c432:	4b11      	ldr	r3, [pc, #68]	; (800c478 <xTaskIncrementTick+0x168>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d007      	beq.n	800c44a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800c43a:	2301      	movs	r3, #1
 800c43c:	617b      	str	r3, [r7, #20]
 800c43e:	e004      	b.n	800c44a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c440:	4b0e      	ldr	r3, [pc, #56]	; (800c47c <xTaskIncrementTick+0x16c>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	3301      	adds	r3, #1
 800c446:	4a0d      	ldr	r2, [pc, #52]	; (800c47c <xTaskIncrementTick+0x16c>)
 800c448:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c44a:	697b      	ldr	r3, [r7, #20]
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3718      	adds	r7, #24
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}
 800c454:	20002054 	.word	0x20002054
 800c458:	20002030 	.word	0x20002030
 800c45c:	20001fe4 	.word	0x20001fe4
 800c460:	20001fe8 	.word	0x20001fe8
 800c464:	20002044 	.word	0x20002044
 800c468:	2000204c 	.word	0x2000204c
 800c46c:	20002034 	.word	0x20002034
 800c470:	20001f30 	.word	0x20001f30
 800c474:	20001f2c 	.word	0x20001f2c
 800c478:	20002040 	.word	0x20002040
 800c47c:	2000203c 	.word	0x2000203c

0800c480 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c480:	b480      	push	{r7}
 800c482:	b087      	sub	sp, #28
 800c484:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c486:	4b29      	ldr	r3, [pc, #164]	; (800c52c <vTaskSwitchContext+0xac>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d003      	beq.n	800c496 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c48e:	4b28      	ldr	r3, [pc, #160]	; (800c530 <vTaskSwitchContext+0xb0>)
 800c490:	2201      	movs	r2, #1
 800c492:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c494:	e044      	b.n	800c520 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800c496:	4b26      	ldr	r3, [pc, #152]	; (800c530 <vTaskSwitchContext+0xb0>)
 800c498:	2200      	movs	r2, #0
 800c49a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c49c:	4b25      	ldr	r3, [pc, #148]	; (800c534 <vTaskSwitchContext+0xb4>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	fab3 f383 	clz	r3, r3
 800c4a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c4aa:	7afb      	ldrb	r3, [r7, #11]
 800c4ac:	f1c3 031f 	rsb	r3, r3, #31
 800c4b0:	617b      	str	r3, [r7, #20]
 800c4b2:	4921      	ldr	r1, [pc, #132]	; (800c538 <vTaskSwitchContext+0xb8>)
 800c4b4:	697a      	ldr	r2, [r7, #20]
 800c4b6:	4613      	mov	r3, r2
 800c4b8:	009b      	lsls	r3, r3, #2
 800c4ba:	4413      	add	r3, r2
 800c4bc:	009b      	lsls	r3, r3, #2
 800c4be:	440b      	add	r3, r1
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d10a      	bne.n	800c4dc <vTaskSwitchContext+0x5c>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	607b      	str	r3, [r7, #4]
}
 800c4d8:	bf00      	nop
 800c4da:	e7fe      	b.n	800c4da <vTaskSwitchContext+0x5a>
 800c4dc:	697a      	ldr	r2, [r7, #20]
 800c4de:	4613      	mov	r3, r2
 800c4e0:	009b      	lsls	r3, r3, #2
 800c4e2:	4413      	add	r3, r2
 800c4e4:	009b      	lsls	r3, r3, #2
 800c4e6:	4a14      	ldr	r2, [pc, #80]	; (800c538 <vTaskSwitchContext+0xb8>)
 800c4e8:	4413      	add	r3, r2
 800c4ea:	613b      	str	r3, [r7, #16]
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	685a      	ldr	r2, [r3, #4]
 800c4f2:	693b      	ldr	r3, [r7, #16]
 800c4f4:	605a      	str	r2, [r3, #4]
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	685a      	ldr	r2, [r3, #4]
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	3308      	adds	r3, #8
 800c4fe:	429a      	cmp	r2, r3
 800c500:	d104      	bne.n	800c50c <vTaskSwitchContext+0x8c>
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	685a      	ldr	r2, [r3, #4]
 800c508:	693b      	ldr	r3, [r7, #16]
 800c50a:	605a      	str	r2, [r3, #4]
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	68db      	ldr	r3, [r3, #12]
 800c512:	4a0a      	ldr	r2, [pc, #40]	; (800c53c <vTaskSwitchContext+0xbc>)
 800c514:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c516:	4b09      	ldr	r3, [pc, #36]	; (800c53c <vTaskSwitchContext+0xbc>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	334c      	adds	r3, #76	; 0x4c
 800c51c:	4a08      	ldr	r2, [pc, #32]	; (800c540 <vTaskSwitchContext+0xc0>)
 800c51e:	6013      	str	r3, [r2, #0]
}
 800c520:	bf00      	nop
 800c522:	371c      	adds	r7, #28
 800c524:	46bd      	mov	sp, r7
 800c526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52a:	4770      	bx	lr
 800c52c:	20002054 	.word	0x20002054
 800c530:	20002040 	.word	0x20002040
 800c534:	20002034 	.word	0x20002034
 800c538:	20001f30 	.word	0x20001f30
 800c53c:	20001f2c 	.word	0x20001f2c
 800c540:	20000084 	.word	0x20000084

0800c544 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d10a      	bne.n	800c56a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c558:	f383 8811 	msr	BASEPRI, r3
 800c55c:	f3bf 8f6f 	isb	sy
 800c560:	f3bf 8f4f 	dsb	sy
 800c564:	60fb      	str	r3, [r7, #12]
}
 800c566:	bf00      	nop
 800c568:	e7fe      	b.n	800c568 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c56a:	4b07      	ldr	r3, [pc, #28]	; (800c588 <vTaskPlaceOnEventList+0x44>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	3318      	adds	r3, #24
 800c570:	4619      	mov	r1, r3
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f7fe fdae 	bl	800b0d4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c578:	2101      	movs	r1, #1
 800c57a:	6838      	ldr	r0, [r7, #0]
 800c57c:	f000 fb82 	bl	800cc84 <prvAddCurrentTaskToDelayedList>
}
 800c580:	bf00      	nop
 800c582:	3710      	adds	r7, #16
 800c584:	46bd      	mov	sp, r7
 800c586:	bd80      	pop	{r7, pc}
 800c588:	20001f2c 	.word	0x20001f2c

0800c58c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b086      	sub	sp, #24
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	68db      	ldr	r3, [r3, #12]
 800c598:	68db      	ldr	r3, [r3, #12]
 800c59a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d10a      	bne.n	800c5b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a6:	f383 8811 	msr	BASEPRI, r3
 800c5aa:	f3bf 8f6f 	isb	sy
 800c5ae:	f3bf 8f4f 	dsb	sy
 800c5b2:	60fb      	str	r3, [r7, #12]
}
 800c5b4:	bf00      	nop
 800c5b6:	e7fe      	b.n	800c5b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	3318      	adds	r3, #24
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f7fe fdc2 	bl	800b146 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5c2:	4b1d      	ldr	r3, [pc, #116]	; (800c638 <xTaskRemoveFromEventList+0xac>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d11c      	bne.n	800c604 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	3304      	adds	r3, #4
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7fe fdb9 	bl	800b146 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5d8:	2201      	movs	r2, #1
 800c5da:	409a      	lsls	r2, r3
 800c5dc:	4b17      	ldr	r3, [pc, #92]	; (800c63c <xTaskRemoveFromEventList+0xb0>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	4313      	orrs	r3, r2
 800c5e2:	4a16      	ldr	r2, [pc, #88]	; (800c63c <xTaskRemoveFromEventList+0xb0>)
 800c5e4:	6013      	str	r3, [r2, #0]
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5ea:	4613      	mov	r3, r2
 800c5ec:	009b      	lsls	r3, r3, #2
 800c5ee:	4413      	add	r3, r2
 800c5f0:	009b      	lsls	r3, r3, #2
 800c5f2:	4a13      	ldr	r2, [pc, #76]	; (800c640 <xTaskRemoveFromEventList+0xb4>)
 800c5f4:	441a      	add	r2, r3
 800c5f6:	693b      	ldr	r3, [r7, #16]
 800c5f8:	3304      	adds	r3, #4
 800c5fa:	4619      	mov	r1, r3
 800c5fc:	4610      	mov	r0, r2
 800c5fe:	f7fe fd45 	bl	800b08c <vListInsertEnd>
 800c602:	e005      	b.n	800c610 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	3318      	adds	r3, #24
 800c608:	4619      	mov	r1, r3
 800c60a:	480e      	ldr	r0, [pc, #56]	; (800c644 <xTaskRemoveFromEventList+0xb8>)
 800c60c:	f7fe fd3e 	bl	800b08c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c610:	693b      	ldr	r3, [r7, #16]
 800c612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c614:	4b0c      	ldr	r3, [pc, #48]	; (800c648 <xTaskRemoveFromEventList+0xbc>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d905      	bls.n	800c62a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c61e:	2301      	movs	r3, #1
 800c620:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c622:	4b0a      	ldr	r3, [pc, #40]	; (800c64c <xTaskRemoveFromEventList+0xc0>)
 800c624:	2201      	movs	r2, #1
 800c626:	601a      	str	r2, [r3, #0]
 800c628:	e001      	b.n	800c62e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c62a:	2300      	movs	r3, #0
 800c62c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c62e:	697b      	ldr	r3, [r7, #20]
}
 800c630:	4618      	mov	r0, r3
 800c632:	3718      	adds	r7, #24
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}
 800c638:	20002054 	.word	0x20002054
 800c63c:	20002034 	.word	0x20002034
 800c640:	20001f30 	.word	0x20001f30
 800c644:	20001fec 	.word	0x20001fec
 800c648:	20001f2c 	.word	0x20001f2c
 800c64c:	20002040 	.word	0x20002040

0800c650 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c650:	b480      	push	{r7}
 800c652:	b083      	sub	sp, #12
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c658:	4b06      	ldr	r3, [pc, #24]	; (800c674 <vTaskInternalSetTimeOutState+0x24>)
 800c65a:	681a      	ldr	r2, [r3, #0]
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c660:	4b05      	ldr	r3, [pc, #20]	; (800c678 <vTaskInternalSetTimeOutState+0x28>)
 800c662:	681a      	ldr	r2, [r3, #0]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	605a      	str	r2, [r3, #4]
}
 800c668:	bf00      	nop
 800c66a:	370c      	adds	r7, #12
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr
 800c674:	20002044 	.word	0x20002044
 800c678:	20002030 	.word	0x20002030

0800c67c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b088      	sub	sp, #32
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d10a      	bne.n	800c6a2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c690:	f383 8811 	msr	BASEPRI, r3
 800c694:	f3bf 8f6f 	isb	sy
 800c698:	f3bf 8f4f 	dsb	sy
 800c69c:	613b      	str	r3, [r7, #16]
}
 800c69e:	bf00      	nop
 800c6a0:	e7fe      	b.n	800c6a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d10a      	bne.n	800c6be <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ac:	f383 8811 	msr	BASEPRI, r3
 800c6b0:	f3bf 8f6f 	isb	sy
 800c6b4:	f3bf 8f4f 	dsb	sy
 800c6b8:	60fb      	str	r3, [r7, #12]
}
 800c6ba:	bf00      	nop
 800c6bc:	e7fe      	b.n	800c6bc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c6be:	f000 fc71 	bl	800cfa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c6c2:	4b1d      	ldr	r3, [pc, #116]	; (800c738 <xTaskCheckForTimeOut+0xbc>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	685b      	ldr	r3, [r3, #4]
 800c6cc:	69ba      	ldr	r2, [r7, #24]
 800c6ce:	1ad3      	subs	r3, r2, r3
 800c6d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6da:	d102      	bne.n	800c6e2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	61fb      	str	r3, [r7, #28]
 800c6e0:	e023      	b.n	800c72a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681a      	ldr	r2, [r3, #0]
 800c6e6:	4b15      	ldr	r3, [pc, #84]	; (800c73c <xTaskCheckForTimeOut+0xc0>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d007      	beq.n	800c6fe <xTaskCheckForTimeOut+0x82>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	685b      	ldr	r3, [r3, #4]
 800c6f2:	69ba      	ldr	r2, [r7, #24]
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	d302      	bcc.n	800c6fe <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	61fb      	str	r3, [r7, #28]
 800c6fc:	e015      	b.n	800c72a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	697a      	ldr	r2, [r7, #20]
 800c704:	429a      	cmp	r2, r3
 800c706:	d20b      	bcs.n	800c720 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	697b      	ldr	r3, [r7, #20]
 800c70e:	1ad2      	subs	r2, r2, r3
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f7ff ff9b 	bl	800c650 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c71a:	2300      	movs	r3, #0
 800c71c:	61fb      	str	r3, [r7, #28]
 800c71e:	e004      	b.n	800c72a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	2200      	movs	r2, #0
 800c724:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c726:	2301      	movs	r3, #1
 800c728:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c72a:	f000 fc6b 	bl	800d004 <vPortExitCritical>

	return xReturn;
 800c72e:	69fb      	ldr	r3, [r7, #28]
}
 800c730:	4618      	mov	r0, r3
 800c732:	3720      	adds	r7, #32
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}
 800c738:	20002030 	.word	0x20002030
 800c73c:	20002044 	.word	0x20002044

0800c740 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c740:	b480      	push	{r7}
 800c742:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c744:	4b03      	ldr	r3, [pc, #12]	; (800c754 <vTaskMissedYield+0x14>)
 800c746:	2201      	movs	r2, #1
 800c748:	601a      	str	r2, [r3, #0]
}
 800c74a:	bf00      	nop
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr
 800c754:	20002040 	.word	0x20002040

0800c758 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c760:	f000 f852 	bl	800c808 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c764:	4b06      	ldr	r3, [pc, #24]	; (800c780 <prvIdleTask+0x28>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	2b01      	cmp	r3, #1
 800c76a:	d9f9      	bls.n	800c760 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c76c:	4b05      	ldr	r3, [pc, #20]	; (800c784 <prvIdleTask+0x2c>)
 800c76e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c772:	601a      	str	r2, [r3, #0]
 800c774:	f3bf 8f4f 	dsb	sy
 800c778:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c77c:	e7f0      	b.n	800c760 <prvIdleTask+0x8>
 800c77e:	bf00      	nop
 800c780:	20001f30 	.word	0x20001f30
 800c784:	e000ed04 	.word	0xe000ed04

0800c788 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b082      	sub	sp, #8
 800c78c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c78e:	2300      	movs	r3, #0
 800c790:	607b      	str	r3, [r7, #4]
 800c792:	e00c      	b.n	800c7ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c794:	687a      	ldr	r2, [r7, #4]
 800c796:	4613      	mov	r3, r2
 800c798:	009b      	lsls	r3, r3, #2
 800c79a:	4413      	add	r3, r2
 800c79c:	009b      	lsls	r3, r3, #2
 800c79e:	4a12      	ldr	r2, [pc, #72]	; (800c7e8 <prvInitialiseTaskLists+0x60>)
 800c7a0:	4413      	add	r3, r2
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7fe fc45 	bl	800b032 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	3301      	adds	r3, #1
 800c7ac:	607b      	str	r3, [r7, #4]
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2b06      	cmp	r3, #6
 800c7b2:	d9ef      	bls.n	800c794 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c7b4:	480d      	ldr	r0, [pc, #52]	; (800c7ec <prvInitialiseTaskLists+0x64>)
 800c7b6:	f7fe fc3c 	bl	800b032 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c7ba:	480d      	ldr	r0, [pc, #52]	; (800c7f0 <prvInitialiseTaskLists+0x68>)
 800c7bc:	f7fe fc39 	bl	800b032 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c7c0:	480c      	ldr	r0, [pc, #48]	; (800c7f4 <prvInitialiseTaskLists+0x6c>)
 800c7c2:	f7fe fc36 	bl	800b032 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c7c6:	480c      	ldr	r0, [pc, #48]	; (800c7f8 <prvInitialiseTaskLists+0x70>)
 800c7c8:	f7fe fc33 	bl	800b032 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c7cc:	480b      	ldr	r0, [pc, #44]	; (800c7fc <prvInitialiseTaskLists+0x74>)
 800c7ce:	f7fe fc30 	bl	800b032 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c7d2:	4b0b      	ldr	r3, [pc, #44]	; (800c800 <prvInitialiseTaskLists+0x78>)
 800c7d4:	4a05      	ldr	r2, [pc, #20]	; (800c7ec <prvInitialiseTaskLists+0x64>)
 800c7d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c7d8:	4b0a      	ldr	r3, [pc, #40]	; (800c804 <prvInitialiseTaskLists+0x7c>)
 800c7da:	4a05      	ldr	r2, [pc, #20]	; (800c7f0 <prvInitialiseTaskLists+0x68>)
 800c7dc:	601a      	str	r2, [r3, #0]
}
 800c7de:	bf00      	nop
 800c7e0:	3708      	adds	r7, #8
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20001f30 	.word	0x20001f30
 800c7ec:	20001fbc 	.word	0x20001fbc
 800c7f0:	20001fd0 	.word	0x20001fd0
 800c7f4:	20001fec 	.word	0x20001fec
 800c7f8:	20002000 	.word	0x20002000
 800c7fc:	20002018 	.word	0x20002018
 800c800:	20001fe4 	.word	0x20001fe4
 800c804:	20001fe8 	.word	0x20001fe8

0800c808 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b082      	sub	sp, #8
 800c80c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c80e:	e019      	b.n	800c844 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c810:	f000 fbc8 	bl	800cfa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c814:	4b10      	ldr	r3, [pc, #64]	; (800c858 <prvCheckTasksWaitingTermination+0x50>)
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	68db      	ldr	r3, [r3, #12]
 800c81a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	3304      	adds	r3, #4
 800c820:	4618      	mov	r0, r3
 800c822:	f7fe fc90 	bl	800b146 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c826:	4b0d      	ldr	r3, [pc, #52]	; (800c85c <prvCheckTasksWaitingTermination+0x54>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	3b01      	subs	r3, #1
 800c82c:	4a0b      	ldr	r2, [pc, #44]	; (800c85c <prvCheckTasksWaitingTermination+0x54>)
 800c82e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c830:	4b0b      	ldr	r3, [pc, #44]	; (800c860 <prvCheckTasksWaitingTermination+0x58>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	3b01      	subs	r3, #1
 800c836:	4a0a      	ldr	r2, [pc, #40]	; (800c860 <prvCheckTasksWaitingTermination+0x58>)
 800c838:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c83a:	f000 fbe3 	bl	800d004 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f000 f810 	bl	800c864 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c844:	4b06      	ldr	r3, [pc, #24]	; (800c860 <prvCheckTasksWaitingTermination+0x58>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d1e1      	bne.n	800c810 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c84c:	bf00      	nop
 800c84e:	bf00      	nop
 800c850:	3708      	adds	r7, #8
 800c852:	46bd      	mov	sp, r7
 800c854:	bd80      	pop	{r7, pc}
 800c856:	bf00      	nop
 800c858:	20002000 	.word	0x20002000
 800c85c:	2000202c 	.word	0x2000202c
 800c860:	20002014 	.word	0x20002014

0800c864 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c864:	b580      	push	{r7, lr}
 800c866:	b084      	sub	sp, #16
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	334c      	adds	r3, #76	; 0x4c
 800c870:	4618      	mov	r0, r3
 800c872:	f001 fc8d 	bl	800e190 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d108      	bne.n	800c892 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c884:	4618      	mov	r0, r3
 800c886:	f000 fd7b 	bl	800d380 <vPortFree>
				vPortFree( pxTCB );
 800c88a:	6878      	ldr	r0, [r7, #4]
 800c88c:	f000 fd78 	bl	800d380 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c890:	e018      	b.n	800c8c4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800c898:	2b01      	cmp	r3, #1
 800c89a:	d103      	bne.n	800c8a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 fd6f 	bl	800d380 <vPortFree>
	}
 800c8a2:	e00f      	b.n	800c8c4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800c8aa:	2b02      	cmp	r3, #2
 800c8ac:	d00a      	beq.n	800c8c4 <prvDeleteTCB+0x60>
	__asm volatile
 800c8ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8b2:	f383 8811 	msr	BASEPRI, r3
 800c8b6:	f3bf 8f6f 	isb	sy
 800c8ba:	f3bf 8f4f 	dsb	sy
 800c8be:	60fb      	str	r3, [r7, #12]
}
 800c8c0:	bf00      	nop
 800c8c2:	e7fe      	b.n	800c8c2 <prvDeleteTCB+0x5e>
	}
 800c8c4:	bf00      	nop
 800c8c6:	3710      	adds	r7, #16
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}

0800c8cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b083      	sub	sp, #12
 800c8d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c8d2:	4b0c      	ldr	r3, [pc, #48]	; (800c904 <prvResetNextTaskUnblockTime+0x38>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d104      	bne.n	800c8e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c8dc:	4b0a      	ldr	r3, [pc, #40]	; (800c908 <prvResetNextTaskUnblockTime+0x3c>)
 800c8de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c8e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c8e4:	e008      	b.n	800c8f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8e6:	4b07      	ldr	r3, [pc, #28]	; (800c904 <prvResetNextTaskUnblockTime+0x38>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	68db      	ldr	r3, [r3, #12]
 800c8ec:	68db      	ldr	r3, [r3, #12]
 800c8ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	4a04      	ldr	r2, [pc, #16]	; (800c908 <prvResetNextTaskUnblockTime+0x3c>)
 800c8f6:	6013      	str	r3, [r2, #0]
}
 800c8f8:	bf00      	nop
 800c8fa:	370c      	adds	r7, #12
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr
 800c904:	20001fe4 	.word	0x20001fe4
 800c908:	2000204c 	.word	0x2000204c

0800c90c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c912:	4b0b      	ldr	r3, [pc, #44]	; (800c940 <xTaskGetSchedulerState+0x34>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d102      	bne.n	800c920 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c91a:	2301      	movs	r3, #1
 800c91c:	607b      	str	r3, [r7, #4]
 800c91e:	e008      	b.n	800c932 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c920:	4b08      	ldr	r3, [pc, #32]	; (800c944 <xTaskGetSchedulerState+0x38>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d102      	bne.n	800c92e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c928:	2302      	movs	r3, #2
 800c92a:	607b      	str	r3, [r7, #4]
 800c92c:	e001      	b.n	800c932 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c92e:	2300      	movs	r3, #0
 800c930:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c932:	687b      	ldr	r3, [r7, #4]
	}
 800c934:	4618      	mov	r0, r3
 800c936:	370c      	adds	r7, #12
 800c938:	46bd      	mov	sp, r7
 800c93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93e:	4770      	bx	lr
 800c940:	20002038 	.word	0x20002038
 800c944:	20002054 	.word	0x20002054

0800c948 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c954:	2300      	movs	r3, #0
 800c956:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d05e      	beq.n	800ca1c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c962:	4b31      	ldr	r3, [pc, #196]	; (800ca28 <xTaskPriorityInherit+0xe0>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c968:	429a      	cmp	r2, r3
 800c96a:	d24e      	bcs.n	800ca0a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c96c:	68bb      	ldr	r3, [r7, #8]
 800c96e:	699b      	ldr	r3, [r3, #24]
 800c970:	2b00      	cmp	r3, #0
 800c972:	db06      	blt.n	800c982 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c974:	4b2c      	ldr	r3, [pc, #176]	; (800ca28 <xTaskPriorityInherit+0xe0>)
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c97a:	f1c3 0207 	rsb	r2, r3, #7
 800c97e:	68bb      	ldr	r3, [r7, #8]
 800c980:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	6959      	ldr	r1, [r3, #20]
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c98a:	4613      	mov	r3, r2
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	4413      	add	r3, r2
 800c990:	009b      	lsls	r3, r3, #2
 800c992:	4a26      	ldr	r2, [pc, #152]	; (800ca2c <xTaskPriorityInherit+0xe4>)
 800c994:	4413      	add	r3, r2
 800c996:	4299      	cmp	r1, r3
 800c998:	d12f      	bne.n	800c9fa <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	3304      	adds	r3, #4
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f7fe fbd1 	bl	800b146 <uxListRemove>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d10a      	bne.n	800c9c0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	fa02 f303 	lsl.w	r3, r2, r3
 800c9b4:	43da      	mvns	r2, r3
 800c9b6:	4b1e      	ldr	r3, [pc, #120]	; (800ca30 <xTaskPriorityInherit+0xe8>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	4a1c      	ldr	r2, [pc, #112]	; (800ca30 <xTaskPriorityInherit+0xe8>)
 800c9be:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c9c0:	4b19      	ldr	r3, [pc, #100]	; (800ca28 <xTaskPriorityInherit+0xe0>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	409a      	lsls	r2, r3
 800c9d2:	4b17      	ldr	r3, [pc, #92]	; (800ca30 <xTaskPriorityInherit+0xe8>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4313      	orrs	r3, r2
 800c9d8:	4a15      	ldr	r2, [pc, #84]	; (800ca30 <xTaskPriorityInherit+0xe8>)
 800c9da:	6013      	str	r3, [r2, #0]
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9e0:	4613      	mov	r3, r2
 800c9e2:	009b      	lsls	r3, r3, #2
 800c9e4:	4413      	add	r3, r2
 800c9e6:	009b      	lsls	r3, r3, #2
 800c9e8:	4a10      	ldr	r2, [pc, #64]	; (800ca2c <xTaskPriorityInherit+0xe4>)
 800c9ea:	441a      	add	r2, r3
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	3304      	adds	r3, #4
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	4610      	mov	r0, r2
 800c9f4:	f7fe fb4a 	bl	800b08c <vListInsertEnd>
 800c9f8:	e004      	b.n	800ca04 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c9fa:	4b0b      	ldr	r3, [pc, #44]	; (800ca28 <xTaskPriorityInherit+0xe0>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ca04:	2301      	movs	r3, #1
 800ca06:	60fb      	str	r3, [r7, #12]
 800ca08:	e008      	b.n	800ca1c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca0e:	4b06      	ldr	r3, [pc, #24]	; (800ca28 <xTaskPriorityInherit+0xe0>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d201      	bcs.n	800ca1c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ca18:	2301      	movs	r3, #1
 800ca1a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
	}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3710      	adds	r7, #16
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	20001f2c 	.word	0x20001f2c
 800ca2c:	20001f30 	.word	0x20001f30
 800ca30:	20002034 	.word	0x20002034

0800ca34 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b086      	sub	sp, #24
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ca40:	2300      	movs	r3, #0
 800ca42:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d06e      	beq.n	800cb28 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ca4a:	4b3a      	ldr	r3, [pc, #232]	; (800cb34 <xTaskPriorityDisinherit+0x100>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	693a      	ldr	r2, [r7, #16]
 800ca50:	429a      	cmp	r2, r3
 800ca52:	d00a      	beq.n	800ca6a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ca54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca58:	f383 8811 	msr	BASEPRI, r3
 800ca5c:	f3bf 8f6f 	isb	sy
 800ca60:	f3bf 8f4f 	dsb	sy
 800ca64:	60fb      	str	r3, [r7, #12]
}
 800ca66:	bf00      	nop
 800ca68:	e7fe      	b.n	800ca68 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d10a      	bne.n	800ca88 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ca72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca76:	f383 8811 	msr	BASEPRI, r3
 800ca7a:	f3bf 8f6f 	isb	sy
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	60bb      	str	r3, [r7, #8]
}
 800ca84:	bf00      	nop
 800ca86:	e7fe      	b.n	800ca86 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca8c:	1e5a      	subs	r2, r3, #1
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca96:	693b      	ldr	r3, [r7, #16]
 800ca98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca9a:	429a      	cmp	r2, r3
 800ca9c:	d044      	beq.n	800cb28 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d140      	bne.n	800cb28 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800caa6:	693b      	ldr	r3, [r7, #16]
 800caa8:	3304      	adds	r3, #4
 800caaa:	4618      	mov	r0, r3
 800caac:	f7fe fb4b 	bl	800b146 <uxListRemove>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d115      	bne.n	800cae2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caba:	491f      	ldr	r1, [pc, #124]	; (800cb38 <xTaskPriorityDisinherit+0x104>)
 800cabc:	4613      	mov	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4413      	add	r3, r2
 800cac2:	009b      	lsls	r3, r3, #2
 800cac4:	440b      	add	r3, r1
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d10a      	bne.n	800cae2 <xTaskPriorityDisinherit+0xae>
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cad0:	2201      	movs	r2, #1
 800cad2:	fa02 f303 	lsl.w	r3, r2, r3
 800cad6:	43da      	mvns	r2, r3
 800cad8:	4b18      	ldr	r3, [pc, #96]	; (800cb3c <xTaskPriorityDisinherit+0x108>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4013      	ands	r3, r2
 800cade:	4a17      	ldr	r2, [pc, #92]	; (800cb3c <xTaskPriorityDisinherit+0x108>)
 800cae0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caee:	f1c3 0207 	rsb	r2, r3, #7
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800caf6:	693b      	ldr	r3, [r7, #16]
 800caf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cafa:	2201      	movs	r2, #1
 800cafc:	409a      	lsls	r2, r3
 800cafe:	4b0f      	ldr	r3, [pc, #60]	; (800cb3c <xTaskPriorityDisinherit+0x108>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	4313      	orrs	r3, r2
 800cb04:	4a0d      	ldr	r2, [pc, #52]	; (800cb3c <xTaskPriorityDisinherit+0x108>)
 800cb06:	6013      	str	r3, [r2, #0]
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb0c:	4613      	mov	r3, r2
 800cb0e:	009b      	lsls	r3, r3, #2
 800cb10:	4413      	add	r3, r2
 800cb12:	009b      	lsls	r3, r3, #2
 800cb14:	4a08      	ldr	r2, [pc, #32]	; (800cb38 <xTaskPriorityDisinherit+0x104>)
 800cb16:	441a      	add	r2, r3
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	3304      	adds	r3, #4
 800cb1c:	4619      	mov	r1, r3
 800cb1e:	4610      	mov	r0, r2
 800cb20:	f7fe fab4 	bl	800b08c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cb24:	2301      	movs	r3, #1
 800cb26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cb28:	697b      	ldr	r3, [r7, #20]
	}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3718      	adds	r7, #24
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	bf00      	nop
 800cb34:	20001f2c 	.word	0x20001f2c
 800cb38:	20001f30 	.word	0x20001f30
 800cb3c:	20002034 	.word	0x20002034

0800cb40 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b088      	sub	sp, #32
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
 800cb48:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d077      	beq.n	800cc48 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cb58:	69bb      	ldr	r3, [r7, #24]
 800cb5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d10a      	bne.n	800cb76 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800cb60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb64:	f383 8811 	msr	BASEPRI, r3
 800cb68:	f3bf 8f6f 	isb	sy
 800cb6c:	f3bf 8f4f 	dsb	sy
 800cb70:	60fb      	str	r3, [r7, #12]
}
 800cb72:	bf00      	nop
 800cb74:	e7fe      	b.n	800cb74 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb7a:	683a      	ldr	r2, [r7, #0]
 800cb7c:	429a      	cmp	r2, r3
 800cb7e:	d902      	bls.n	800cb86 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	61fb      	str	r3, [r7, #28]
 800cb84:	e002      	b.n	800cb8c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cb86:	69bb      	ldr	r3, [r7, #24]
 800cb88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb8a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cb8c:	69bb      	ldr	r3, [r7, #24]
 800cb8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb90:	69fa      	ldr	r2, [r7, #28]
 800cb92:	429a      	cmp	r2, r3
 800cb94:	d058      	beq.n	800cc48 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cb96:	69bb      	ldr	r3, [r7, #24]
 800cb98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb9a:	697a      	ldr	r2, [r7, #20]
 800cb9c:	429a      	cmp	r2, r3
 800cb9e:	d153      	bne.n	800cc48 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cba0:	4b2b      	ldr	r3, [pc, #172]	; (800cc50 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	69ba      	ldr	r2, [r7, #24]
 800cba6:	429a      	cmp	r2, r3
 800cba8:	d10a      	bne.n	800cbc0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800cbaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbae:	f383 8811 	msr	BASEPRI, r3
 800cbb2:	f3bf 8f6f 	isb	sy
 800cbb6:	f3bf 8f4f 	dsb	sy
 800cbba:	60bb      	str	r3, [r7, #8]
}
 800cbbc:	bf00      	nop
 800cbbe:	e7fe      	b.n	800cbbe <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cbc0:	69bb      	ldr	r3, [r7, #24]
 800cbc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbc4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	69fa      	ldr	r2, [r7, #28]
 800cbca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cbcc:	69bb      	ldr	r3, [r7, #24]
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	db04      	blt.n	800cbde <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbd4:	69fb      	ldr	r3, [r7, #28]
 800cbd6:	f1c3 0207 	rsb	r2, r3, #7
 800cbda:	69bb      	ldr	r3, [r7, #24]
 800cbdc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cbde:	69bb      	ldr	r3, [r7, #24]
 800cbe0:	6959      	ldr	r1, [r3, #20]
 800cbe2:	693a      	ldr	r2, [r7, #16]
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	4413      	add	r3, r2
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	4a19      	ldr	r2, [pc, #100]	; (800cc54 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cbee:	4413      	add	r3, r2
 800cbf0:	4299      	cmp	r1, r3
 800cbf2:	d129      	bne.n	800cc48 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbf4:	69bb      	ldr	r3, [r7, #24]
 800cbf6:	3304      	adds	r3, #4
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f7fe faa4 	bl	800b146 <uxListRemove>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d10a      	bne.n	800cc1a <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800cc04:	69bb      	ldr	r3, [r7, #24]
 800cc06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc08:	2201      	movs	r2, #1
 800cc0a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc0e:	43da      	mvns	r2, r3
 800cc10:	4b11      	ldr	r3, [pc, #68]	; (800cc58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4013      	ands	r3, r2
 800cc16:	4a10      	ldr	r2, [pc, #64]	; (800cc58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cc18:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800cc1a:	69bb      	ldr	r3, [r7, #24]
 800cc1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc1e:	2201      	movs	r2, #1
 800cc20:	409a      	lsls	r2, r3
 800cc22:	4b0d      	ldr	r3, [pc, #52]	; (800cc58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	4313      	orrs	r3, r2
 800cc28:	4a0b      	ldr	r2, [pc, #44]	; (800cc58 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800cc2a:	6013      	str	r3, [r2, #0]
 800cc2c:	69bb      	ldr	r3, [r7, #24]
 800cc2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc30:	4613      	mov	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	4413      	add	r3, r2
 800cc36:	009b      	lsls	r3, r3, #2
 800cc38:	4a06      	ldr	r2, [pc, #24]	; (800cc54 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800cc3a:	441a      	add	r2, r3
 800cc3c:	69bb      	ldr	r3, [r7, #24]
 800cc3e:	3304      	adds	r3, #4
 800cc40:	4619      	mov	r1, r3
 800cc42:	4610      	mov	r0, r2
 800cc44:	f7fe fa22 	bl	800b08c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cc48:	bf00      	nop
 800cc4a:	3720      	adds	r7, #32
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	20001f2c 	.word	0x20001f2c
 800cc54:	20001f30 	.word	0x20001f30
 800cc58:	20002034 	.word	0x20002034

0800cc5c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cc5c:	b480      	push	{r7}
 800cc5e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cc60:	4b07      	ldr	r3, [pc, #28]	; (800cc80 <pvTaskIncrementMutexHeldCount+0x24>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d004      	beq.n	800cc72 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cc68:	4b05      	ldr	r3, [pc, #20]	; (800cc80 <pvTaskIncrementMutexHeldCount+0x24>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cc6e:	3201      	adds	r2, #1
 800cc70:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800cc72:	4b03      	ldr	r3, [pc, #12]	; (800cc80 <pvTaskIncrementMutexHeldCount+0x24>)
 800cc74:	681b      	ldr	r3, [r3, #0]
	}
 800cc76:	4618      	mov	r0, r3
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7e:	4770      	bx	lr
 800cc80:	20001f2c 	.word	0x20001f2c

0800cc84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cc8e:	4b29      	ldr	r3, [pc, #164]	; (800cd34 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc94:	4b28      	ldr	r3, [pc, #160]	; (800cd38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	3304      	adds	r3, #4
 800cc9a:	4618      	mov	r0, r3
 800cc9c:	f7fe fa53 	bl	800b146 <uxListRemove>
 800cca0:	4603      	mov	r3, r0
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d10b      	bne.n	800ccbe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800cca6:	4b24      	ldr	r3, [pc, #144]	; (800cd38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccac:	2201      	movs	r2, #1
 800ccae:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb2:	43da      	mvns	r2, r3
 800ccb4:	4b21      	ldr	r3, [pc, #132]	; (800cd3c <prvAddCurrentTaskToDelayedList+0xb8>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4013      	ands	r3, r2
 800ccba:	4a20      	ldr	r2, [pc, #128]	; (800cd3c <prvAddCurrentTaskToDelayedList+0xb8>)
 800ccbc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ccc4:	d10a      	bne.n	800ccdc <prvAddCurrentTaskToDelayedList+0x58>
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d007      	beq.n	800ccdc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cccc:	4b1a      	ldr	r3, [pc, #104]	; (800cd38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	3304      	adds	r3, #4
 800ccd2:	4619      	mov	r1, r3
 800ccd4:	481a      	ldr	r0, [pc, #104]	; (800cd40 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ccd6:	f7fe f9d9 	bl	800b08c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ccda:	e026      	b.n	800cd2a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ccdc:	68fa      	ldr	r2, [r7, #12]
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	4413      	add	r3, r2
 800cce2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cce4:	4b14      	ldr	r3, [pc, #80]	; (800cd38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68ba      	ldr	r2, [r7, #8]
 800ccea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ccec:	68ba      	ldr	r2, [r7, #8]
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d209      	bcs.n	800cd08 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ccf4:	4b13      	ldr	r3, [pc, #76]	; (800cd44 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ccf6:	681a      	ldr	r2, [r3, #0]
 800ccf8:	4b0f      	ldr	r3, [pc, #60]	; (800cd38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	3304      	adds	r3, #4
 800ccfe:	4619      	mov	r1, r3
 800cd00:	4610      	mov	r0, r2
 800cd02:	f7fe f9e7 	bl	800b0d4 <vListInsert>
}
 800cd06:	e010      	b.n	800cd2a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd08:	4b0f      	ldr	r3, [pc, #60]	; (800cd48 <prvAddCurrentTaskToDelayedList+0xc4>)
 800cd0a:	681a      	ldr	r2, [r3, #0]
 800cd0c:	4b0a      	ldr	r3, [pc, #40]	; (800cd38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	3304      	adds	r3, #4
 800cd12:	4619      	mov	r1, r3
 800cd14:	4610      	mov	r0, r2
 800cd16:	f7fe f9dd 	bl	800b0d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cd1a:	4b0c      	ldr	r3, [pc, #48]	; (800cd4c <prvAddCurrentTaskToDelayedList+0xc8>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	68ba      	ldr	r2, [r7, #8]
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d202      	bcs.n	800cd2a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cd24:	4a09      	ldr	r2, [pc, #36]	; (800cd4c <prvAddCurrentTaskToDelayedList+0xc8>)
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	6013      	str	r3, [r2, #0]
}
 800cd2a:	bf00      	nop
 800cd2c:	3710      	adds	r7, #16
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	20002030 	.word	0x20002030
 800cd38:	20001f2c 	.word	0x20001f2c
 800cd3c:	20002034 	.word	0x20002034
 800cd40:	20002018 	.word	0x20002018
 800cd44:	20001fe8 	.word	0x20001fe8
 800cd48:	20001fe4 	.word	0x20001fe4
 800cd4c:	2000204c 	.word	0x2000204c

0800cd50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cd50:	b480      	push	{r7}
 800cd52:	b085      	sub	sp, #20
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	60f8      	str	r0, [r7, #12]
 800cd58:	60b9      	str	r1, [r7, #8]
 800cd5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	3b04      	subs	r3, #4
 800cd60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cd68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	3b04      	subs	r3, #4
 800cd6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	f023 0201 	bic.w	r2, r3, #1
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	3b04      	subs	r3, #4
 800cd7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cd80:	4a0c      	ldr	r2, [pc, #48]	; (800cdb4 <pxPortInitialiseStack+0x64>)
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	3b14      	subs	r3, #20
 800cd8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cd8c:	687a      	ldr	r2, [r7, #4]
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	3b04      	subs	r3, #4
 800cd96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	f06f 0202 	mvn.w	r2, #2
 800cd9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	3b20      	subs	r3, #32
 800cda4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cda6:	68fb      	ldr	r3, [r7, #12]
}
 800cda8:	4618      	mov	r0, r3
 800cdaa:	3714      	adds	r7, #20
 800cdac:	46bd      	mov	sp, r7
 800cdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb2:	4770      	bx	lr
 800cdb4:	0800cdb9 	.word	0x0800cdb9

0800cdb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cdb8:	b480      	push	{r7}
 800cdba:	b085      	sub	sp, #20
 800cdbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cdc2:	4b12      	ldr	r3, [pc, #72]	; (800ce0c <prvTaskExitError+0x54>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cdca:	d00a      	beq.n	800cde2 <prvTaskExitError+0x2a>
	__asm volatile
 800cdcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd0:	f383 8811 	msr	BASEPRI, r3
 800cdd4:	f3bf 8f6f 	isb	sy
 800cdd8:	f3bf 8f4f 	dsb	sy
 800cddc:	60fb      	str	r3, [r7, #12]
}
 800cdde:	bf00      	nop
 800cde0:	e7fe      	b.n	800cde0 <prvTaskExitError+0x28>
	__asm volatile
 800cde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde6:	f383 8811 	msr	BASEPRI, r3
 800cdea:	f3bf 8f6f 	isb	sy
 800cdee:	f3bf 8f4f 	dsb	sy
 800cdf2:	60bb      	str	r3, [r7, #8]
}
 800cdf4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cdf6:	bf00      	nop
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d0fc      	beq.n	800cdf8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cdfe:	bf00      	nop
 800ce00:	bf00      	nop
 800ce02:	3714      	adds	r7, #20
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr
 800ce0c:	20000028 	.word	0x20000028

0800ce10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ce10:	4b07      	ldr	r3, [pc, #28]	; (800ce30 <pxCurrentTCBConst2>)
 800ce12:	6819      	ldr	r1, [r3, #0]
 800ce14:	6808      	ldr	r0, [r1, #0]
 800ce16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce1a:	f380 8809 	msr	PSP, r0
 800ce1e:	f3bf 8f6f 	isb	sy
 800ce22:	f04f 0000 	mov.w	r0, #0
 800ce26:	f380 8811 	msr	BASEPRI, r0
 800ce2a:	4770      	bx	lr
 800ce2c:	f3af 8000 	nop.w

0800ce30 <pxCurrentTCBConst2>:
 800ce30:	20001f2c 	.word	0x20001f2c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ce34:	bf00      	nop
 800ce36:	bf00      	nop

0800ce38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ce38:	4808      	ldr	r0, [pc, #32]	; (800ce5c <prvPortStartFirstTask+0x24>)
 800ce3a:	6800      	ldr	r0, [r0, #0]
 800ce3c:	6800      	ldr	r0, [r0, #0]
 800ce3e:	f380 8808 	msr	MSP, r0
 800ce42:	f04f 0000 	mov.w	r0, #0
 800ce46:	f380 8814 	msr	CONTROL, r0
 800ce4a:	b662      	cpsie	i
 800ce4c:	b661      	cpsie	f
 800ce4e:	f3bf 8f4f 	dsb	sy
 800ce52:	f3bf 8f6f 	isb	sy
 800ce56:	df00      	svc	0
 800ce58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ce5a:	bf00      	nop
 800ce5c:	e000ed08 	.word	0xe000ed08

0800ce60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b086      	sub	sp, #24
 800ce64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ce66:	4b46      	ldr	r3, [pc, #280]	; (800cf80 <xPortStartScheduler+0x120>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a46      	ldr	r2, [pc, #280]	; (800cf84 <xPortStartScheduler+0x124>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d10a      	bne.n	800ce86 <xPortStartScheduler+0x26>
	__asm volatile
 800ce70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce74:	f383 8811 	msr	BASEPRI, r3
 800ce78:	f3bf 8f6f 	isb	sy
 800ce7c:	f3bf 8f4f 	dsb	sy
 800ce80:	613b      	str	r3, [r7, #16]
}
 800ce82:	bf00      	nop
 800ce84:	e7fe      	b.n	800ce84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ce86:	4b3e      	ldr	r3, [pc, #248]	; (800cf80 <xPortStartScheduler+0x120>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	4a3f      	ldr	r2, [pc, #252]	; (800cf88 <xPortStartScheduler+0x128>)
 800ce8c:	4293      	cmp	r3, r2
 800ce8e:	d10a      	bne.n	800cea6 <xPortStartScheduler+0x46>
	__asm volatile
 800ce90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce94:	f383 8811 	msr	BASEPRI, r3
 800ce98:	f3bf 8f6f 	isb	sy
 800ce9c:	f3bf 8f4f 	dsb	sy
 800cea0:	60fb      	str	r3, [r7, #12]
}
 800cea2:	bf00      	nop
 800cea4:	e7fe      	b.n	800cea4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cea6:	4b39      	ldr	r3, [pc, #228]	; (800cf8c <xPortStartScheduler+0x12c>)
 800cea8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	b2db      	uxtb	r3, r3
 800ceb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ceb2:	697b      	ldr	r3, [r7, #20]
 800ceb4:	22ff      	movs	r2, #255	; 0xff
 800ceb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ceb8:	697b      	ldr	r3, [r7, #20]
 800ceba:	781b      	ldrb	r3, [r3, #0]
 800cebc:	b2db      	uxtb	r3, r3
 800cebe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cec0:	78fb      	ldrb	r3, [r7, #3]
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cec8:	b2da      	uxtb	r2, r3
 800ceca:	4b31      	ldr	r3, [pc, #196]	; (800cf90 <xPortStartScheduler+0x130>)
 800cecc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cece:	4b31      	ldr	r3, [pc, #196]	; (800cf94 <xPortStartScheduler+0x134>)
 800ced0:	2207      	movs	r2, #7
 800ced2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ced4:	e009      	b.n	800ceea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ced6:	4b2f      	ldr	r3, [pc, #188]	; (800cf94 <xPortStartScheduler+0x134>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	3b01      	subs	r3, #1
 800cedc:	4a2d      	ldr	r2, [pc, #180]	; (800cf94 <xPortStartScheduler+0x134>)
 800cede:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cee0:	78fb      	ldrb	r3, [r7, #3]
 800cee2:	b2db      	uxtb	r3, r3
 800cee4:	005b      	lsls	r3, r3, #1
 800cee6:	b2db      	uxtb	r3, r3
 800cee8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ceea:	78fb      	ldrb	r3, [r7, #3]
 800ceec:	b2db      	uxtb	r3, r3
 800ceee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cef2:	2b80      	cmp	r3, #128	; 0x80
 800cef4:	d0ef      	beq.n	800ced6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cef6:	4b27      	ldr	r3, [pc, #156]	; (800cf94 <xPortStartScheduler+0x134>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	f1c3 0307 	rsb	r3, r3, #7
 800cefe:	2b04      	cmp	r3, #4
 800cf00:	d00a      	beq.n	800cf18 <xPortStartScheduler+0xb8>
	__asm volatile
 800cf02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf06:	f383 8811 	msr	BASEPRI, r3
 800cf0a:	f3bf 8f6f 	isb	sy
 800cf0e:	f3bf 8f4f 	dsb	sy
 800cf12:	60bb      	str	r3, [r7, #8]
}
 800cf14:	bf00      	nop
 800cf16:	e7fe      	b.n	800cf16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cf18:	4b1e      	ldr	r3, [pc, #120]	; (800cf94 <xPortStartScheduler+0x134>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	021b      	lsls	r3, r3, #8
 800cf1e:	4a1d      	ldr	r2, [pc, #116]	; (800cf94 <xPortStartScheduler+0x134>)
 800cf20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cf22:	4b1c      	ldr	r3, [pc, #112]	; (800cf94 <xPortStartScheduler+0x134>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cf2a:	4a1a      	ldr	r2, [pc, #104]	; (800cf94 <xPortStartScheduler+0x134>)
 800cf2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	b2da      	uxtb	r2, r3
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cf36:	4b18      	ldr	r3, [pc, #96]	; (800cf98 <xPortStartScheduler+0x138>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	4a17      	ldr	r2, [pc, #92]	; (800cf98 <xPortStartScheduler+0x138>)
 800cf3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cf40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cf42:	4b15      	ldr	r3, [pc, #84]	; (800cf98 <xPortStartScheduler+0x138>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4a14      	ldr	r2, [pc, #80]	; (800cf98 <xPortStartScheduler+0x138>)
 800cf48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cf4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf4e:	f000 f8dd 	bl	800d10c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf52:	4b12      	ldr	r3, [pc, #72]	; (800cf9c <xPortStartScheduler+0x13c>)
 800cf54:	2200      	movs	r2, #0
 800cf56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cf58:	f000 f8fc 	bl	800d154 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cf5c:	4b10      	ldr	r3, [pc, #64]	; (800cfa0 <xPortStartScheduler+0x140>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	4a0f      	ldr	r2, [pc, #60]	; (800cfa0 <xPortStartScheduler+0x140>)
 800cf62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cf66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cf68:	f7ff ff66 	bl	800ce38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cf6c:	f7ff fa88 	bl	800c480 <vTaskSwitchContext>
	prvTaskExitError();
 800cf70:	f7ff ff22 	bl	800cdb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cf74:	2300      	movs	r3, #0
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	3718      	adds	r7, #24
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
 800cf7e:	bf00      	nop
 800cf80:	e000ed00 	.word	0xe000ed00
 800cf84:	410fc271 	.word	0x410fc271
 800cf88:	410fc270 	.word	0x410fc270
 800cf8c:	e000e400 	.word	0xe000e400
 800cf90:	20002058 	.word	0x20002058
 800cf94:	2000205c 	.word	0x2000205c
 800cf98:	e000ed20 	.word	0xe000ed20
 800cf9c:	20000028 	.word	0x20000028
 800cfa0:	e000ef34 	.word	0xe000ef34

0800cfa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
	__asm volatile
 800cfaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfae:	f383 8811 	msr	BASEPRI, r3
 800cfb2:	f3bf 8f6f 	isb	sy
 800cfb6:	f3bf 8f4f 	dsb	sy
 800cfba:	607b      	str	r3, [r7, #4]
}
 800cfbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cfbe:	4b0f      	ldr	r3, [pc, #60]	; (800cffc <vPortEnterCritical+0x58>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	4a0d      	ldr	r2, [pc, #52]	; (800cffc <vPortEnterCritical+0x58>)
 800cfc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cfc8:	4b0c      	ldr	r3, [pc, #48]	; (800cffc <vPortEnterCritical+0x58>)
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d10f      	bne.n	800cff0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cfd0:	4b0b      	ldr	r3, [pc, #44]	; (800d000 <vPortEnterCritical+0x5c>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	b2db      	uxtb	r3, r3
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d00a      	beq.n	800cff0 <vPortEnterCritical+0x4c>
	__asm volatile
 800cfda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfde:	f383 8811 	msr	BASEPRI, r3
 800cfe2:	f3bf 8f6f 	isb	sy
 800cfe6:	f3bf 8f4f 	dsb	sy
 800cfea:	603b      	str	r3, [r7, #0]
}
 800cfec:	bf00      	nop
 800cfee:	e7fe      	b.n	800cfee <vPortEnterCritical+0x4a>
	}
}
 800cff0:	bf00      	nop
 800cff2:	370c      	adds	r7, #12
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr
 800cffc:	20000028 	.word	0x20000028
 800d000:	e000ed04 	.word	0xe000ed04

0800d004 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d004:	b480      	push	{r7}
 800d006:	b083      	sub	sp, #12
 800d008:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d00a:	4b12      	ldr	r3, [pc, #72]	; (800d054 <vPortExitCritical+0x50>)
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d10a      	bne.n	800d028 <vPortExitCritical+0x24>
	__asm volatile
 800d012:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d016:	f383 8811 	msr	BASEPRI, r3
 800d01a:	f3bf 8f6f 	isb	sy
 800d01e:	f3bf 8f4f 	dsb	sy
 800d022:	607b      	str	r3, [r7, #4]
}
 800d024:	bf00      	nop
 800d026:	e7fe      	b.n	800d026 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d028:	4b0a      	ldr	r3, [pc, #40]	; (800d054 <vPortExitCritical+0x50>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	3b01      	subs	r3, #1
 800d02e:	4a09      	ldr	r2, [pc, #36]	; (800d054 <vPortExitCritical+0x50>)
 800d030:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d032:	4b08      	ldr	r3, [pc, #32]	; (800d054 <vPortExitCritical+0x50>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d105      	bne.n	800d046 <vPortExitCritical+0x42>
 800d03a:	2300      	movs	r3, #0
 800d03c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	f383 8811 	msr	BASEPRI, r3
}
 800d044:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d046:	bf00      	nop
 800d048:	370c      	adds	r7, #12
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr
 800d052:	bf00      	nop
 800d054:	20000028 	.word	0x20000028
	...

0800d060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d060:	f3ef 8009 	mrs	r0, PSP
 800d064:	f3bf 8f6f 	isb	sy
 800d068:	4b15      	ldr	r3, [pc, #84]	; (800d0c0 <pxCurrentTCBConst>)
 800d06a:	681a      	ldr	r2, [r3, #0]
 800d06c:	f01e 0f10 	tst.w	lr, #16
 800d070:	bf08      	it	eq
 800d072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d07a:	6010      	str	r0, [r2, #0]
 800d07c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d080:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d084:	f380 8811 	msr	BASEPRI, r0
 800d088:	f3bf 8f4f 	dsb	sy
 800d08c:	f3bf 8f6f 	isb	sy
 800d090:	f7ff f9f6 	bl	800c480 <vTaskSwitchContext>
 800d094:	f04f 0000 	mov.w	r0, #0
 800d098:	f380 8811 	msr	BASEPRI, r0
 800d09c:	bc09      	pop	{r0, r3}
 800d09e:	6819      	ldr	r1, [r3, #0]
 800d0a0:	6808      	ldr	r0, [r1, #0]
 800d0a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a6:	f01e 0f10 	tst.w	lr, #16
 800d0aa:	bf08      	it	eq
 800d0ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d0b0:	f380 8809 	msr	PSP, r0
 800d0b4:	f3bf 8f6f 	isb	sy
 800d0b8:	4770      	bx	lr
 800d0ba:	bf00      	nop
 800d0bc:	f3af 8000 	nop.w

0800d0c0 <pxCurrentTCBConst>:
 800d0c0:	20001f2c 	.word	0x20001f2c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d0c4:	bf00      	nop
 800d0c6:	bf00      	nop

0800d0c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
	__asm volatile
 800d0ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d2:	f383 8811 	msr	BASEPRI, r3
 800d0d6:	f3bf 8f6f 	isb	sy
 800d0da:	f3bf 8f4f 	dsb	sy
 800d0de:	607b      	str	r3, [r7, #4]
}
 800d0e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d0e2:	f7ff f915 	bl	800c310 <xTaskIncrementTick>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d003      	beq.n	800d0f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d0ec:	4b06      	ldr	r3, [pc, #24]	; (800d108 <SysTick_Handler+0x40>)
 800d0ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0f2:	601a      	str	r2, [r3, #0]
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	f383 8811 	msr	BASEPRI, r3
}
 800d0fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d100:	bf00      	nop
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}
 800d108:	e000ed04 	.word	0xe000ed04

0800d10c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d10c:	b480      	push	{r7}
 800d10e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d110:	4b0b      	ldr	r3, [pc, #44]	; (800d140 <vPortSetupTimerInterrupt+0x34>)
 800d112:	2200      	movs	r2, #0
 800d114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d116:	4b0b      	ldr	r3, [pc, #44]	; (800d144 <vPortSetupTimerInterrupt+0x38>)
 800d118:	2200      	movs	r2, #0
 800d11a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d11c:	4b0a      	ldr	r3, [pc, #40]	; (800d148 <vPortSetupTimerInterrupt+0x3c>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4a0a      	ldr	r2, [pc, #40]	; (800d14c <vPortSetupTimerInterrupt+0x40>)
 800d122:	fba2 2303 	umull	r2, r3, r2, r3
 800d126:	099b      	lsrs	r3, r3, #6
 800d128:	4a09      	ldr	r2, [pc, #36]	; (800d150 <vPortSetupTimerInterrupt+0x44>)
 800d12a:	3b01      	subs	r3, #1
 800d12c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d12e:	4b04      	ldr	r3, [pc, #16]	; (800d140 <vPortSetupTimerInterrupt+0x34>)
 800d130:	2207      	movs	r2, #7
 800d132:	601a      	str	r2, [r3, #0]
}
 800d134:	bf00      	nop
 800d136:	46bd      	mov	sp, r7
 800d138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13c:	4770      	bx	lr
 800d13e:	bf00      	nop
 800d140:	e000e010 	.word	0xe000e010
 800d144:	e000e018 	.word	0xe000e018
 800d148:	20000004 	.word	0x20000004
 800d14c:	10624dd3 	.word	0x10624dd3
 800d150:	e000e014 	.word	0xe000e014

0800d154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d154:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d164 <vPortEnableVFP+0x10>
 800d158:	6801      	ldr	r1, [r0, #0]
 800d15a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d15e:	6001      	str	r1, [r0, #0]
 800d160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d162:	bf00      	nop
 800d164:	e000ed88 	.word	0xe000ed88

0800d168 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d168:	b480      	push	{r7}
 800d16a:	b085      	sub	sp, #20
 800d16c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d16e:	f3ef 8305 	mrs	r3, IPSR
 800d172:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	2b0f      	cmp	r3, #15
 800d178:	d914      	bls.n	800d1a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d17a:	4a17      	ldr	r2, [pc, #92]	; (800d1d8 <vPortValidateInterruptPriority+0x70>)
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	4413      	add	r3, r2
 800d180:	781b      	ldrb	r3, [r3, #0]
 800d182:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d184:	4b15      	ldr	r3, [pc, #84]	; (800d1dc <vPortValidateInterruptPriority+0x74>)
 800d186:	781b      	ldrb	r3, [r3, #0]
 800d188:	7afa      	ldrb	r2, [r7, #11]
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d20a      	bcs.n	800d1a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d192:	f383 8811 	msr	BASEPRI, r3
 800d196:	f3bf 8f6f 	isb	sy
 800d19a:	f3bf 8f4f 	dsb	sy
 800d19e:	607b      	str	r3, [r7, #4]
}
 800d1a0:	bf00      	nop
 800d1a2:	e7fe      	b.n	800d1a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d1a4:	4b0e      	ldr	r3, [pc, #56]	; (800d1e0 <vPortValidateInterruptPriority+0x78>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d1ac:	4b0d      	ldr	r3, [pc, #52]	; (800d1e4 <vPortValidateInterruptPriority+0x7c>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	429a      	cmp	r2, r3
 800d1b2:	d90a      	bls.n	800d1ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d1b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b8:	f383 8811 	msr	BASEPRI, r3
 800d1bc:	f3bf 8f6f 	isb	sy
 800d1c0:	f3bf 8f4f 	dsb	sy
 800d1c4:	603b      	str	r3, [r7, #0]
}
 800d1c6:	bf00      	nop
 800d1c8:	e7fe      	b.n	800d1c8 <vPortValidateInterruptPriority+0x60>
	}
 800d1ca:	bf00      	nop
 800d1cc:	3714      	adds	r7, #20
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d4:	4770      	bx	lr
 800d1d6:	bf00      	nop
 800d1d8:	e000e3f0 	.word	0xe000e3f0
 800d1dc:	20002058 	.word	0x20002058
 800d1e0:	e000ed0c 	.word	0xe000ed0c
 800d1e4:	2000205c 	.word	0x2000205c

0800d1e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b08a      	sub	sp, #40	; 0x28
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d1f4:	f7fe ffe2 	bl	800c1bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d1f8:	4b5b      	ldr	r3, [pc, #364]	; (800d368 <pvPortMalloc+0x180>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d101      	bne.n	800d204 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d200:	f000 f920 	bl	800d444 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d204:	4b59      	ldr	r3, [pc, #356]	; (800d36c <pvPortMalloc+0x184>)
 800d206:	681a      	ldr	r2, [r3, #0]
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4013      	ands	r3, r2
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	f040 8093 	bne.w	800d338 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d01d      	beq.n	800d254 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d218:	2208      	movs	r2, #8
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	4413      	add	r3, r2
 800d21e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f003 0307 	and.w	r3, r3, #7
 800d226:	2b00      	cmp	r3, #0
 800d228:	d014      	beq.n	800d254 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f023 0307 	bic.w	r3, r3, #7
 800d230:	3308      	adds	r3, #8
 800d232:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f003 0307 	and.w	r3, r3, #7
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d00a      	beq.n	800d254 <pvPortMalloc+0x6c>
	__asm volatile
 800d23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d242:	f383 8811 	msr	BASEPRI, r3
 800d246:	f3bf 8f6f 	isb	sy
 800d24a:	f3bf 8f4f 	dsb	sy
 800d24e:	617b      	str	r3, [r7, #20]
}
 800d250:	bf00      	nop
 800d252:	e7fe      	b.n	800d252 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d06e      	beq.n	800d338 <pvPortMalloc+0x150>
 800d25a:	4b45      	ldr	r3, [pc, #276]	; (800d370 <pvPortMalloc+0x188>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	687a      	ldr	r2, [r7, #4]
 800d260:	429a      	cmp	r2, r3
 800d262:	d869      	bhi.n	800d338 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d264:	4b43      	ldr	r3, [pc, #268]	; (800d374 <pvPortMalloc+0x18c>)
 800d266:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d268:	4b42      	ldr	r3, [pc, #264]	; (800d374 <pvPortMalloc+0x18c>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d26e:	e004      	b.n	800d27a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d272:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d27c:	685b      	ldr	r3, [r3, #4]
 800d27e:	687a      	ldr	r2, [r7, #4]
 800d280:	429a      	cmp	r2, r3
 800d282:	d903      	bls.n	800d28c <pvPortMalloc+0xa4>
 800d284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d1f1      	bne.n	800d270 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d28c:	4b36      	ldr	r3, [pc, #216]	; (800d368 <pvPortMalloc+0x180>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d292:	429a      	cmp	r2, r3
 800d294:	d050      	beq.n	800d338 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d296:	6a3b      	ldr	r3, [r7, #32]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	2208      	movs	r2, #8
 800d29c:	4413      	add	r3, r2
 800d29e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	6a3b      	ldr	r3, [r7, #32]
 800d2a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2aa:	685a      	ldr	r2, [r3, #4]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	1ad2      	subs	r2, r2, r3
 800d2b0:	2308      	movs	r3, #8
 800d2b2:	005b      	lsls	r3, r3, #1
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d91f      	bls.n	800d2f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d2b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	4413      	add	r3, r2
 800d2be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d2c0:	69bb      	ldr	r3, [r7, #24]
 800d2c2:	f003 0307 	and.w	r3, r3, #7
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d00a      	beq.n	800d2e0 <pvPortMalloc+0xf8>
	__asm volatile
 800d2ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2ce:	f383 8811 	msr	BASEPRI, r3
 800d2d2:	f3bf 8f6f 	isb	sy
 800d2d6:	f3bf 8f4f 	dsb	sy
 800d2da:	613b      	str	r3, [r7, #16]
}
 800d2dc:	bf00      	nop
 800d2de:	e7fe      	b.n	800d2de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2e2:	685a      	ldr	r2, [r3, #4]
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	1ad2      	subs	r2, r2, r3
 800d2e8:	69bb      	ldr	r3, [r7, #24]
 800d2ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d2f2:	69b8      	ldr	r0, [r7, #24]
 800d2f4:	f000 f908 	bl	800d508 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d2f8:	4b1d      	ldr	r3, [pc, #116]	; (800d370 <pvPortMalloc+0x188>)
 800d2fa:	681a      	ldr	r2, [r3, #0]
 800d2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	1ad3      	subs	r3, r2, r3
 800d302:	4a1b      	ldr	r2, [pc, #108]	; (800d370 <pvPortMalloc+0x188>)
 800d304:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d306:	4b1a      	ldr	r3, [pc, #104]	; (800d370 <pvPortMalloc+0x188>)
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	4b1b      	ldr	r3, [pc, #108]	; (800d378 <pvPortMalloc+0x190>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	429a      	cmp	r2, r3
 800d310:	d203      	bcs.n	800d31a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d312:	4b17      	ldr	r3, [pc, #92]	; (800d370 <pvPortMalloc+0x188>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	4a18      	ldr	r2, [pc, #96]	; (800d378 <pvPortMalloc+0x190>)
 800d318:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d31c:	685a      	ldr	r2, [r3, #4]
 800d31e:	4b13      	ldr	r3, [pc, #76]	; (800d36c <pvPortMalloc+0x184>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	431a      	orrs	r2, r3
 800d324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d326:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d32a:	2200      	movs	r2, #0
 800d32c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d32e:	4b13      	ldr	r3, [pc, #76]	; (800d37c <pvPortMalloc+0x194>)
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	3301      	adds	r3, #1
 800d334:	4a11      	ldr	r2, [pc, #68]	; (800d37c <pvPortMalloc+0x194>)
 800d336:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d338:	f7fe ff4e 	bl	800c1d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d33c:	69fb      	ldr	r3, [r7, #28]
 800d33e:	f003 0307 	and.w	r3, r3, #7
 800d342:	2b00      	cmp	r3, #0
 800d344:	d00a      	beq.n	800d35c <pvPortMalloc+0x174>
	__asm volatile
 800d346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d34a:	f383 8811 	msr	BASEPRI, r3
 800d34e:	f3bf 8f6f 	isb	sy
 800d352:	f3bf 8f4f 	dsb	sy
 800d356:	60fb      	str	r3, [r7, #12]
}
 800d358:	bf00      	nop
 800d35a:	e7fe      	b.n	800d35a <pvPortMalloc+0x172>
	return pvReturn;
 800d35c:	69fb      	ldr	r3, [r7, #28]
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3728      	adds	r7, #40	; 0x28
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	20005c68 	.word	0x20005c68
 800d36c:	20005c7c 	.word	0x20005c7c
 800d370:	20005c6c 	.word	0x20005c6c
 800d374:	20005c60 	.word	0x20005c60
 800d378:	20005c70 	.word	0x20005c70
 800d37c:	20005c74 	.word	0x20005c74

0800d380 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b086      	sub	sp, #24
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d04d      	beq.n	800d42e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d392:	2308      	movs	r3, #8
 800d394:	425b      	negs	r3, r3
 800d396:	697a      	ldr	r2, [r7, #20]
 800d398:	4413      	add	r3, r2
 800d39a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d3a0:	693b      	ldr	r3, [r7, #16]
 800d3a2:	685a      	ldr	r2, [r3, #4]
 800d3a4:	4b24      	ldr	r3, [pc, #144]	; (800d438 <vPortFree+0xb8>)
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	4013      	ands	r3, r2
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d10a      	bne.n	800d3c4 <vPortFree+0x44>
	__asm volatile
 800d3ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3b2:	f383 8811 	msr	BASEPRI, r3
 800d3b6:	f3bf 8f6f 	isb	sy
 800d3ba:	f3bf 8f4f 	dsb	sy
 800d3be:	60fb      	str	r3, [r7, #12]
}
 800d3c0:	bf00      	nop
 800d3c2:	e7fe      	b.n	800d3c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d00a      	beq.n	800d3e2 <vPortFree+0x62>
	__asm volatile
 800d3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d0:	f383 8811 	msr	BASEPRI, r3
 800d3d4:	f3bf 8f6f 	isb	sy
 800d3d8:	f3bf 8f4f 	dsb	sy
 800d3dc:	60bb      	str	r3, [r7, #8]
}
 800d3de:	bf00      	nop
 800d3e0:	e7fe      	b.n	800d3e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	685a      	ldr	r2, [r3, #4]
 800d3e6:	4b14      	ldr	r3, [pc, #80]	; (800d438 <vPortFree+0xb8>)
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4013      	ands	r3, r2
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d01e      	beq.n	800d42e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d3f0:	693b      	ldr	r3, [r7, #16]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d11a      	bne.n	800d42e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d3f8:	693b      	ldr	r3, [r7, #16]
 800d3fa:	685a      	ldr	r2, [r3, #4]
 800d3fc:	4b0e      	ldr	r3, [pc, #56]	; (800d438 <vPortFree+0xb8>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	43db      	mvns	r3, r3
 800d402:	401a      	ands	r2, r3
 800d404:	693b      	ldr	r3, [r7, #16]
 800d406:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d408:	f7fe fed8 	bl	800c1bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	685a      	ldr	r2, [r3, #4]
 800d410:	4b0a      	ldr	r3, [pc, #40]	; (800d43c <vPortFree+0xbc>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4413      	add	r3, r2
 800d416:	4a09      	ldr	r2, [pc, #36]	; (800d43c <vPortFree+0xbc>)
 800d418:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d41a:	6938      	ldr	r0, [r7, #16]
 800d41c:	f000 f874 	bl	800d508 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d420:	4b07      	ldr	r3, [pc, #28]	; (800d440 <vPortFree+0xc0>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	3301      	adds	r3, #1
 800d426:	4a06      	ldr	r2, [pc, #24]	; (800d440 <vPortFree+0xc0>)
 800d428:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d42a:	f7fe fed5 	bl	800c1d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d42e:	bf00      	nop
 800d430:	3718      	adds	r7, #24
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	20005c7c 	.word	0x20005c7c
 800d43c:	20005c6c 	.word	0x20005c6c
 800d440:	20005c78 	.word	0x20005c78

0800d444 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d444:	b480      	push	{r7}
 800d446:	b085      	sub	sp, #20
 800d448:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d44a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d44e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d450:	4b27      	ldr	r3, [pc, #156]	; (800d4f0 <prvHeapInit+0xac>)
 800d452:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f003 0307 	and.w	r3, r3, #7
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d00c      	beq.n	800d478 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	3307      	adds	r3, #7
 800d462:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f023 0307 	bic.w	r3, r3, #7
 800d46a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d46c:	68ba      	ldr	r2, [r7, #8]
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	4a1f      	ldr	r2, [pc, #124]	; (800d4f0 <prvHeapInit+0xac>)
 800d474:	4413      	add	r3, r2
 800d476:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d47c:	4a1d      	ldr	r2, [pc, #116]	; (800d4f4 <prvHeapInit+0xb0>)
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d482:	4b1c      	ldr	r3, [pc, #112]	; (800d4f4 <prvHeapInit+0xb0>)
 800d484:	2200      	movs	r2, #0
 800d486:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	68ba      	ldr	r2, [r7, #8]
 800d48c:	4413      	add	r3, r2
 800d48e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d490:	2208      	movs	r2, #8
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	1a9b      	subs	r3, r3, r2
 800d496:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	f023 0307 	bic.w	r3, r3, #7
 800d49e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	4a15      	ldr	r2, [pc, #84]	; (800d4f8 <prvHeapInit+0xb4>)
 800d4a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d4a6:	4b14      	ldr	r3, [pc, #80]	; (800d4f8 <prvHeapInit+0xb4>)
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d4ae:	4b12      	ldr	r3, [pc, #72]	; (800d4f8 <prvHeapInit+0xb4>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	68fa      	ldr	r2, [r7, #12]
 800d4be:	1ad2      	subs	r2, r2, r3
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d4c4:	4b0c      	ldr	r3, [pc, #48]	; (800d4f8 <prvHeapInit+0xb4>)
 800d4c6:	681a      	ldr	r2, [r3, #0]
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	4a0a      	ldr	r2, [pc, #40]	; (800d4fc <prvHeapInit+0xb8>)
 800d4d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	685b      	ldr	r3, [r3, #4]
 800d4d8:	4a09      	ldr	r2, [pc, #36]	; (800d500 <prvHeapInit+0xbc>)
 800d4da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d4dc:	4b09      	ldr	r3, [pc, #36]	; (800d504 <prvHeapInit+0xc0>)
 800d4de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d4e2:	601a      	str	r2, [r3, #0]
}
 800d4e4:	bf00      	nop
 800d4e6:	3714      	adds	r7, #20
 800d4e8:	46bd      	mov	sp, r7
 800d4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ee:	4770      	bx	lr
 800d4f0:	20002060 	.word	0x20002060
 800d4f4:	20005c60 	.word	0x20005c60
 800d4f8:	20005c68 	.word	0x20005c68
 800d4fc:	20005c70 	.word	0x20005c70
 800d500:	20005c6c 	.word	0x20005c6c
 800d504:	20005c7c 	.word	0x20005c7c

0800d508 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d508:	b480      	push	{r7}
 800d50a:	b085      	sub	sp, #20
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d510:	4b28      	ldr	r3, [pc, #160]	; (800d5b4 <prvInsertBlockIntoFreeList+0xac>)
 800d512:	60fb      	str	r3, [r7, #12]
 800d514:	e002      	b.n	800d51c <prvInsertBlockIntoFreeList+0x14>
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	60fb      	str	r3, [r7, #12]
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	687a      	ldr	r2, [r7, #4]
 800d522:	429a      	cmp	r2, r3
 800d524:	d8f7      	bhi.n	800d516 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	685b      	ldr	r3, [r3, #4]
 800d52e:	68ba      	ldr	r2, [r7, #8]
 800d530:	4413      	add	r3, r2
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	429a      	cmp	r2, r3
 800d536:	d108      	bne.n	800d54a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	685a      	ldr	r2, [r3, #4]
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	441a      	add	r2, r3
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	68ba      	ldr	r2, [r7, #8]
 800d554:	441a      	add	r2, r3
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	429a      	cmp	r2, r3
 800d55c:	d118      	bne.n	800d590 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	681a      	ldr	r2, [r3, #0]
 800d562:	4b15      	ldr	r3, [pc, #84]	; (800d5b8 <prvInsertBlockIntoFreeList+0xb0>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	429a      	cmp	r2, r3
 800d568:	d00d      	beq.n	800d586 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	685a      	ldr	r2, [r3, #4]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	685b      	ldr	r3, [r3, #4]
 800d574:	441a      	add	r2, r3
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	681a      	ldr	r2, [r3, #0]
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	601a      	str	r2, [r3, #0]
 800d584:	e008      	b.n	800d598 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d586:	4b0c      	ldr	r3, [pc, #48]	; (800d5b8 <prvInsertBlockIntoFreeList+0xb0>)
 800d588:	681a      	ldr	r2, [r3, #0]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	601a      	str	r2, [r3, #0]
 800d58e:	e003      	b.n	800d598 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	681a      	ldr	r2, [r3, #0]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d598:	68fa      	ldr	r2, [r7, #12]
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	429a      	cmp	r2, r3
 800d59e:	d002      	beq.n	800d5a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	687a      	ldr	r2, [r7, #4]
 800d5a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d5a6:	bf00      	nop
 800d5a8:	3714      	adds	r7, #20
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b0:	4770      	bx	lr
 800d5b2:	bf00      	nop
 800d5b4:	20005c60 	.word	0x20005c60
 800d5b8:	20005c68 	.word	0x20005c68

0800d5bc <__cvt>:
 800d5bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d5c0:	ec55 4b10 	vmov	r4, r5, d0
 800d5c4:	2d00      	cmp	r5, #0
 800d5c6:	460e      	mov	r6, r1
 800d5c8:	4619      	mov	r1, r3
 800d5ca:	462b      	mov	r3, r5
 800d5cc:	bfbb      	ittet	lt
 800d5ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d5d2:	461d      	movlt	r5, r3
 800d5d4:	2300      	movge	r3, #0
 800d5d6:	232d      	movlt	r3, #45	; 0x2d
 800d5d8:	700b      	strb	r3, [r1, #0]
 800d5da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d5e0:	4691      	mov	r9, r2
 800d5e2:	f023 0820 	bic.w	r8, r3, #32
 800d5e6:	bfbc      	itt	lt
 800d5e8:	4622      	movlt	r2, r4
 800d5ea:	4614      	movlt	r4, r2
 800d5ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d5f0:	d005      	beq.n	800d5fe <__cvt+0x42>
 800d5f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d5f6:	d100      	bne.n	800d5fa <__cvt+0x3e>
 800d5f8:	3601      	adds	r6, #1
 800d5fa:	2102      	movs	r1, #2
 800d5fc:	e000      	b.n	800d600 <__cvt+0x44>
 800d5fe:	2103      	movs	r1, #3
 800d600:	ab03      	add	r3, sp, #12
 800d602:	9301      	str	r3, [sp, #4]
 800d604:	ab02      	add	r3, sp, #8
 800d606:	9300      	str	r3, [sp, #0]
 800d608:	ec45 4b10 	vmov	d0, r4, r5
 800d60c:	4653      	mov	r3, sl
 800d60e:	4632      	mov	r2, r6
 800d610:	f000 ff0e 	bl	800e430 <_dtoa_r>
 800d614:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d618:	4607      	mov	r7, r0
 800d61a:	d102      	bne.n	800d622 <__cvt+0x66>
 800d61c:	f019 0f01 	tst.w	r9, #1
 800d620:	d022      	beq.n	800d668 <__cvt+0xac>
 800d622:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d626:	eb07 0906 	add.w	r9, r7, r6
 800d62a:	d110      	bne.n	800d64e <__cvt+0x92>
 800d62c:	783b      	ldrb	r3, [r7, #0]
 800d62e:	2b30      	cmp	r3, #48	; 0x30
 800d630:	d10a      	bne.n	800d648 <__cvt+0x8c>
 800d632:	2200      	movs	r2, #0
 800d634:	2300      	movs	r3, #0
 800d636:	4620      	mov	r0, r4
 800d638:	4629      	mov	r1, r5
 800d63a:	f7f3 fa65 	bl	8000b08 <__aeabi_dcmpeq>
 800d63e:	b918      	cbnz	r0, 800d648 <__cvt+0x8c>
 800d640:	f1c6 0601 	rsb	r6, r6, #1
 800d644:	f8ca 6000 	str.w	r6, [sl]
 800d648:	f8da 3000 	ldr.w	r3, [sl]
 800d64c:	4499      	add	r9, r3
 800d64e:	2200      	movs	r2, #0
 800d650:	2300      	movs	r3, #0
 800d652:	4620      	mov	r0, r4
 800d654:	4629      	mov	r1, r5
 800d656:	f7f3 fa57 	bl	8000b08 <__aeabi_dcmpeq>
 800d65a:	b108      	cbz	r0, 800d660 <__cvt+0xa4>
 800d65c:	f8cd 900c 	str.w	r9, [sp, #12]
 800d660:	2230      	movs	r2, #48	; 0x30
 800d662:	9b03      	ldr	r3, [sp, #12]
 800d664:	454b      	cmp	r3, r9
 800d666:	d307      	bcc.n	800d678 <__cvt+0xbc>
 800d668:	9b03      	ldr	r3, [sp, #12]
 800d66a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d66c:	1bdb      	subs	r3, r3, r7
 800d66e:	4638      	mov	r0, r7
 800d670:	6013      	str	r3, [r2, #0]
 800d672:	b004      	add	sp, #16
 800d674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d678:	1c59      	adds	r1, r3, #1
 800d67a:	9103      	str	r1, [sp, #12]
 800d67c:	701a      	strb	r2, [r3, #0]
 800d67e:	e7f0      	b.n	800d662 <__cvt+0xa6>

0800d680 <__exponent>:
 800d680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d682:	4603      	mov	r3, r0
 800d684:	2900      	cmp	r1, #0
 800d686:	bfb8      	it	lt
 800d688:	4249      	neglt	r1, r1
 800d68a:	f803 2b02 	strb.w	r2, [r3], #2
 800d68e:	bfb4      	ite	lt
 800d690:	222d      	movlt	r2, #45	; 0x2d
 800d692:	222b      	movge	r2, #43	; 0x2b
 800d694:	2909      	cmp	r1, #9
 800d696:	7042      	strb	r2, [r0, #1]
 800d698:	dd2a      	ble.n	800d6f0 <__exponent+0x70>
 800d69a:	f10d 0207 	add.w	r2, sp, #7
 800d69e:	4617      	mov	r7, r2
 800d6a0:	260a      	movs	r6, #10
 800d6a2:	4694      	mov	ip, r2
 800d6a4:	fb91 f5f6 	sdiv	r5, r1, r6
 800d6a8:	fb06 1415 	mls	r4, r6, r5, r1
 800d6ac:	3430      	adds	r4, #48	; 0x30
 800d6ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800d6b2:	460c      	mov	r4, r1
 800d6b4:	2c63      	cmp	r4, #99	; 0x63
 800d6b6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800d6ba:	4629      	mov	r1, r5
 800d6bc:	dcf1      	bgt.n	800d6a2 <__exponent+0x22>
 800d6be:	3130      	adds	r1, #48	; 0x30
 800d6c0:	f1ac 0402 	sub.w	r4, ip, #2
 800d6c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d6c8:	1c41      	adds	r1, r0, #1
 800d6ca:	4622      	mov	r2, r4
 800d6cc:	42ba      	cmp	r2, r7
 800d6ce:	d30a      	bcc.n	800d6e6 <__exponent+0x66>
 800d6d0:	f10d 0209 	add.w	r2, sp, #9
 800d6d4:	eba2 020c 	sub.w	r2, r2, ip
 800d6d8:	42bc      	cmp	r4, r7
 800d6da:	bf88      	it	hi
 800d6dc:	2200      	movhi	r2, #0
 800d6de:	4413      	add	r3, r2
 800d6e0:	1a18      	subs	r0, r3, r0
 800d6e2:	b003      	add	sp, #12
 800d6e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d6ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800d6ee:	e7ed      	b.n	800d6cc <__exponent+0x4c>
 800d6f0:	2330      	movs	r3, #48	; 0x30
 800d6f2:	3130      	adds	r1, #48	; 0x30
 800d6f4:	7083      	strb	r3, [r0, #2]
 800d6f6:	70c1      	strb	r1, [r0, #3]
 800d6f8:	1d03      	adds	r3, r0, #4
 800d6fa:	e7f1      	b.n	800d6e0 <__exponent+0x60>

0800d6fc <_printf_float>:
 800d6fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d700:	ed2d 8b02 	vpush	{d8}
 800d704:	b08d      	sub	sp, #52	; 0x34
 800d706:	460c      	mov	r4, r1
 800d708:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d70c:	4616      	mov	r6, r2
 800d70e:	461f      	mov	r7, r3
 800d710:	4605      	mov	r5, r0
 800d712:	f000 fd29 	bl	800e168 <_localeconv_r>
 800d716:	f8d0 a000 	ldr.w	sl, [r0]
 800d71a:	4650      	mov	r0, sl
 800d71c:	f7f2 fdc8 	bl	80002b0 <strlen>
 800d720:	2300      	movs	r3, #0
 800d722:	930a      	str	r3, [sp, #40]	; 0x28
 800d724:	6823      	ldr	r3, [r4, #0]
 800d726:	9305      	str	r3, [sp, #20]
 800d728:	f8d8 3000 	ldr.w	r3, [r8]
 800d72c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d730:	3307      	adds	r3, #7
 800d732:	f023 0307 	bic.w	r3, r3, #7
 800d736:	f103 0208 	add.w	r2, r3, #8
 800d73a:	f8c8 2000 	str.w	r2, [r8]
 800d73e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d742:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d746:	9307      	str	r3, [sp, #28]
 800d748:	f8cd 8018 	str.w	r8, [sp, #24]
 800d74c:	ee08 0a10 	vmov	s16, r0
 800d750:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800d754:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d758:	4b9e      	ldr	r3, [pc, #632]	; (800d9d4 <_printf_float+0x2d8>)
 800d75a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d75e:	f7f3 fa05 	bl	8000b6c <__aeabi_dcmpun>
 800d762:	bb88      	cbnz	r0, 800d7c8 <_printf_float+0xcc>
 800d764:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d768:	4b9a      	ldr	r3, [pc, #616]	; (800d9d4 <_printf_float+0x2d8>)
 800d76a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d76e:	f7f3 f9df 	bl	8000b30 <__aeabi_dcmple>
 800d772:	bb48      	cbnz	r0, 800d7c8 <_printf_float+0xcc>
 800d774:	2200      	movs	r2, #0
 800d776:	2300      	movs	r3, #0
 800d778:	4640      	mov	r0, r8
 800d77a:	4649      	mov	r1, r9
 800d77c:	f7f3 f9ce 	bl	8000b1c <__aeabi_dcmplt>
 800d780:	b110      	cbz	r0, 800d788 <_printf_float+0x8c>
 800d782:	232d      	movs	r3, #45	; 0x2d
 800d784:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d788:	4a93      	ldr	r2, [pc, #588]	; (800d9d8 <_printf_float+0x2dc>)
 800d78a:	4b94      	ldr	r3, [pc, #592]	; (800d9dc <_printf_float+0x2e0>)
 800d78c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d790:	bf94      	ite	ls
 800d792:	4690      	movls	r8, r2
 800d794:	4698      	movhi	r8, r3
 800d796:	2303      	movs	r3, #3
 800d798:	6123      	str	r3, [r4, #16]
 800d79a:	9b05      	ldr	r3, [sp, #20]
 800d79c:	f023 0304 	bic.w	r3, r3, #4
 800d7a0:	6023      	str	r3, [r4, #0]
 800d7a2:	f04f 0900 	mov.w	r9, #0
 800d7a6:	9700      	str	r7, [sp, #0]
 800d7a8:	4633      	mov	r3, r6
 800d7aa:	aa0b      	add	r2, sp, #44	; 0x2c
 800d7ac:	4621      	mov	r1, r4
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	f000 f9da 	bl	800db68 <_printf_common>
 800d7b4:	3001      	adds	r0, #1
 800d7b6:	f040 8090 	bne.w	800d8da <_printf_float+0x1de>
 800d7ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d7be:	b00d      	add	sp, #52	; 0x34
 800d7c0:	ecbd 8b02 	vpop	{d8}
 800d7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7c8:	4642      	mov	r2, r8
 800d7ca:	464b      	mov	r3, r9
 800d7cc:	4640      	mov	r0, r8
 800d7ce:	4649      	mov	r1, r9
 800d7d0:	f7f3 f9cc 	bl	8000b6c <__aeabi_dcmpun>
 800d7d4:	b140      	cbz	r0, 800d7e8 <_printf_float+0xec>
 800d7d6:	464b      	mov	r3, r9
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	bfbc      	itt	lt
 800d7dc:	232d      	movlt	r3, #45	; 0x2d
 800d7de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d7e2:	4a7f      	ldr	r2, [pc, #508]	; (800d9e0 <_printf_float+0x2e4>)
 800d7e4:	4b7f      	ldr	r3, [pc, #508]	; (800d9e4 <_printf_float+0x2e8>)
 800d7e6:	e7d1      	b.n	800d78c <_printf_float+0x90>
 800d7e8:	6863      	ldr	r3, [r4, #4]
 800d7ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d7ee:	9206      	str	r2, [sp, #24]
 800d7f0:	1c5a      	adds	r2, r3, #1
 800d7f2:	d13f      	bne.n	800d874 <_printf_float+0x178>
 800d7f4:	2306      	movs	r3, #6
 800d7f6:	6063      	str	r3, [r4, #4]
 800d7f8:	9b05      	ldr	r3, [sp, #20]
 800d7fa:	6861      	ldr	r1, [r4, #4]
 800d7fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d800:	2300      	movs	r3, #0
 800d802:	9303      	str	r3, [sp, #12]
 800d804:	ab0a      	add	r3, sp, #40	; 0x28
 800d806:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d80a:	ab09      	add	r3, sp, #36	; 0x24
 800d80c:	ec49 8b10 	vmov	d0, r8, r9
 800d810:	9300      	str	r3, [sp, #0]
 800d812:	6022      	str	r2, [r4, #0]
 800d814:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d818:	4628      	mov	r0, r5
 800d81a:	f7ff fecf 	bl	800d5bc <__cvt>
 800d81e:	9b06      	ldr	r3, [sp, #24]
 800d820:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d822:	2b47      	cmp	r3, #71	; 0x47
 800d824:	4680      	mov	r8, r0
 800d826:	d108      	bne.n	800d83a <_printf_float+0x13e>
 800d828:	1cc8      	adds	r0, r1, #3
 800d82a:	db02      	blt.n	800d832 <_printf_float+0x136>
 800d82c:	6863      	ldr	r3, [r4, #4]
 800d82e:	4299      	cmp	r1, r3
 800d830:	dd41      	ble.n	800d8b6 <_printf_float+0x1ba>
 800d832:	f1ab 0302 	sub.w	r3, fp, #2
 800d836:	fa5f fb83 	uxtb.w	fp, r3
 800d83a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d83e:	d820      	bhi.n	800d882 <_printf_float+0x186>
 800d840:	3901      	subs	r1, #1
 800d842:	465a      	mov	r2, fp
 800d844:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d848:	9109      	str	r1, [sp, #36]	; 0x24
 800d84a:	f7ff ff19 	bl	800d680 <__exponent>
 800d84e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d850:	1813      	adds	r3, r2, r0
 800d852:	2a01      	cmp	r2, #1
 800d854:	4681      	mov	r9, r0
 800d856:	6123      	str	r3, [r4, #16]
 800d858:	dc02      	bgt.n	800d860 <_printf_float+0x164>
 800d85a:	6822      	ldr	r2, [r4, #0]
 800d85c:	07d2      	lsls	r2, r2, #31
 800d85e:	d501      	bpl.n	800d864 <_printf_float+0x168>
 800d860:	3301      	adds	r3, #1
 800d862:	6123      	str	r3, [r4, #16]
 800d864:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d09c      	beq.n	800d7a6 <_printf_float+0xaa>
 800d86c:	232d      	movs	r3, #45	; 0x2d
 800d86e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d872:	e798      	b.n	800d7a6 <_printf_float+0xaa>
 800d874:	9a06      	ldr	r2, [sp, #24]
 800d876:	2a47      	cmp	r2, #71	; 0x47
 800d878:	d1be      	bne.n	800d7f8 <_printf_float+0xfc>
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d1bc      	bne.n	800d7f8 <_printf_float+0xfc>
 800d87e:	2301      	movs	r3, #1
 800d880:	e7b9      	b.n	800d7f6 <_printf_float+0xfa>
 800d882:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d886:	d118      	bne.n	800d8ba <_printf_float+0x1be>
 800d888:	2900      	cmp	r1, #0
 800d88a:	6863      	ldr	r3, [r4, #4]
 800d88c:	dd0b      	ble.n	800d8a6 <_printf_float+0x1aa>
 800d88e:	6121      	str	r1, [r4, #16]
 800d890:	b913      	cbnz	r3, 800d898 <_printf_float+0x19c>
 800d892:	6822      	ldr	r2, [r4, #0]
 800d894:	07d0      	lsls	r0, r2, #31
 800d896:	d502      	bpl.n	800d89e <_printf_float+0x1a2>
 800d898:	3301      	adds	r3, #1
 800d89a:	440b      	add	r3, r1
 800d89c:	6123      	str	r3, [r4, #16]
 800d89e:	65a1      	str	r1, [r4, #88]	; 0x58
 800d8a0:	f04f 0900 	mov.w	r9, #0
 800d8a4:	e7de      	b.n	800d864 <_printf_float+0x168>
 800d8a6:	b913      	cbnz	r3, 800d8ae <_printf_float+0x1b2>
 800d8a8:	6822      	ldr	r2, [r4, #0]
 800d8aa:	07d2      	lsls	r2, r2, #31
 800d8ac:	d501      	bpl.n	800d8b2 <_printf_float+0x1b6>
 800d8ae:	3302      	adds	r3, #2
 800d8b0:	e7f4      	b.n	800d89c <_printf_float+0x1a0>
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	e7f2      	b.n	800d89c <_printf_float+0x1a0>
 800d8b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d8ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8bc:	4299      	cmp	r1, r3
 800d8be:	db05      	blt.n	800d8cc <_printf_float+0x1d0>
 800d8c0:	6823      	ldr	r3, [r4, #0]
 800d8c2:	6121      	str	r1, [r4, #16]
 800d8c4:	07d8      	lsls	r0, r3, #31
 800d8c6:	d5ea      	bpl.n	800d89e <_printf_float+0x1a2>
 800d8c8:	1c4b      	adds	r3, r1, #1
 800d8ca:	e7e7      	b.n	800d89c <_printf_float+0x1a0>
 800d8cc:	2900      	cmp	r1, #0
 800d8ce:	bfd4      	ite	le
 800d8d0:	f1c1 0202 	rsble	r2, r1, #2
 800d8d4:	2201      	movgt	r2, #1
 800d8d6:	4413      	add	r3, r2
 800d8d8:	e7e0      	b.n	800d89c <_printf_float+0x1a0>
 800d8da:	6823      	ldr	r3, [r4, #0]
 800d8dc:	055a      	lsls	r2, r3, #21
 800d8de:	d407      	bmi.n	800d8f0 <_printf_float+0x1f4>
 800d8e0:	6923      	ldr	r3, [r4, #16]
 800d8e2:	4642      	mov	r2, r8
 800d8e4:	4631      	mov	r1, r6
 800d8e6:	4628      	mov	r0, r5
 800d8e8:	47b8      	blx	r7
 800d8ea:	3001      	adds	r0, #1
 800d8ec:	d12c      	bne.n	800d948 <_printf_float+0x24c>
 800d8ee:	e764      	b.n	800d7ba <_printf_float+0xbe>
 800d8f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d8f4:	f240 80e0 	bls.w	800dab8 <_printf_float+0x3bc>
 800d8f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	2300      	movs	r3, #0
 800d900:	f7f3 f902 	bl	8000b08 <__aeabi_dcmpeq>
 800d904:	2800      	cmp	r0, #0
 800d906:	d034      	beq.n	800d972 <_printf_float+0x276>
 800d908:	4a37      	ldr	r2, [pc, #220]	; (800d9e8 <_printf_float+0x2ec>)
 800d90a:	2301      	movs	r3, #1
 800d90c:	4631      	mov	r1, r6
 800d90e:	4628      	mov	r0, r5
 800d910:	47b8      	blx	r7
 800d912:	3001      	adds	r0, #1
 800d914:	f43f af51 	beq.w	800d7ba <_printf_float+0xbe>
 800d918:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d91c:	429a      	cmp	r2, r3
 800d91e:	db02      	blt.n	800d926 <_printf_float+0x22a>
 800d920:	6823      	ldr	r3, [r4, #0]
 800d922:	07d8      	lsls	r0, r3, #31
 800d924:	d510      	bpl.n	800d948 <_printf_float+0x24c>
 800d926:	ee18 3a10 	vmov	r3, s16
 800d92a:	4652      	mov	r2, sl
 800d92c:	4631      	mov	r1, r6
 800d92e:	4628      	mov	r0, r5
 800d930:	47b8      	blx	r7
 800d932:	3001      	adds	r0, #1
 800d934:	f43f af41 	beq.w	800d7ba <_printf_float+0xbe>
 800d938:	f04f 0800 	mov.w	r8, #0
 800d93c:	f104 091a 	add.w	r9, r4, #26
 800d940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d942:	3b01      	subs	r3, #1
 800d944:	4543      	cmp	r3, r8
 800d946:	dc09      	bgt.n	800d95c <_printf_float+0x260>
 800d948:	6823      	ldr	r3, [r4, #0]
 800d94a:	079b      	lsls	r3, r3, #30
 800d94c:	f100 8107 	bmi.w	800db5e <_printf_float+0x462>
 800d950:	68e0      	ldr	r0, [r4, #12]
 800d952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d954:	4298      	cmp	r0, r3
 800d956:	bfb8      	it	lt
 800d958:	4618      	movlt	r0, r3
 800d95a:	e730      	b.n	800d7be <_printf_float+0xc2>
 800d95c:	2301      	movs	r3, #1
 800d95e:	464a      	mov	r2, r9
 800d960:	4631      	mov	r1, r6
 800d962:	4628      	mov	r0, r5
 800d964:	47b8      	blx	r7
 800d966:	3001      	adds	r0, #1
 800d968:	f43f af27 	beq.w	800d7ba <_printf_float+0xbe>
 800d96c:	f108 0801 	add.w	r8, r8, #1
 800d970:	e7e6      	b.n	800d940 <_printf_float+0x244>
 800d972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d974:	2b00      	cmp	r3, #0
 800d976:	dc39      	bgt.n	800d9ec <_printf_float+0x2f0>
 800d978:	4a1b      	ldr	r2, [pc, #108]	; (800d9e8 <_printf_float+0x2ec>)
 800d97a:	2301      	movs	r3, #1
 800d97c:	4631      	mov	r1, r6
 800d97e:	4628      	mov	r0, r5
 800d980:	47b8      	blx	r7
 800d982:	3001      	adds	r0, #1
 800d984:	f43f af19 	beq.w	800d7ba <_printf_float+0xbe>
 800d988:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d98c:	4313      	orrs	r3, r2
 800d98e:	d102      	bne.n	800d996 <_printf_float+0x29a>
 800d990:	6823      	ldr	r3, [r4, #0]
 800d992:	07d9      	lsls	r1, r3, #31
 800d994:	d5d8      	bpl.n	800d948 <_printf_float+0x24c>
 800d996:	ee18 3a10 	vmov	r3, s16
 800d99a:	4652      	mov	r2, sl
 800d99c:	4631      	mov	r1, r6
 800d99e:	4628      	mov	r0, r5
 800d9a0:	47b8      	blx	r7
 800d9a2:	3001      	adds	r0, #1
 800d9a4:	f43f af09 	beq.w	800d7ba <_printf_float+0xbe>
 800d9a8:	f04f 0900 	mov.w	r9, #0
 800d9ac:	f104 0a1a 	add.w	sl, r4, #26
 800d9b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9b2:	425b      	negs	r3, r3
 800d9b4:	454b      	cmp	r3, r9
 800d9b6:	dc01      	bgt.n	800d9bc <_printf_float+0x2c0>
 800d9b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9ba:	e792      	b.n	800d8e2 <_printf_float+0x1e6>
 800d9bc:	2301      	movs	r3, #1
 800d9be:	4652      	mov	r2, sl
 800d9c0:	4631      	mov	r1, r6
 800d9c2:	4628      	mov	r0, r5
 800d9c4:	47b8      	blx	r7
 800d9c6:	3001      	adds	r0, #1
 800d9c8:	f43f aef7 	beq.w	800d7ba <_printf_float+0xbe>
 800d9cc:	f109 0901 	add.w	r9, r9, #1
 800d9d0:	e7ee      	b.n	800d9b0 <_printf_float+0x2b4>
 800d9d2:	bf00      	nop
 800d9d4:	7fefffff 	.word	0x7fefffff
 800d9d8:	080119a4 	.word	0x080119a4
 800d9dc:	080119a8 	.word	0x080119a8
 800d9e0:	080119ac 	.word	0x080119ac
 800d9e4:	080119b0 	.word	0x080119b0
 800d9e8:	080119b4 	.word	0x080119b4
 800d9ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d9ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	bfa8      	it	ge
 800d9f4:	461a      	movge	r2, r3
 800d9f6:	2a00      	cmp	r2, #0
 800d9f8:	4691      	mov	r9, r2
 800d9fa:	dc37      	bgt.n	800da6c <_printf_float+0x370>
 800d9fc:	f04f 0b00 	mov.w	fp, #0
 800da00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da04:	f104 021a 	add.w	r2, r4, #26
 800da08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800da0a:	9305      	str	r3, [sp, #20]
 800da0c:	eba3 0309 	sub.w	r3, r3, r9
 800da10:	455b      	cmp	r3, fp
 800da12:	dc33      	bgt.n	800da7c <_printf_float+0x380>
 800da14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da18:	429a      	cmp	r2, r3
 800da1a:	db3b      	blt.n	800da94 <_printf_float+0x398>
 800da1c:	6823      	ldr	r3, [r4, #0]
 800da1e:	07da      	lsls	r2, r3, #31
 800da20:	d438      	bmi.n	800da94 <_printf_float+0x398>
 800da22:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800da26:	eba2 0903 	sub.w	r9, r2, r3
 800da2a:	9b05      	ldr	r3, [sp, #20]
 800da2c:	1ad2      	subs	r2, r2, r3
 800da2e:	4591      	cmp	r9, r2
 800da30:	bfa8      	it	ge
 800da32:	4691      	movge	r9, r2
 800da34:	f1b9 0f00 	cmp.w	r9, #0
 800da38:	dc35      	bgt.n	800daa6 <_printf_float+0x3aa>
 800da3a:	f04f 0800 	mov.w	r8, #0
 800da3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da42:	f104 0a1a 	add.w	sl, r4, #26
 800da46:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da4a:	1a9b      	subs	r3, r3, r2
 800da4c:	eba3 0309 	sub.w	r3, r3, r9
 800da50:	4543      	cmp	r3, r8
 800da52:	f77f af79 	ble.w	800d948 <_printf_float+0x24c>
 800da56:	2301      	movs	r3, #1
 800da58:	4652      	mov	r2, sl
 800da5a:	4631      	mov	r1, r6
 800da5c:	4628      	mov	r0, r5
 800da5e:	47b8      	blx	r7
 800da60:	3001      	adds	r0, #1
 800da62:	f43f aeaa 	beq.w	800d7ba <_printf_float+0xbe>
 800da66:	f108 0801 	add.w	r8, r8, #1
 800da6a:	e7ec      	b.n	800da46 <_printf_float+0x34a>
 800da6c:	4613      	mov	r3, r2
 800da6e:	4631      	mov	r1, r6
 800da70:	4642      	mov	r2, r8
 800da72:	4628      	mov	r0, r5
 800da74:	47b8      	blx	r7
 800da76:	3001      	adds	r0, #1
 800da78:	d1c0      	bne.n	800d9fc <_printf_float+0x300>
 800da7a:	e69e      	b.n	800d7ba <_printf_float+0xbe>
 800da7c:	2301      	movs	r3, #1
 800da7e:	4631      	mov	r1, r6
 800da80:	4628      	mov	r0, r5
 800da82:	9205      	str	r2, [sp, #20]
 800da84:	47b8      	blx	r7
 800da86:	3001      	adds	r0, #1
 800da88:	f43f ae97 	beq.w	800d7ba <_printf_float+0xbe>
 800da8c:	9a05      	ldr	r2, [sp, #20]
 800da8e:	f10b 0b01 	add.w	fp, fp, #1
 800da92:	e7b9      	b.n	800da08 <_printf_float+0x30c>
 800da94:	ee18 3a10 	vmov	r3, s16
 800da98:	4652      	mov	r2, sl
 800da9a:	4631      	mov	r1, r6
 800da9c:	4628      	mov	r0, r5
 800da9e:	47b8      	blx	r7
 800daa0:	3001      	adds	r0, #1
 800daa2:	d1be      	bne.n	800da22 <_printf_float+0x326>
 800daa4:	e689      	b.n	800d7ba <_printf_float+0xbe>
 800daa6:	9a05      	ldr	r2, [sp, #20]
 800daa8:	464b      	mov	r3, r9
 800daaa:	4442      	add	r2, r8
 800daac:	4631      	mov	r1, r6
 800daae:	4628      	mov	r0, r5
 800dab0:	47b8      	blx	r7
 800dab2:	3001      	adds	r0, #1
 800dab4:	d1c1      	bne.n	800da3a <_printf_float+0x33e>
 800dab6:	e680      	b.n	800d7ba <_printf_float+0xbe>
 800dab8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800daba:	2a01      	cmp	r2, #1
 800dabc:	dc01      	bgt.n	800dac2 <_printf_float+0x3c6>
 800dabe:	07db      	lsls	r3, r3, #31
 800dac0:	d53a      	bpl.n	800db38 <_printf_float+0x43c>
 800dac2:	2301      	movs	r3, #1
 800dac4:	4642      	mov	r2, r8
 800dac6:	4631      	mov	r1, r6
 800dac8:	4628      	mov	r0, r5
 800daca:	47b8      	blx	r7
 800dacc:	3001      	adds	r0, #1
 800dace:	f43f ae74 	beq.w	800d7ba <_printf_float+0xbe>
 800dad2:	ee18 3a10 	vmov	r3, s16
 800dad6:	4652      	mov	r2, sl
 800dad8:	4631      	mov	r1, r6
 800dada:	4628      	mov	r0, r5
 800dadc:	47b8      	blx	r7
 800dade:	3001      	adds	r0, #1
 800dae0:	f43f ae6b 	beq.w	800d7ba <_printf_float+0xbe>
 800dae4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dae8:	2200      	movs	r2, #0
 800daea:	2300      	movs	r3, #0
 800daec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800daf0:	f7f3 f80a 	bl	8000b08 <__aeabi_dcmpeq>
 800daf4:	b9d8      	cbnz	r0, 800db2e <_printf_float+0x432>
 800daf6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800dafa:	f108 0201 	add.w	r2, r8, #1
 800dafe:	4631      	mov	r1, r6
 800db00:	4628      	mov	r0, r5
 800db02:	47b8      	blx	r7
 800db04:	3001      	adds	r0, #1
 800db06:	d10e      	bne.n	800db26 <_printf_float+0x42a>
 800db08:	e657      	b.n	800d7ba <_printf_float+0xbe>
 800db0a:	2301      	movs	r3, #1
 800db0c:	4652      	mov	r2, sl
 800db0e:	4631      	mov	r1, r6
 800db10:	4628      	mov	r0, r5
 800db12:	47b8      	blx	r7
 800db14:	3001      	adds	r0, #1
 800db16:	f43f ae50 	beq.w	800d7ba <_printf_float+0xbe>
 800db1a:	f108 0801 	add.w	r8, r8, #1
 800db1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db20:	3b01      	subs	r3, #1
 800db22:	4543      	cmp	r3, r8
 800db24:	dcf1      	bgt.n	800db0a <_printf_float+0x40e>
 800db26:	464b      	mov	r3, r9
 800db28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800db2c:	e6da      	b.n	800d8e4 <_printf_float+0x1e8>
 800db2e:	f04f 0800 	mov.w	r8, #0
 800db32:	f104 0a1a 	add.w	sl, r4, #26
 800db36:	e7f2      	b.n	800db1e <_printf_float+0x422>
 800db38:	2301      	movs	r3, #1
 800db3a:	4642      	mov	r2, r8
 800db3c:	e7df      	b.n	800dafe <_printf_float+0x402>
 800db3e:	2301      	movs	r3, #1
 800db40:	464a      	mov	r2, r9
 800db42:	4631      	mov	r1, r6
 800db44:	4628      	mov	r0, r5
 800db46:	47b8      	blx	r7
 800db48:	3001      	adds	r0, #1
 800db4a:	f43f ae36 	beq.w	800d7ba <_printf_float+0xbe>
 800db4e:	f108 0801 	add.w	r8, r8, #1
 800db52:	68e3      	ldr	r3, [r4, #12]
 800db54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db56:	1a5b      	subs	r3, r3, r1
 800db58:	4543      	cmp	r3, r8
 800db5a:	dcf0      	bgt.n	800db3e <_printf_float+0x442>
 800db5c:	e6f8      	b.n	800d950 <_printf_float+0x254>
 800db5e:	f04f 0800 	mov.w	r8, #0
 800db62:	f104 0919 	add.w	r9, r4, #25
 800db66:	e7f4      	b.n	800db52 <_printf_float+0x456>

0800db68 <_printf_common>:
 800db68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db6c:	4616      	mov	r6, r2
 800db6e:	4699      	mov	r9, r3
 800db70:	688a      	ldr	r2, [r1, #8]
 800db72:	690b      	ldr	r3, [r1, #16]
 800db74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800db78:	4293      	cmp	r3, r2
 800db7a:	bfb8      	it	lt
 800db7c:	4613      	movlt	r3, r2
 800db7e:	6033      	str	r3, [r6, #0]
 800db80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800db84:	4607      	mov	r7, r0
 800db86:	460c      	mov	r4, r1
 800db88:	b10a      	cbz	r2, 800db8e <_printf_common+0x26>
 800db8a:	3301      	adds	r3, #1
 800db8c:	6033      	str	r3, [r6, #0]
 800db8e:	6823      	ldr	r3, [r4, #0]
 800db90:	0699      	lsls	r1, r3, #26
 800db92:	bf42      	ittt	mi
 800db94:	6833      	ldrmi	r3, [r6, #0]
 800db96:	3302      	addmi	r3, #2
 800db98:	6033      	strmi	r3, [r6, #0]
 800db9a:	6825      	ldr	r5, [r4, #0]
 800db9c:	f015 0506 	ands.w	r5, r5, #6
 800dba0:	d106      	bne.n	800dbb0 <_printf_common+0x48>
 800dba2:	f104 0a19 	add.w	sl, r4, #25
 800dba6:	68e3      	ldr	r3, [r4, #12]
 800dba8:	6832      	ldr	r2, [r6, #0]
 800dbaa:	1a9b      	subs	r3, r3, r2
 800dbac:	42ab      	cmp	r3, r5
 800dbae:	dc26      	bgt.n	800dbfe <_printf_common+0x96>
 800dbb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dbb4:	1e13      	subs	r3, r2, #0
 800dbb6:	6822      	ldr	r2, [r4, #0]
 800dbb8:	bf18      	it	ne
 800dbba:	2301      	movne	r3, #1
 800dbbc:	0692      	lsls	r2, r2, #26
 800dbbe:	d42b      	bmi.n	800dc18 <_printf_common+0xb0>
 800dbc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dbc4:	4649      	mov	r1, r9
 800dbc6:	4638      	mov	r0, r7
 800dbc8:	47c0      	blx	r8
 800dbca:	3001      	adds	r0, #1
 800dbcc:	d01e      	beq.n	800dc0c <_printf_common+0xa4>
 800dbce:	6823      	ldr	r3, [r4, #0]
 800dbd0:	6922      	ldr	r2, [r4, #16]
 800dbd2:	f003 0306 	and.w	r3, r3, #6
 800dbd6:	2b04      	cmp	r3, #4
 800dbd8:	bf02      	ittt	eq
 800dbda:	68e5      	ldreq	r5, [r4, #12]
 800dbdc:	6833      	ldreq	r3, [r6, #0]
 800dbde:	1aed      	subeq	r5, r5, r3
 800dbe0:	68a3      	ldr	r3, [r4, #8]
 800dbe2:	bf0c      	ite	eq
 800dbe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dbe8:	2500      	movne	r5, #0
 800dbea:	4293      	cmp	r3, r2
 800dbec:	bfc4      	itt	gt
 800dbee:	1a9b      	subgt	r3, r3, r2
 800dbf0:	18ed      	addgt	r5, r5, r3
 800dbf2:	2600      	movs	r6, #0
 800dbf4:	341a      	adds	r4, #26
 800dbf6:	42b5      	cmp	r5, r6
 800dbf8:	d11a      	bne.n	800dc30 <_printf_common+0xc8>
 800dbfa:	2000      	movs	r0, #0
 800dbfc:	e008      	b.n	800dc10 <_printf_common+0xa8>
 800dbfe:	2301      	movs	r3, #1
 800dc00:	4652      	mov	r2, sl
 800dc02:	4649      	mov	r1, r9
 800dc04:	4638      	mov	r0, r7
 800dc06:	47c0      	blx	r8
 800dc08:	3001      	adds	r0, #1
 800dc0a:	d103      	bne.n	800dc14 <_printf_common+0xac>
 800dc0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc14:	3501      	adds	r5, #1
 800dc16:	e7c6      	b.n	800dba6 <_printf_common+0x3e>
 800dc18:	18e1      	adds	r1, r4, r3
 800dc1a:	1c5a      	adds	r2, r3, #1
 800dc1c:	2030      	movs	r0, #48	; 0x30
 800dc1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dc22:	4422      	add	r2, r4
 800dc24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dc28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dc2c:	3302      	adds	r3, #2
 800dc2e:	e7c7      	b.n	800dbc0 <_printf_common+0x58>
 800dc30:	2301      	movs	r3, #1
 800dc32:	4622      	mov	r2, r4
 800dc34:	4649      	mov	r1, r9
 800dc36:	4638      	mov	r0, r7
 800dc38:	47c0      	blx	r8
 800dc3a:	3001      	adds	r0, #1
 800dc3c:	d0e6      	beq.n	800dc0c <_printf_common+0xa4>
 800dc3e:	3601      	adds	r6, #1
 800dc40:	e7d9      	b.n	800dbf6 <_printf_common+0x8e>
	...

0800dc44 <_printf_i>:
 800dc44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc48:	7e0f      	ldrb	r7, [r1, #24]
 800dc4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dc4c:	2f78      	cmp	r7, #120	; 0x78
 800dc4e:	4691      	mov	r9, r2
 800dc50:	4680      	mov	r8, r0
 800dc52:	460c      	mov	r4, r1
 800dc54:	469a      	mov	sl, r3
 800dc56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dc5a:	d807      	bhi.n	800dc6c <_printf_i+0x28>
 800dc5c:	2f62      	cmp	r7, #98	; 0x62
 800dc5e:	d80a      	bhi.n	800dc76 <_printf_i+0x32>
 800dc60:	2f00      	cmp	r7, #0
 800dc62:	f000 80d4 	beq.w	800de0e <_printf_i+0x1ca>
 800dc66:	2f58      	cmp	r7, #88	; 0x58
 800dc68:	f000 80c0 	beq.w	800ddec <_printf_i+0x1a8>
 800dc6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dc70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dc74:	e03a      	b.n	800dcec <_printf_i+0xa8>
 800dc76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dc7a:	2b15      	cmp	r3, #21
 800dc7c:	d8f6      	bhi.n	800dc6c <_printf_i+0x28>
 800dc7e:	a101      	add	r1, pc, #4	; (adr r1, 800dc84 <_printf_i+0x40>)
 800dc80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dc84:	0800dcdd 	.word	0x0800dcdd
 800dc88:	0800dcf1 	.word	0x0800dcf1
 800dc8c:	0800dc6d 	.word	0x0800dc6d
 800dc90:	0800dc6d 	.word	0x0800dc6d
 800dc94:	0800dc6d 	.word	0x0800dc6d
 800dc98:	0800dc6d 	.word	0x0800dc6d
 800dc9c:	0800dcf1 	.word	0x0800dcf1
 800dca0:	0800dc6d 	.word	0x0800dc6d
 800dca4:	0800dc6d 	.word	0x0800dc6d
 800dca8:	0800dc6d 	.word	0x0800dc6d
 800dcac:	0800dc6d 	.word	0x0800dc6d
 800dcb0:	0800ddf5 	.word	0x0800ddf5
 800dcb4:	0800dd1d 	.word	0x0800dd1d
 800dcb8:	0800ddaf 	.word	0x0800ddaf
 800dcbc:	0800dc6d 	.word	0x0800dc6d
 800dcc0:	0800dc6d 	.word	0x0800dc6d
 800dcc4:	0800de17 	.word	0x0800de17
 800dcc8:	0800dc6d 	.word	0x0800dc6d
 800dccc:	0800dd1d 	.word	0x0800dd1d
 800dcd0:	0800dc6d 	.word	0x0800dc6d
 800dcd4:	0800dc6d 	.word	0x0800dc6d
 800dcd8:	0800ddb7 	.word	0x0800ddb7
 800dcdc:	682b      	ldr	r3, [r5, #0]
 800dcde:	1d1a      	adds	r2, r3, #4
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	602a      	str	r2, [r5, #0]
 800dce4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dce8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dcec:	2301      	movs	r3, #1
 800dcee:	e09f      	b.n	800de30 <_printf_i+0x1ec>
 800dcf0:	6820      	ldr	r0, [r4, #0]
 800dcf2:	682b      	ldr	r3, [r5, #0]
 800dcf4:	0607      	lsls	r7, r0, #24
 800dcf6:	f103 0104 	add.w	r1, r3, #4
 800dcfa:	6029      	str	r1, [r5, #0]
 800dcfc:	d501      	bpl.n	800dd02 <_printf_i+0xbe>
 800dcfe:	681e      	ldr	r6, [r3, #0]
 800dd00:	e003      	b.n	800dd0a <_printf_i+0xc6>
 800dd02:	0646      	lsls	r6, r0, #25
 800dd04:	d5fb      	bpl.n	800dcfe <_printf_i+0xba>
 800dd06:	f9b3 6000 	ldrsh.w	r6, [r3]
 800dd0a:	2e00      	cmp	r6, #0
 800dd0c:	da03      	bge.n	800dd16 <_printf_i+0xd2>
 800dd0e:	232d      	movs	r3, #45	; 0x2d
 800dd10:	4276      	negs	r6, r6
 800dd12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd16:	485a      	ldr	r0, [pc, #360]	; (800de80 <_printf_i+0x23c>)
 800dd18:	230a      	movs	r3, #10
 800dd1a:	e012      	b.n	800dd42 <_printf_i+0xfe>
 800dd1c:	682b      	ldr	r3, [r5, #0]
 800dd1e:	6820      	ldr	r0, [r4, #0]
 800dd20:	1d19      	adds	r1, r3, #4
 800dd22:	6029      	str	r1, [r5, #0]
 800dd24:	0605      	lsls	r5, r0, #24
 800dd26:	d501      	bpl.n	800dd2c <_printf_i+0xe8>
 800dd28:	681e      	ldr	r6, [r3, #0]
 800dd2a:	e002      	b.n	800dd32 <_printf_i+0xee>
 800dd2c:	0641      	lsls	r1, r0, #25
 800dd2e:	d5fb      	bpl.n	800dd28 <_printf_i+0xe4>
 800dd30:	881e      	ldrh	r6, [r3, #0]
 800dd32:	4853      	ldr	r0, [pc, #332]	; (800de80 <_printf_i+0x23c>)
 800dd34:	2f6f      	cmp	r7, #111	; 0x6f
 800dd36:	bf0c      	ite	eq
 800dd38:	2308      	moveq	r3, #8
 800dd3a:	230a      	movne	r3, #10
 800dd3c:	2100      	movs	r1, #0
 800dd3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dd42:	6865      	ldr	r5, [r4, #4]
 800dd44:	60a5      	str	r5, [r4, #8]
 800dd46:	2d00      	cmp	r5, #0
 800dd48:	bfa2      	ittt	ge
 800dd4a:	6821      	ldrge	r1, [r4, #0]
 800dd4c:	f021 0104 	bicge.w	r1, r1, #4
 800dd50:	6021      	strge	r1, [r4, #0]
 800dd52:	b90e      	cbnz	r6, 800dd58 <_printf_i+0x114>
 800dd54:	2d00      	cmp	r5, #0
 800dd56:	d04b      	beq.n	800ddf0 <_printf_i+0x1ac>
 800dd58:	4615      	mov	r5, r2
 800dd5a:	fbb6 f1f3 	udiv	r1, r6, r3
 800dd5e:	fb03 6711 	mls	r7, r3, r1, r6
 800dd62:	5dc7      	ldrb	r7, [r0, r7]
 800dd64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dd68:	4637      	mov	r7, r6
 800dd6a:	42bb      	cmp	r3, r7
 800dd6c:	460e      	mov	r6, r1
 800dd6e:	d9f4      	bls.n	800dd5a <_printf_i+0x116>
 800dd70:	2b08      	cmp	r3, #8
 800dd72:	d10b      	bne.n	800dd8c <_printf_i+0x148>
 800dd74:	6823      	ldr	r3, [r4, #0]
 800dd76:	07de      	lsls	r6, r3, #31
 800dd78:	d508      	bpl.n	800dd8c <_printf_i+0x148>
 800dd7a:	6923      	ldr	r3, [r4, #16]
 800dd7c:	6861      	ldr	r1, [r4, #4]
 800dd7e:	4299      	cmp	r1, r3
 800dd80:	bfde      	ittt	le
 800dd82:	2330      	movle	r3, #48	; 0x30
 800dd84:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dd88:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800dd8c:	1b52      	subs	r2, r2, r5
 800dd8e:	6122      	str	r2, [r4, #16]
 800dd90:	f8cd a000 	str.w	sl, [sp]
 800dd94:	464b      	mov	r3, r9
 800dd96:	aa03      	add	r2, sp, #12
 800dd98:	4621      	mov	r1, r4
 800dd9a:	4640      	mov	r0, r8
 800dd9c:	f7ff fee4 	bl	800db68 <_printf_common>
 800dda0:	3001      	adds	r0, #1
 800dda2:	d14a      	bne.n	800de3a <_printf_i+0x1f6>
 800dda4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dda8:	b004      	add	sp, #16
 800ddaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddae:	6823      	ldr	r3, [r4, #0]
 800ddb0:	f043 0320 	orr.w	r3, r3, #32
 800ddb4:	6023      	str	r3, [r4, #0]
 800ddb6:	4833      	ldr	r0, [pc, #204]	; (800de84 <_printf_i+0x240>)
 800ddb8:	2778      	movs	r7, #120	; 0x78
 800ddba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ddbe:	6823      	ldr	r3, [r4, #0]
 800ddc0:	6829      	ldr	r1, [r5, #0]
 800ddc2:	061f      	lsls	r7, r3, #24
 800ddc4:	f851 6b04 	ldr.w	r6, [r1], #4
 800ddc8:	d402      	bmi.n	800ddd0 <_printf_i+0x18c>
 800ddca:	065f      	lsls	r7, r3, #25
 800ddcc:	bf48      	it	mi
 800ddce:	b2b6      	uxthmi	r6, r6
 800ddd0:	07df      	lsls	r7, r3, #31
 800ddd2:	bf48      	it	mi
 800ddd4:	f043 0320 	orrmi.w	r3, r3, #32
 800ddd8:	6029      	str	r1, [r5, #0]
 800ddda:	bf48      	it	mi
 800dddc:	6023      	strmi	r3, [r4, #0]
 800ddde:	b91e      	cbnz	r6, 800dde8 <_printf_i+0x1a4>
 800dde0:	6823      	ldr	r3, [r4, #0]
 800dde2:	f023 0320 	bic.w	r3, r3, #32
 800dde6:	6023      	str	r3, [r4, #0]
 800dde8:	2310      	movs	r3, #16
 800ddea:	e7a7      	b.n	800dd3c <_printf_i+0xf8>
 800ddec:	4824      	ldr	r0, [pc, #144]	; (800de80 <_printf_i+0x23c>)
 800ddee:	e7e4      	b.n	800ddba <_printf_i+0x176>
 800ddf0:	4615      	mov	r5, r2
 800ddf2:	e7bd      	b.n	800dd70 <_printf_i+0x12c>
 800ddf4:	682b      	ldr	r3, [r5, #0]
 800ddf6:	6826      	ldr	r6, [r4, #0]
 800ddf8:	6961      	ldr	r1, [r4, #20]
 800ddfa:	1d18      	adds	r0, r3, #4
 800ddfc:	6028      	str	r0, [r5, #0]
 800ddfe:	0635      	lsls	r5, r6, #24
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	d501      	bpl.n	800de08 <_printf_i+0x1c4>
 800de04:	6019      	str	r1, [r3, #0]
 800de06:	e002      	b.n	800de0e <_printf_i+0x1ca>
 800de08:	0670      	lsls	r0, r6, #25
 800de0a:	d5fb      	bpl.n	800de04 <_printf_i+0x1c0>
 800de0c:	8019      	strh	r1, [r3, #0]
 800de0e:	2300      	movs	r3, #0
 800de10:	6123      	str	r3, [r4, #16]
 800de12:	4615      	mov	r5, r2
 800de14:	e7bc      	b.n	800dd90 <_printf_i+0x14c>
 800de16:	682b      	ldr	r3, [r5, #0]
 800de18:	1d1a      	adds	r2, r3, #4
 800de1a:	602a      	str	r2, [r5, #0]
 800de1c:	681d      	ldr	r5, [r3, #0]
 800de1e:	6862      	ldr	r2, [r4, #4]
 800de20:	2100      	movs	r1, #0
 800de22:	4628      	mov	r0, r5
 800de24:	f7f2 f9f4 	bl	8000210 <memchr>
 800de28:	b108      	cbz	r0, 800de2e <_printf_i+0x1ea>
 800de2a:	1b40      	subs	r0, r0, r5
 800de2c:	6060      	str	r0, [r4, #4]
 800de2e:	6863      	ldr	r3, [r4, #4]
 800de30:	6123      	str	r3, [r4, #16]
 800de32:	2300      	movs	r3, #0
 800de34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de38:	e7aa      	b.n	800dd90 <_printf_i+0x14c>
 800de3a:	6923      	ldr	r3, [r4, #16]
 800de3c:	462a      	mov	r2, r5
 800de3e:	4649      	mov	r1, r9
 800de40:	4640      	mov	r0, r8
 800de42:	47d0      	blx	sl
 800de44:	3001      	adds	r0, #1
 800de46:	d0ad      	beq.n	800dda4 <_printf_i+0x160>
 800de48:	6823      	ldr	r3, [r4, #0]
 800de4a:	079b      	lsls	r3, r3, #30
 800de4c:	d413      	bmi.n	800de76 <_printf_i+0x232>
 800de4e:	68e0      	ldr	r0, [r4, #12]
 800de50:	9b03      	ldr	r3, [sp, #12]
 800de52:	4298      	cmp	r0, r3
 800de54:	bfb8      	it	lt
 800de56:	4618      	movlt	r0, r3
 800de58:	e7a6      	b.n	800dda8 <_printf_i+0x164>
 800de5a:	2301      	movs	r3, #1
 800de5c:	4632      	mov	r2, r6
 800de5e:	4649      	mov	r1, r9
 800de60:	4640      	mov	r0, r8
 800de62:	47d0      	blx	sl
 800de64:	3001      	adds	r0, #1
 800de66:	d09d      	beq.n	800dda4 <_printf_i+0x160>
 800de68:	3501      	adds	r5, #1
 800de6a:	68e3      	ldr	r3, [r4, #12]
 800de6c:	9903      	ldr	r1, [sp, #12]
 800de6e:	1a5b      	subs	r3, r3, r1
 800de70:	42ab      	cmp	r3, r5
 800de72:	dcf2      	bgt.n	800de5a <_printf_i+0x216>
 800de74:	e7eb      	b.n	800de4e <_printf_i+0x20a>
 800de76:	2500      	movs	r5, #0
 800de78:	f104 0619 	add.w	r6, r4, #25
 800de7c:	e7f5      	b.n	800de6a <_printf_i+0x226>
 800de7e:	bf00      	nop
 800de80:	080119b6 	.word	0x080119b6
 800de84:	080119c7 	.word	0x080119c7

0800de88 <std>:
 800de88:	2300      	movs	r3, #0
 800de8a:	b510      	push	{r4, lr}
 800de8c:	4604      	mov	r4, r0
 800de8e:	e9c0 3300 	strd	r3, r3, [r0]
 800de92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800de96:	6083      	str	r3, [r0, #8]
 800de98:	8181      	strh	r1, [r0, #12]
 800de9a:	6643      	str	r3, [r0, #100]	; 0x64
 800de9c:	81c2      	strh	r2, [r0, #14]
 800de9e:	6183      	str	r3, [r0, #24]
 800dea0:	4619      	mov	r1, r3
 800dea2:	2208      	movs	r2, #8
 800dea4:	305c      	adds	r0, #92	; 0x5c
 800dea6:	f000 f948 	bl	800e13a <memset>
 800deaa:	4b0d      	ldr	r3, [pc, #52]	; (800dee0 <std+0x58>)
 800deac:	6263      	str	r3, [r4, #36]	; 0x24
 800deae:	4b0d      	ldr	r3, [pc, #52]	; (800dee4 <std+0x5c>)
 800deb0:	62a3      	str	r3, [r4, #40]	; 0x28
 800deb2:	4b0d      	ldr	r3, [pc, #52]	; (800dee8 <std+0x60>)
 800deb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800deb6:	4b0d      	ldr	r3, [pc, #52]	; (800deec <std+0x64>)
 800deb8:	6323      	str	r3, [r4, #48]	; 0x30
 800deba:	4b0d      	ldr	r3, [pc, #52]	; (800def0 <std+0x68>)
 800debc:	6224      	str	r4, [r4, #32]
 800debe:	429c      	cmp	r4, r3
 800dec0:	d006      	beq.n	800ded0 <std+0x48>
 800dec2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800dec6:	4294      	cmp	r4, r2
 800dec8:	d002      	beq.n	800ded0 <std+0x48>
 800deca:	33d0      	adds	r3, #208	; 0xd0
 800decc:	429c      	cmp	r4, r3
 800dece:	d105      	bne.n	800dedc <std+0x54>
 800ded0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ded4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ded8:	f000 ba10 	b.w	800e2fc <__retarget_lock_init_recursive>
 800dedc:	bd10      	pop	{r4, pc}
 800dede:	bf00      	nop
 800dee0:	0800e0b5 	.word	0x0800e0b5
 800dee4:	0800e0d7 	.word	0x0800e0d7
 800dee8:	0800e10f 	.word	0x0800e10f
 800deec:	0800e133 	.word	0x0800e133
 800def0:	20005c80 	.word	0x20005c80

0800def4 <stdio_exit_handler>:
 800def4:	4a02      	ldr	r2, [pc, #8]	; (800df00 <stdio_exit_handler+0xc>)
 800def6:	4903      	ldr	r1, [pc, #12]	; (800df04 <stdio_exit_handler+0x10>)
 800def8:	4803      	ldr	r0, [pc, #12]	; (800df08 <stdio_exit_handler+0x14>)
 800defa:	f000 b869 	b.w	800dfd0 <_fwalk_sglue>
 800defe:	bf00      	nop
 800df00:	2000002c 	.word	0x2000002c
 800df04:	0800fcc9 	.word	0x0800fcc9
 800df08:	20000038 	.word	0x20000038

0800df0c <cleanup_stdio>:
 800df0c:	6841      	ldr	r1, [r0, #4]
 800df0e:	4b0c      	ldr	r3, [pc, #48]	; (800df40 <cleanup_stdio+0x34>)
 800df10:	4299      	cmp	r1, r3
 800df12:	b510      	push	{r4, lr}
 800df14:	4604      	mov	r4, r0
 800df16:	d001      	beq.n	800df1c <cleanup_stdio+0x10>
 800df18:	f001 fed6 	bl	800fcc8 <_fflush_r>
 800df1c:	68a1      	ldr	r1, [r4, #8]
 800df1e:	4b09      	ldr	r3, [pc, #36]	; (800df44 <cleanup_stdio+0x38>)
 800df20:	4299      	cmp	r1, r3
 800df22:	d002      	beq.n	800df2a <cleanup_stdio+0x1e>
 800df24:	4620      	mov	r0, r4
 800df26:	f001 fecf 	bl	800fcc8 <_fflush_r>
 800df2a:	68e1      	ldr	r1, [r4, #12]
 800df2c:	4b06      	ldr	r3, [pc, #24]	; (800df48 <cleanup_stdio+0x3c>)
 800df2e:	4299      	cmp	r1, r3
 800df30:	d004      	beq.n	800df3c <cleanup_stdio+0x30>
 800df32:	4620      	mov	r0, r4
 800df34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df38:	f001 bec6 	b.w	800fcc8 <_fflush_r>
 800df3c:	bd10      	pop	{r4, pc}
 800df3e:	bf00      	nop
 800df40:	20005c80 	.word	0x20005c80
 800df44:	20005ce8 	.word	0x20005ce8
 800df48:	20005d50 	.word	0x20005d50

0800df4c <global_stdio_init.part.0>:
 800df4c:	b510      	push	{r4, lr}
 800df4e:	4b0b      	ldr	r3, [pc, #44]	; (800df7c <global_stdio_init.part.0+0x30>)
 800df50:	4c0b      	ldr	r4, [pc, #44]	; (800df80 <global_stdio_init.part.0+0x34>)
 800df52:	4a0c      	ldr	r2, [pc, #48]	; (800df84 <global_stdio_init.part.0+0x38>)
 800df54:	601a      	str	r2, [r3, #0]
 800df56:	4620      	mov	r0, r4
 800df58:	2200      	movs	r2, #0
 800df5a:	2104      	movs	r1, #4
 800df5c:	f7ff ff94 	bl	800de88 <std>
 800df60:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800df64:	2201      	movs	r2, #1
 800df66:	2109      	movs	r1, #9
 800df68:	f7ff ff8e 	bl	800de88 <std>
 800df6c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800df70:	2202      	movs	r2, #2
 800df72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df76:	2112      	movs	r1, #18
 800df78:	f7ff bf86 	b.w	800de88 <std>
 800df7c:	20005db8 	.word	0x20005db8
 800df80:	20005c80 	.word	0x20005c80
 800df84:	0800def5 	.word	0x0800def5

0800df88 <__sfp_lock_acquire>:
 800df88:	4801      	ldr	r0, [pc, #4]	; (800df90 <__sfp_lock_acquire+0x8>)
 800df8a:	f000 b9b8 	b.w	800e2fe <__retarget_lock_acquire_recursive>
 800df8e:	bf00      	nop
 800df90:	20005dc1 	.word	0x20005dc1

0800df94 <__sfp_lock_release>:
 800df94:	4801      	ldr	r0, [pc, #4]	; (800df9c <__sfp_lock_release+0x8>)
 800df96:	f000 b9b3 	b.w	800e300 <__retarget_lock_release_recursive>
 800df9a:	bf00      	nop
 800df9c:	20005dc1 	.word	0x20005dc1

0800dfa0 <__sinit>:
 800dfa0:	b510      	push	{r4, lr}
 800dfa2:	4604      	mov	r4, r0
 800dfa4:	f7ff fff0 	bl	800df88 <__sfp_lock_acquire>
 800dfa8:	6a23      	ldr	r3, [r4, #32]
 800dfaa:	b11b      	cbz	r3, 800dfb4 <__sinit+0x14>
 800dfac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dfb0:	f7ff bff0 	b.w	800df94 <__sfp_lock_release>
 800dfb4:	4b04      	ldr	r3, [pc, #16]	; (800dfc8 <__sinit+0x28>)
 800dfb6:	6223      	str	r3, [r4, #32]
 800dfb8:	4b04      	ldr	r3, [pc, #16]	; (800dfcc <__sinit+0x2c>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d1f5      	bne.n	800dfac <__sinit+0xc>
 800dfc0:	f7ff ffc4 	bl	800df4c <global_stdio_init.part.0>
 800dfc4:	e7f2      	b.n	800dfac <__sinit+0xc>
 800dfc6:	bf00      	nop
 800dfc8:	0800df0d 	.word	0x0800df0d
 800dfcc:	20005db8 	.word	0x20005db8

0800dfd0 <_fwalk_sglue>:
 800dfd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfd4:	4607      	mov	r7, r0
 800dfd6:	4688      	mov	r8, r1
 800dfd8:	4614      	mov	r4, r2
 800dfda:	2600      	movs	r6, #0
 800dfdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dfe0:	f1b9 0901 	subs.w	r9, r9, #1
 800dfe4:	d505      	bpl.n	800dff2 <_fwalk_sglue+0x22>
 800dfe6:	6824      	ldr	r4, [r4, #0]
 800dfe8:	2c00      	cmp	r4, #0
 800dfea:	d1f7      	bne.n	800dfdc <_fwalk_sglue+0xc>
 800dfec:	4630      	mov	r0, r6
 800dfee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dff2:	89ab      	ldrh	r3, [r5, #12]
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	d907      	bls.n	800e008 <_fwalk_sglue+0x38>
 800dff8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dffc:	3301      	adds	r3, #1
 800dffe:	d003      	beq.n	800e008 <_fwalk_sglue+0x38>
 800e000:	4629      	mov	r1, r5
 800e002:	4638      	mov	r0, r7
 800e004:	47c0      	blx	r8
 800e006:	4306      	orrs	r6, r0
 800e008:	3568      	adds	r5, #104	; 0x68
 800e00a:	e7e9      	b.n	800dfe0 <_fwalk_sglue+0x10>

0800e00c <sniprintf>:
 800e00c:	b40c      	push	{r2, r3}
 800e00e:	b530      	push	{r4, r5, lr}
 800e010:	4b17      	ldr	r3, [pc, #92]	; (800e070 <sniprintf+0x64>)
 800e012:	1e0c      	subs	r4, r1, #0
 800e014:	681d      	ldr	r5, [r3, #0]
 800e016:	b09d      	sub	sp, #116	; 0x74
 800e018:	da08      	bge.n	800e02c <sniprintf+0x20>
 800e01a:	238b      	movs	r3, #139	; 0x8b
 800e01c:	602b      	str	r3, [r5, #0]
 800e01e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e022:	b01d      	add	sp, #116	; 0x74
 800e024:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e028:	b002      	add	sp, #8
 800e02a:	4770      	bx	lr
 800e02c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e030:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e034:	bf14      	ite	ne
 800e036:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800e03a:	4623      	moveq	r3, r4
 800e03c:	9304      	str	r3, [sp, #16]
 800e03e:	9307      	str	r3, [sp, #28]
 800e040:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e044:	9002      	str	r0, [sp, #8]
 800e046:	9006      	str	r0, [sp, #24]
 800e048:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e04c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e04e:	ab21      	add	r3, sp, #132	; 0x84
 800e050:	a902      	add	r1, sp, #8
 800e052:	4628      	mov	r0, r5
 800e054:	9301      	str	r3, [sp, #4]
 800e056:	f001 fcb3 	bl	800f9c0 <_svfiprintf_r>
 800e05a:	1c43      	adds	r3, r0, #1
 800e05c:	bfbc      	itt	lt
 800e05e:	238b      	movlt	r3, #139	; 0x8b
 800e060:	602b      	strlt	r3, [r5, #0]
 800e062:	2c00      	cmp	r4, #0
 800e064:	d0dd      	beq.n	800e022 <sniprintf+0x16>
 800e066:	9b02      	ldr	r3, [sp, #8]
 800e068:	2200      	movs	r2, #0
 800e06a:	701a      	strb	r2, [r3, #0]
 800e06c:	e7d9      	b.n	800e022 <sniprintf+0x16>
 800e06e:	bf00      	nop
 800e070:	20000084 	.word	0x20000084

0800e074 <siprintf>:
 800e074:	b40e      	push	{r1, r2, r3}
 800e076:	b500      	push	{lr}
 800e078:	b09c      	sub	sp, #112	; 0x70
 800e07a:	ab1d      	add	r3, sp, #116	; 0x74
 800e07c:	9002      	str	r0, [sp, #8]
 800e07e:	9006      	str	r0, [sp, #24]
 800e080:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e084:	4809      	ldr	r0, [pc, #36]	; (800e0ac <siprintf+0x38>)
 800e086:	9107      	str	r1, [sp, #28]
 800e088:	9104      	str	r1, [sp, #16]
 800e08a:	4909      	ldr	r1, [pc, #36]	; (800e0b0 <siprintf+0x3c>)
 800e08c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e090:	9105      	str	r1, [sp, #20]
 800e092:	6800      	ldr	r0, [r0, #0]
 800e094:	9301      	str	r3, [sp, #4]
 800e096:	a902      	add	r1, sp, #8
 800e098:	f001 fc92 	bl	800f9c0 <_svfiprintf_r>
 800e09c:	9b02      	ldr	r3, [sp, #8]
 800e09e:	2200      	movs	r2, #0
 800e0a0:	701a      	strb	r2, [r3, #0]
 800e0a2:	b01c      	add	sp, #112	; 0x70
 800e0a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0a8:	b003      	add	sp, #12
 800e0aa:	4770      	bx	lr
 800e0ac:	20000084 	.word	0x20000084
 800e0b0:	ffff0208 	.word	0xffff0208

0800e0b4 <__sread>:
 800e0b4:	b510      	push	{r4, lr}
 800e0b6:	460c      	mov	r4, r1
 800e0b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0bc:	f000 f8d0 	bl	800e260 <_read_r>
 800e0c0:	2800      	cmp	r0, #0
 800e0c2:	bfab      	itete	ge
 800e0c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e0c6:	89a3      	ldrhlt	r3, [r4, #12]
 800e0c8:	181b      	addge	r3, r3, r0
 800e0ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e0ce:	bfac      	ite	ge
 800e0d0:	6563      	strge	r3, [r4, #84]	; 0x54
 800e0d2:	81a3      	strhlt	r3, [r4, #12]
 800e0d4:	bd10      	pop	{r4, pc}

0800e0d6 <__swrite>:
 800e0d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0da:	461f      	mov	r7, r3
 800e0dc:	898b      	ldrh	r3, [r1, #12]
 800e0de:	05db      	lsls	r3, r3, #23
 800e0e0:	4605      	mov	r5, r0
 800e0e2:	460c      	mov	r4, r1
 800e0e4:	4616      	mov	r6, r2
 800e0e6:	d505      	bpl.n	800e0f4 <__swrite+0x1e>
 800e0e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e0ec:	2302      	movs	r3, #2
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	f000 f8a4 	bl	800e23c <_lseek_r>
 800e0f4:	89a3      	ldrh	r3, [r4, #12]
 800e0f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e0fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e0fe:	81a3      	strh	r3, [r4, #12]
 800e100:	4632      	mov	r2, r6
 800e102:	463b      	mov	r3, r7
 800e104:	4628      	mov	r0, r5
 800e106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e10a:	f000 b8bb 	b.w	800e284 <_write_r>

0800e10e <__sseek>:
 800e10e:	b510      	push	{r4, lr}
 800e110:	460c      	mov	r4, r1
 800e112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e116:	f000 f891 	bl	800e23c <_lseek_r>
 800e11a:	1c43      	adds	r3, r0, #1
 800e11c:	89a3      	ldrh	r3, [r4, #12]
 800e11e:	bf15      	itete	ne
 800e120:	6560      	strne	r0, [r4, #84]	; 0x54
 800e122:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e126:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e12a:	81a3      	strheq	r3, [r4, #12]
 800e12c:	bf18      	it	ne
 800e12e:	81a3      	strhne	r3, [r4, #12]
 800e130:	bd10      	pop	{r4, pc}

0800e132 <__sclose>:
 800e132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e136:	f000 b81b 	b.w	800e170 <_close_r>

0800e13a <memset>:
 800e13a:	4402      	add	r2, r0
 800e13c:	4603      	mov	r3, r0
 800e13e:	4293      	cmp	r3, r2
 800e140:	d100      	bne.n	800e144 <memset+0xa>
 800e142:	4770      	bx	lr
 800e144:	f803 1b01 	strb.w	r1, [r3], #1
 800e148:	e7f9      	b.n	800e13e <memset+0x4>

0800e14a <strcat>:
 800e14a:	b510      	push	{r4, lr}
 800e14c:	4602      	mov	r2, r0
 800e14e:	7814      	ldrb	r4, [r2, #0]
 800e150:	4613      	mov	r3, r2
 800e152:	3201      	adds	r2, #1
 800e154:	2c00      	cmp	r4, #0
 800e156:	d1fa      	bne.n	800e14e <strcat+0x4>
 800e158:	3b01      	subs	r3, #1
 800e15a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e15e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e162:	2a00      	cmp	r2, #0
 800e164:	d1f9      	bne.n	800e15a <strcat+0x10>
 800e166:	bd10      	pop	{r4, pc}

0800e168 <_localeconv_r>:
 800e168:	4800      	ldr	r0, [pc, #0]	; (800e16c <_localeconv_r+0x4>)
 800e16a:	4770      	bx	lr
 800e16c:	20000178 	.word	0x20000178

0800e170 <_close_r>:
 800e170:	b538      	push	{r3, r4, r5, lr}
 800e172:	4d06      	ldr	r5, [pc, #24]	; (800e18c <_close_r+0x1c>)
 800e174:	2300      	movs	r3, #0
 800e176:	4604      	mov	r4, r0
 800e178:	4608      	mov	r0, r1
 800e17a:	602b      	str	r3, [r5, #0]
 800e17c:	f7f4 fa01 	bl	8002582 <_close>
 800e180:	1c43      	adds	r3, r0, #1
 800e182:	d102      	bne.n	800e18a <_close_r+0x1a>
 800e184:	682b      	ldr	r3, [r5, #0]
 800e186:	b103      	cbz	r3, 800e18a <_close_r+0x1a>
 800e188:	6023      	str	r3, [r4, #0]
 800e18a:	bd38      	pop	{r3, r4, r5, pc}
 800e18c:	20005dbc 	.word	0x20005dbc

0800e190 <_reclaim_reent>:
 800e190:	4b29      	ldr	r3, [pc, #164]	; (800e238 <_reclaim_reent+0xa8>)
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	4283      	cmp	r3, r0
 800e196:	b570      	push	{r4, r5, r6, lr}
 800e198:	4604      	mov	r4, r0
 800e19a:	d04b      	beq.n	800e234 <_reclaim_reent+0xa4>
 800e19c:	69c3      	ldr	r3, [r0, #28]
 800e19e:	b143      	cbz	r3, 800e1b2 <_reclaim_reent+0x22>
 800e1a0:	68db      	ldr	r3, [r3, #12]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d144      	bne.n	800e230 <_reclaim_reent+0xa0>
 800e1a6:	69e3      	ldr	r3, [r4, #28]
 800e1a8:	6819      	ldr	r1, [r3, #0]
 800e1aa:	b111      	cbz	r1, 800e1b2 <_reclaim_reent+0x22>
 800e1ac:	4620      	mov	r0, r4
 800e1ae:	f000 ff31 	bl	800f014 <_free_r>
 800e1b2:	6961      	ldr	r1, [r4, #20]
 800e1b4:	b111      	cbz	r1, 800e1bc <_reclaim_reent+0x2c>
 800e1b6:	4620      	mov	r0, r4
 800e1b8:	f000 ff2c 	bl	800f014 <_free_r>
 800e1bc:	69e1      	ldr	r1, [r4, #28]
 800e1be:	b111      	cbz	r1, 800e1c6 <_reclaim_reent+0x36>
 800e1c0:	4620      	mov	r0, r4
 800e1c2:	f000 ff27 	bl	800f014 <_free_r>
 800e1c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e1c8:	b111      	cbz	r1, 800e1d0 <_reclaim_reent+0x40>
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	f000 ff22 	bl	800f014 <_free_r>
 800e1d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1d2:	b111      	cbz	r1, 800e1da <_reclaim_reent+0x4a>
 800e1d4:	4620      	mov	r0, r4
 800e1d6:	f000 ff1d 	bl	800f014 <_free_r>
 800e1da:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e1dc:	b111      	cbz	r1, 800e1e4 <_reclaim_reent+0x54>
 800e1de:	4620      	mov	r0, r4
 800e1e0:	f000 ff18 	bl	800f014 <_free_r>
 800e1e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e1e6:	b111      	cbz	r1, 800e1ee <_reclaim_reent+0x5e>
 800e1e8:	4620      	mov	r0, r4
 800e1ea:	f000 ff13 	bl	800f014 <_free_r>
 800e1ee:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e1f0:	b111      	cbz	r1, 800e1f8 <_reclaim_reent+0x68>
 800e1f2:	4620      	mov	r0, r4
 800e1f4:	f000 ff0e 	bl	800f014 <_free_r>
 800e1f8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800e1fa:	b111      	cbz	r1, 800e202 <_reclaim_reent+0x72>
 800e1fc:	4620      	mov	r0, r4
 800e1fe:	f000 ff09 	bl	800f014 <_free_r>
 800e202:	6a23      	ldr	r3, [r4, #32]
 800e204:	b1b3      	cbz	r3, 800e234 <_reclaim_reent+0xa4>
 800e206:	4620      	mov	r0, r4
 800e208:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e20c:	4718      	bx	r3
 800e20e:	5949      	ldr	r1, [r1, r5]
 800e210:	b941      	cbnz	r1, 800e224 <_reclaim_reent+0x94>
 800e212:	3504      	adds	r5, #4
 800e214:	69e3      	ldr	r3, [r4, #28]
 800e216:	2d80      	cmp	r5, #128	; 0x80
 800e218:	68d9      	ldr	r1, [r3, #12]
 800e21a:	d1f8      	bne.n	800e20e <_reclaim_reent+0x7e>
 800e21c:	4620      	mov	r0, r4
 800e21e:	f000 fef9 	bl	800f014 <_free_r>
 800e222:	e7c0      	b.n	800e1a6 <_reclaim_reent+0x16>
 800e224:	680e      	ldr	r6, [r1, #0]
 800e226:	4620      	mov	r0, r4
 800e228:	f000 fef4 	bl	800f014 <_free_r>
 800e22c:	4631      	mov	r1, r6
 800e22e:	e7ef      	b.n	800e210 <_reclaim_reent+0x80>
 800e230:	2500      	movs	r5, #0
 800e232:	e7ef      	b.n	800e214 <_reclaim_reent+0x84>
 800e234:	bd70      	pop	{r4, r5, r6, pc}
 800e236:	bf00      	nop
 800e238:	20000084 	.word	0x20000084

0800e23c <_lseek_r>:
 800e23c:	b538      	push	{r3, r4, r5, lr}
 800e23e:	4d07      	ldr	r5, [pc, #28]	; (800e25c <_lseek_r+0x20>)
 800e240:	4604      	mov	r4, r0
 800e242:	4608      	mov	r0, r1
 800e244:	4611      	mov	r1, r2
 800e246:	2200      	movs	r2, #0
 800e248:	602a      	str	r2, [r5, #0]
 800e24a:	461a      	mov	r2, r3
 800e24c:	f7f4 f9c0 	bl	80025d0 <_lseek>
 800e250:	1c43      	adds	r3, r0, #1
 800e252:	d102      	bne.n	800e25a <_lseek_r+0x1e>
 800e254:	682b      	ldr	r3, [r5, #0]
 800e256:	b103      	cbz	r3, 800e25a <_lseek_r+0x1e>
 800e258:	6023      	str	r3, [r4, #0]
 800e25a:	bd38      	pop	{r3, r4, r5, pc}
 800e25c:	20005dbc 	.word	0x20005dbc

0800e260 <_read_r>:
 800e260:	b538      	push	{r3, r4, r5, lr}
 800e262:	4d07      	ldr	r5, [pc, #28]	; (800e280 <_read_r+0x20>)
 800e264:	4604      	mov	r4, r0
 800e266:	4608      	mov	r0, r1
 800e268:	4611      	mov	r1, r2
 800e26a:	2200      	movs	r2, #0
 800e26c:	602a      	str	r2, [r5, #0]
 800e26e:	461a      	mov	r2, r3
 800e270:	f7f4 f94e 	bl	8002510 <_read>
 800e274:	1c43      	adds	r3, r0, #1
 800e276:	d102      	bne.n	800e27e <_read_r+0x1e>
 800e278:	682b      	ldr	r3, [r5, #0]
 800e27a:	b103      	cbz	r3, 800e27e <_read_r+0x1e>
 800e27c:	6023      	str	r3, [r4, #0]
 800e27e:	bd38      	pop	{r3, r4, r5, pc}
 800e280:	20005dbc 	.word	0x20005dbc

0800e284 <_write_r>:
 800e284:	b538      	push	{r3, r4, r5, lr}
 800e286:	4d07      	ldr	r5, [pc, #28]	; (800e2a4 <_write_r+0x20>)
 800e288:	4604      	mov	r4, r0
 800e28a:	4608      	mov	r0, r1
 800e28c:	4611      	mov	r1, r2
 800e28e:	2200      	movs	r2, #0
 800e290:	602a      	str	r2, [r5, #0]
 800e292:	461a      	mov	r2, r3
 800e294:	f7f4 f959 	bl	800254a <_write>
 800e298:	1c43      	adds	r3, r0, #1
 800e29a:	d102      	bne.n	800e2a2 <_write_r+0x1e>
 800e29c:	682b      	ldr	r3, [r5, #0]
 800e29e:	b103      	cbz	r3, 800e2a2 <_write_r+0x1e>
 800e2a0:	6023      	str	r3, [r4, #0]
 800e2a2:	bd38      	pop	{r3, r4, r5, pc}
 800e2a4:	20005dbc 	.word	0x20005dbc

0800e2a8 <__errno>:
 800e2a8:	4b01      	ldr	r3, [pc, #4]	; (800e2b0 <__errno+0x8>)
 800e2aa:	6818      	ldr	r0, [r3, #0]
 800e2ac:	4770      	bx	lr
 800e2ae:	bf00      	nop
 800e2b0:	20000084 	.word	0x20000084

0800e2b4 <__libc_init_array>:
 800e2b4:	b570      	push	{r4, r5, r6, lr}
 800e2b6:	4d0d      	ldr	r5, [pc, #52]	; (800e2ec <__libc_init_array+0x38>)
 800e2b8:	4c0d      	ldr	r4, [pc, #52]	; (800e2f0 <__libc_init_array+0x3c>)
 800e2ba:	1b64      	subs	r4, r4, r5
 800e2bc:	10a4      	asrs	r4, r4, #2
 800e2be:	2600      	movs	r6, #0
 800e2c0:	42a6      	cmp	r6, r4
 800e2c2:	d109      	bne.n	800e2d8 <__libc_init_array+0x24>
 800e2c4:	4d0b      	ldr	r5, [pc, #44]	; (800e2f4 <__libc_init_array+0x40>)
 800e2c6:	4c0c      	ldr	r4, [pc, #48]	; (800e2f8 <__libc_init_array+0x44>)
 800e2c8:	f003 f9d2 	bl	8011670 <_init>
 800e2cc:	1b64      	subs	r4, r4, r5
 800e2ce:	10a4      	asrs	r4, r4, #2
 800e2d0:	2600      	movs	r6, #0
 800e2d2:	42a6      	cmp	r6, r4
 800e2d4:	d105      	bne.n	800e2e2 <__libc_init_array+0x2e>
 800e2d6:	bd70      	pop	{r4, r5, r6, pc}
 800e2d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2dc:	4798      	blx	r3
 800e2de:	3601      	adds	r6, #1
 800e2e0:	e7ee      	b.n	800e2c0 <__libc_init_array+0xc>
 800e2e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2e6:	4798      	blx	r3
 800e2e8:	3601      	adds	r6, #1
 800e2ea:	e7f2      	b.n	800e2d2 <__libc_init_array+0x1e>
 800e2ec:	08011d50 	.word	0x08011d50
 800e2f0:	08011d50 	.word	0x08011d50
 800e2f4:	08011d50 	.word	0x08011d50
 800e2f8:	08011d54 	.word	0x08011d54

0800e2fc <__retarget_lock_init_recursive>:
 800e2fc:	4770      	bx	lr

0800e2fe <__retarget_lock_acquire_recursive>:
 800e2fe:	4770      	bx	lr

0800e300 <__retarget_lock_release_recursive>:
 800e300:	4770      	bx	lr

0800e302 <memcpy>:
 800e302:	440a      	add	r2, r1
 800e304:	4291      	cmp	r1, r2
 800e306:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e30a:	d100      	bne.n	800e30e <memcpy+0xc>
 800e30c:	4770      	bx	lr
 800e30e:	b510      	push	{r4, lr}
 800e310:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e314:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e318:	4291      	cmp	r1, r2
 800e31a:	d1f9      	bne.n	800e310 <memcpy+0xe>
 800e31c:	bd10      	pop	{r4, pc}

0800e31e <quorem>:
 800e31e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e322:	6903      	ldr	r3, [r0, #16]
 800e324:	690c      	ldr	r4, [r1, #16]
 800e326:	42a3      	cmp	r3, r4
 800e328:	4607      	mov	r7, r0
 800e32a:	db7e      	blt.n	800e42a <quorem+0x10c>
 800e32c:	3c01      	subs	r4, #1
 800e32e:	f101 0814 	add.w	r8, r1, #20
 800e332:	f100 0514 	add.w	r5, r0, #20
 800e336:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e33a:	9301      	str	r3, [sp, #4]
 800e33c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e340:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e344:	3301      	adds	r3, #1
 800e346:	429a      	cmp	r2, r3
 800e348:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e34c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e350:	fbb2 f6f3 	udiv	r6, r2, r3
 800e354:	d331      	bcc.n	800e3ba <quorem+0x9c>
 800e356:	f04f 0e00 	mov.w	lr, #0
 800e35a:	4640      	mov	r0, r8
 800e35c:	46ac      	mov	ip, r5
 800e35e:	46f2      	mov	sl, lr
 800e360:	f850 2b04 	ldr.w	r2, [r0], #4
 800e364:	b293      	uxth	r3, r2
 800e366:	fb06 e303 	mla	r3, r6, r3, lr
 800e36a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e36e:	0c1a      	lsrs	r2, r3, #16
 800e370:	b29b      	uxth	r3, r3
 800e372:	ebaa 0303 	sub.w	r3, sl, r3
 800e376:	f8dc a000 	ldr.w	sl, [ip]
 800e37a:	fa13 f38a 	uxtah	r3, r3, sl
 800e37e:	fb06 220e 	mla	r2, r6, lr, r2
 800e382:	9300      	str	r3, [sp, #0]
 800e384:	9b00      	ldr	r3, [sp, #0]
 800e386:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e38a:	b292      	uxth	r2, r2
 800e38c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e390:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e394:	f8bd 3000 	ldrh.w	r3, [sp]
 800e398:	4581      	cmp	r9, r0
 800e39a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e39e:	f84c 3b04 	str.w	r3, [ip], #4
 800e3a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e3a6:	d2db      	bcs.n	800e360 <quorem+0x42>
 800e3a8:	f855 300b 	ldr.w	r3, [r5, fp]
 800e3ac:	b92b      	cbnz	r3, 800e3ba <quorem+0x9c>
 800e3ae:	9b01      	ldr	r3, [sp, #4]
 800e3b0:	3b04      	subs	r3, #4
 800e3b2:	429d      	cmp	r5, r3
 800e3b4:	461a      	mov	r2, r3
 800e3b6:	d32c      	bcc.n	800e412 <quorem+0xf4>
 800e3b8:	613c      	str	r4, [r7, #16]
 800e3ba:	4638      	mov	r0, r7
 800e3bc:	f001 f9a6 	bl	800f70c <__mcmp>
 800e3c0:	2800      	cmp	r0, #0
 800e3c2:	db22      	blt.n	800e40a <quorem+0xec>
 800e3c4:	3601      	adds	r6, #1
 800e3c6:	4629      	mov	r1, r5
 800e3c8:	2000      	movs	r0, #0
 800e3ca:	f858 2b04 	ldr.w	r2, [r8], #4
 800e3ce:	f8d1 c000 	ldr.w	ip, [r1]
 800e3d2:	b293      	uxth	r3, r2
 800e3d4:	1ac3      	subs	r3, r0, r3
 800e3d6:	0c12      	lsrs	r2, r2, #16
 800e3d8:	fa13 f38c 	uxtah	r3, r3, ip
 800e3dc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800e3e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e3e4:	b29b      	uxth	r3, r3
 800e3e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e3ea:	45c1      	cmp	r9, r8
 800e3ec:	f841 3b04 	str.w	r3, [r1], #4
 800e3f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e3f4:	d2e9      	bcs.n	800e3ca <quorem+0xac>
 800e3f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e3fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e3fe:	b922      	cbnz	r2, 800e40a <quorem+0xec>
 800e400:	3b04      	subs	r3, #4
 800e402:	429d      	cmp	r5, r3
 800e404:	461a      	mov	r2, r3
 800e406:	d30a      	bcc.n	800e41e <quorem+0x100>
 800e408:	613c      	str	r4, [r7, #16]
 800e40a:	4630      	mov	r0, r6
 800e40c:	b003      	add	sp, #12
 800e40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e412:	6812      	ldr	r2, [r2, #0]
 800e414:	3b04      	subs	r3, #4
 800e416:	2a00      	cmp	r2, #0
 800e418:	d1ce      	bne.n	800e3b8 <quorem+0x9a>
 800e41a:	3c01      	subs	r4, #1
 800e41c:	e7c9      	b.n	800e3b2 <quorem+0x94>
 800e41e:	6812      	ldr	r2, [r2, #0]
 800e420:	3b04      	subs	r3, #4
 800e422:	2a00      	cmp	r2, #0
 800e424:	d1f0      	bne.n	800e408 <quorem+0xea>
 800e426:	3c01      	subs	r4, #1
 800e428:	e7eb      	b.n	800e402 <quorem+0xe4>
 800e42a:	2000      	movs	r0, #0
 800e42c:	e7ee      	b.n	800e40c <quorem+0xee>
	...

0800e430 <_dtoa_r>:
 800e430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e434:	ed2d 8b04 	vpush	{d8-d9}
 800e438:	69c5      	ldr	r5, [r0, #28]
 800e43a:	b093      	sub	sp, #76	; 0x4c
 800e43c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e440:	ec57 6b10 	vmov	r6, r7, d0
 800e444:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e448:	9107      	str	r1, [sp, #28]
 800e44a:	4604      	mov	r4, r0
 800e44c:	920a      	str	r2, [sp, #40]	; 0x28
 800e44e:	930d      	str	r3, [sp, #52]	; 0x34
 800e450:	b975      	cbnz	r5, 800e470 <_dtoa_r+0x40>
 800e452:	2010      	movs	r0, #16
 800e454:	f000 fe2a 	bl	800f0ac <malloc>
 800e458:	4602      	mov	r2, r0
 800e45a:	61e0      	str	r0, [r4, #28]
 800e45c:	b920      	cbnz	r0, 800e468 <_dtoa_r+0x38>
 800e45e:	4bae      	ldr	r3, [pc, #696]	; (800e718 <_dtoa_r+0x2e8>)
 800e460:	21ef      	movs	r1, #239	; 0xef
 800e462:	48ae      	ldr	r0, [pc, #696]	; (800e71c <_dtoa_r+0x2ec>)
 800e464:	f001 fc82 	bl	800fd6c <__assert_func>
 800e468:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e46c:	6005      	str	r5, [r0, #0]
 800e46e:	60c5      	str	r5, [r0, #12]
 800e470:	69e3      	ldr	r3, [r4, #28]
 800e472:	6819      	ldr	r1, [r3, #0]
 800e474:	b151      	cbz	r1, 800e48c <_dtoa_r+0x5c>
 800e476:	685a      	ldr	r2, [r3, #4]
 800e478:	604a      	str	r2, [r1, #4]
 800e47a:	2301      	movs	r3, #1
 800e47c:	4093      	lsls	r3, r2
 800e47e:	608b      	str	r3, [r1, #8]
 800e480:	4620      	mov	r0, r4
 800e482:	f000 ff07 	bl	800f294 <_Bfree>
 800e486:	69e3      	ldr	r3, [r4, #28]
 800e488:	2200      	movs	r2, #0
 800e48a:	601a      	str	r2, [r3, #0]
 800e48c:	1e3b      	subs	r3, r7, #0
 800e48e:	bfbb      	ittet	lt
 800e490:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e494:	9303      	strlt	r3, [sp, #12]
 800e496:	2300      	movge	r3, #0
 800e498:	2201      	movlt	r2, #1
 800e49a:	bfac      	ite	ge
 800e49c:	f8c8 3000 	strge.w	r3, [r8]
 800e4a0:	f8c8 2000 	strlt.w	r2, [r8]
 800e4a4:	4b9e      	ldr	r3, [pc, #632]	; (800e720 <_dtoa_r+0x2f0>)
 800e4a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e4aa:	ea33 0308 	bics.w	r3, r3, r8
 800e4ae:	d11b      	bne.n	800e4e8 <_dtoa_r+0xb8>
 800e4b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e4b2:	f242 730f 	movw	r3, #9999	; 0x270f
 800e4b6:	6013      	str	r3, [r2, #0]
 800e4b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800e4bc:	4333      	orrs	r3, r6
 800e4be:	f000 8593 	beq.w	800efe8 <_dtoa_r+0xbb8>
 800e4c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e4c4:	b963      	cbnz	r3, 800e4e0 <_dtoa_r+0xb0>
 800e4c6:	4b97      	ldr	r3, [pc, #604]	; (800e724 <_dtoa_r+0x2f4>)
 800e4c8:	e027      	b.n	800e51a <_dtoa_r+0xea>
 800e4ca:	4b97      	ldr	r3, [pc, #604]	; (800e728 <_dtoa_r+0x2f8>)
 800e4cc:	9300      	str	r3, [sp, #0]
 800e4ce:	3308      	adds	r3, #8
 800e4d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e4d2:	6013      	str	r3, [r2, #0]
 800e4d4:	9800      	ldr	r0, [sp, #0]
 800e4d6:	b013      	add	sp, #76	; 0x4c
 800e4d8:	ecbd 8b04 	vpop	{d8-d9}
 800e4dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e0:	4b90      	ldr	r3, [pc, #576]	; (800e724 <_dtoa_r+0x2f4>)
 800e4e2:	9300      	str	r3, [sp, #0]
 800e4e4:	3303      	adds	r3, #3
 800e4e6:	e7f3      	b.n	800e4d0 <_dtoa_r+0xa0>
 800e4e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	ec51 0b17 	vmov	r0, r1, d7
 800e4f2:	eeb0 8a47 	vmov.f32	s16, s14
 800e4f6:	eef0 8a67 	vmov.f32	s17, s15
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	f7f2 fb04 	bl	8000b08 <__aeabi_dcmpeq>
 800e500:	4681      	mov	r9, r0
 800e502:	b160      	cbz	r0, 800e51e <_dtoa_r+0xee>
 800e504:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e506:	2301      	movs	r3, #1
 800e508:	6013      	str	r3, [r2, #0]
 800e50a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	f000 8568 	beq.w	800efe2 <_dtoa_r+0xbb2>
 800e512:	4b86      	ldr	r3, [pc, #536]	; (800e72c <_dtoa_r+0x2fc>)
 800e514:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e516:	6013      	str	r3, [r2, #0]
 800e518:	3b01      	subs	r3, #1
 800e51a:	9300      	str	r3, [sp, #0]
 800e51c:	e7da      	b.n	800e4d4 <_dtoa_r+0xa4>
 800e51e:	aa10      	add	r2, sp, #64	; 0x40
 800e520:	a911      	add	r1, sp, #68	; 0x44
 800e522:	4620      	mov	r0, r4
 800e524:	eeb0 0a48 	vmov.f32	s0, s16
 800e528:	eef0 0a68 	vmov.f32	s1, s17
 800e52c:	f001 f994 	bl	800f858 <__d2b>
 800e530:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800e534:	4682      	mov	sl, r0
 800e536:	2d00      	cmp	r5, #0
 800e538:	d07f      	beq.n	800e63a <_dtoa_r+0x20a>
 800e53a:	ee18 3a90 	vmov	r3, s17
 800e53e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e542:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800e546:	ec51 0b18 	vmov	r0, r1, d8
 800e54a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e54e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e552:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800e556:	4619      	mov	r1, r3
 800e558:	2200      	movs	r2, #0
 800e55a:	4b75      	ldr	r3, [pc, #468]	; (800e730 <_dtoa_r+0x300>)
 800e55c:	f7f1 feb4 	bl	80002c8 <__aeabi_dsub>
 800e560:	a367      	add	r3, pc, #412	; (adr r3, 800e700 <_dtoa_r+0x2d0>)
 800e562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e566:	f7f2 f867 	bl	8000638 <__aeabi_dmul>
 800e56a:	a367      	add	r3, pc, #412	; (adr r3, 800e708 <_dtoa_r+0x2d8>)
 800e56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e570:	f7f1 feac 	bl	80002cc <__adddf3>
 800e574:	4606      	mov	r6, r0
 800e576:	4628      	mov	r0, r5
 800e578:	460f      	mov	r7, r1
 800e57a:	f7f1 fff3 	bl	8000564 <__aeabi_i2d>
 800e57e:	a364      	add	r3, pc, #400	; (adr r3, 800e710 <_dtoa_r+0x2e0>)
 800e580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e584:	f7f2 f858 	bl	8000638 <__aeabi_dmul>
 800e588:	4602      	mov	r2, r0
 800e58a:	460b      	mov	r3, r1
 800e58c:	4630      	mov	r0, r6
 800e58e:	4639      	mov	r1, r7
 800e590:	f7f1 fe9c 	bl	80002cc <__adddf3>
 800e594:	4606      	mov	r6, r0
 800e596:	460f      	mov	r7, r1
 800e598:	f7f2 fafe 	bl	8000b98 <__aeabi_d2iz>
 800e59c:	2200      	movs	r2, #0
 800e59e:	4683      	mov	fp, r0
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	4630      	mov	r0, r6
 800e5a4:	4639      	mov	r1, r7
 800e5a6:	f7f2 fab9 	bl	8000b1c <__aeabi_dcmplt>
 800e5aa:	b148      	cbz	r0, 800e5c0 <_dtoa_r+0x190>
 800e5ac:	4658      	mov	r0, fp
 800e5ae:	f7f1 ffd9 	bl	8000564 <__aeabi_i2d>
 800e5b2:	4632      	mov	r2, r6
 800e5b4:	463b      	mov	r3, r7
 800e5b6:	f7f2 faa7 	bl	8000b08 <__aeabi_dcmpeq>
 800e5ba:	b908      	cbnz	r0, 800e5c0 <_dtoa_r+0x190>
 800e5bc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800e5c0:	f1bb 0f16 	cmp.w	fp, #22
 800e5c4:	d857      	bhi.n	800e676 <_dtoa_r+0x246>
 800e5c6:	4b5b      	ldr	r3, [pc, #364]	; (800e734 <_dtoa_r+0x304>)
 800e5c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d0:	ec51 0b18 	vmov	r0, r1, d8
 800e5d4:	f7f2 faa2 	bl	8000b1c <__aeabi_dcmplt>
 800e5d8:	2800      	cmp	r0, #0
 800e5da:	d04e      	beq.n	800e67a <_dtoa_r+0x24a>
 800e5dc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	930c      	str	r3, [sp, #48]	; 0x30
 800e5e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e5e6:	1b5b      	subs	r3, r3, r5
 800e5e8:	1e5a      	subs	r2, r3, #1
 800e5ea:	bf45      	ittet	mi
 800e5ec:	f1c3 0301 	rsbmi	r3, r3, #1
 800e5f0:	9305      	strmi	r3, [sp, #20]
 800e5f2:	2300      	movpl	r3, #0
 800e5f4:	2300      	movmi	r3, #0
 800e5f6:	9206      	str	r2, [sp, #24]
 800e5f8:	bf54      	ite	pl
 800e5fa:	9305      	strpl	r3, [sp, #20]
 800e5fc:	9306      	strmi	r3, [sp, #24]
 800e5fe:	f1bb 0f00 	cmp.w	fp, #0
 800e602:	db3c      	blt.n	800e67e <_dtoa_r+0x24e>
 800e604:	9b06      	ldr	r3, [sp, #24]
 800e606:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800e60a:	445b      	add	r3, fp
 800e60c:	9306      	str	r3, [sp, #24]
 800e60e:	2300      	movs	r3, #0
 800e610:	9308      	str	r3, [sp, #32]
 800e612:	9b07      	ldr	r3, [sp, #28]
 800e614:	2b09      	cmp	r3, #9
 800e616:	d868      	bhi.n	800e6ea <_dtoa_r+0x2ba>
 800e618:	2b05      	cmp	r3, #5
 800e61a:	bfc4      	itt	gt
 800e61c:	3b04      	subgt	r3, #4
 800e61e:	9307      	strgt	r3, [sp, #28]
 800e620:	9b07      	ldr	r3, [sp, #28]
 800e622:	f1a3 0302 	sub.w	r3, r3, #2
 800e626:	bfcc      	ite	gt
 800e628:	2500      	movgt	r5, #0
 800e62a:	2501      	movle	r5, #1
 800e62c:	2b03      	cmp	r3, #3
 800e62e:	f200 8085 	bhi.w	800e73c <_dtoa_r+0x30c>
 800e632:	e8df f003 	tbb	[pc, r3]
 800e636:	3b2e      	.short	0x3b2e
 800e638:	5839      	.short	0x5839
 800e63a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800e63e:	441d      	add	r5, r3
 800e640:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e644:	2b20      	cmp	r3, #32
 800e646:	bfc1      	itttt	gt
 800e648:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e64c:	fa08 f803 	lslgt.w	r8, r8, r3
 800e650:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800e654:	fa26 f303 	lsrgt.w	r3, r6, r3
 800e658:	bfd6      	itet	le
 800e65a:	f1c3 0320 	rsble	r3, r3, #32
 800e65e:	ea48 0003 	orrgt.w	r0, r8, r3
 800e662:	fa06 f003 	lslle.w	r0, r6, r3
 800e666:	f7f1 ff6d 	bl	8000544 <__aeabi_ui2d>
 800e66a:	2201      	movs	r2, #1
 800e66c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800e670:	3d01      	subs	r5, #1
 800e672:	920e      	str	r2, [sp, #56]	; 0x38
 800e674:	e76f      	b.n	800e556 <_dtoa_r+0x126>
 800e676:	2301      	movs	r3, #1
 800e678:	e7b3      	b.n	800e5e2 <_dtoa_r+0x1b2>
 800e67a:	900c      	str	r0, [sp, #48]	; 0x30
 800e67c:	e7b2      	b.n	800e5e4 <_dtoa_r+0x1b4>
 800e67e:	9b05      	ldr	r3, [sp, #20]
 800e680:	eba3 030b 	sub.w	r3, r3, fp
 800e684:	9305      	str	r3, [sp, #20]
 800e686:	f1cb 0300 	rsb	r3, fp, #0
 800e68a:	9308      	str	r3, [sp, #32]
 800e68c:	2300      	movs	r3, #0
 800e68e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e690:	e7bf      	b.n	800e612 <_dtoa_r+0x1e2>
 800e692:	2300      	movs	r3, #0
 800e694:	9309      	str	r3, [sp, #36]	; 0x24
 800e696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e698:	2b00      	cmp	r3, #0
 800e69a:	dc52      	bgt.n	800e742 <_dtoa_r+0x312>
 800e69c:	2301      	movs	r3, #1
 800e69e:	9301      	str	r3, [sp, #4]
 800e6a0:	9304      	str	r3, [sp, #16]
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	920a      	str	r2, [sp, #40]	; 0x28
 800e6a6:	e00b      	b.n	800e6c0 <_dtoa_r+0x290>
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	e7f3      	b.n	800e694 <_dtoa_r+0x264>
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	9309      	str	r3, [sp, #36]	; 0x24
 800e6b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6b2:	445b      	add	r3, fp
 800e6b4:	9301      	str	r3, [sp, #4]
 800e6b6:	3301      	adds	r3, #1
 800e6b8:	2b01      	cmp	r3, #1
 800e6ba:	9304      	str	r3, [sp, #16]
 800e6bc:	bfb8      	it	lt
 800e6be:	2301      	movlt	r3, #1
 800e6c0:	69e0      	ldr	r0, [r4, #28]
 800e6c2:	2100      	movs	r1, #0
 800e6c4:	2204      	movs	r2, #4
 800e6c6:	f102 0614 	add.w	r6, r2, #20
 800e6ca:	429e      	cmp	r6, r3
 800e6cc:	d93d      	bls.n	800e74a <_dtoa_r+0x31a>
 800e6ce:	6041      	str	r1, [r0, #4]
 800e6d0:	4620      	mov	r0, r4
 800e6d2:	f000 fd9f 	bl	800f214 <_Balloc>
 800e6d6:	9000      	str	r0, [sp, #0]
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	d139      	bne.n	800e750 <_dtoa_r+0x320>
 800e6dc:	4b16      	ldr	r3, [pc, #88]	; (800e738 <_dtoa_r+0x308>)
 800e6de:	4602      	mov	r2, r0
 800e6e0:	f240 11af 	movw	r1, #431	; 0x1af
 800e6e4:	e6bd      	b.n	800e462 <_dtoa_r+0x32>
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	e7e1      	b.n	800e6ae <_dtoa_r+0x27e>
 800e6ea:	2501      	movs	r5, #1
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	9307      	str	r3, [sp, #28]
 800e6f0:	9509      	str	r5, [sp, #36]	; 0x24
 800e6f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e6f6:	9301      	str	r3, [sp, #4]
 800e6f8:	9304      	str	r3, [sp, #16]
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	2312      	movs	r3, #18
 800e6fe:	e7d1      	b.n	800e6a4 <_dtoa_r+0x274>
 800e700:	636f4361 	.word	0x636f4361
 800e704:	3fd287a7 	.word	0x3fd287a7
 800e708:	8b60c8b3 	.word	0x8b60c8b3
 800e70c:	3fc68a28 	.word	0x3fc68a28
 800e710:	509f79fb 	.word	0x509f79fb
 800e714:	3fd34413 	.word	0x3fd34413
 800e718:	080119e5 	.word	0x080119e5
 800e71c:	080119fc 	.word	0x080119fc
 800e720:	7ff00000 	.word	0x7ff00000
 800e724:	080119e1 	.word	0x080119e1
 800e728:	080119d8 	.word	0x080119d8
 800e72c:	080119b5 	.word	0x080119b5
 800e730:	3ff80000 	.word	0x3ff80000
 800e734:	08011ae8 	.word	0x08011ae8
 800e738:	08011a54 	.word	0x08011a54
 800e73c:	2301      	movs	r3, #1
 800e73e:	9309      	str	r3, [sp, #36]	; 0x24
 800e740:	e7d7      	b.n	800e6f2 <_dtoa_r+0x2c2>
 800e742:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e744:	9301      	str	r3, [sp, #4]
 800e746:	9304      	str	r3, [sp, #16]
 800e748:	e7ba      	b.n	800e6c0 <_dtoa_r+0x290>
 800e74a:	3101      	adds	r1, #1
 800e74c:	0052      	lsls	r2, r2, #1
 800e74e:	e7ba      	b.n	800e6c6 <_dtoa_r+0x296>
 800e750:	69e3      	ldr	r3, [r4, #28]
 800e752:	9a00      	ldr	r2, [sp, #0]
 800e754:	601a      	str	r2, [r3, #0]
 800e756:	9b04      	ldr	r3, [sp, #16]
 800e758:	2b0e      	cmp	r3, #14
 800e75a:	f200 80a8 	bhi.w	800e8ae <_dtoa_r+0x47e>
 800e75e:	2d00      	cmp	r5, #0
 800e760:	f000 80a5 	beq.w	800e8ae <_dtoa_r+0x47e>
 800e764:	f1bb 0f00 	cmp.w	fp, #0
 800e768:	dd38      	ble.n	800e7dc <_dtoa_r+0x3ac>
 800e76a:	4bc0      	ldr	r3, [pc, #768]	; (800ea6c <_dtoa_r+0x63c>)
 800e76c:	f00b 020f 	and.w	r2, fp, #15
 800e770:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e774:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800e778:	e9d3 6700 	ldrd	r6, r7, [r3]
 800e77c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800e780:	d019      	beq.n	800e7b6 <_dtoa_r+0x386>
 800e782:	4bbb      	ldr	r3, [pc, #748]	; (800ea70 <_dtoa_r+0x640>)
 800e784:	ec51 0b18 	vmov	r0, r1, d8
 800e788:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e78c:	f7f2 f87e 	bl	800088c <__aeabi_ddiv>
 800e790:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e794:	f008 080f 	and.w	r8, r8, #15
 800e798:	2503      	movs	r5, #3
 800e79a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ea70 <_dtoa_r+0x640>
 800e79e:	f1b8 0f00 	cmp.w	r8, #0
 800e7a2:	d10a      	bne.n	800e7ba <_dtoa_r+0x38a>
 800e7a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7a8:	4632      	mov	r2, r6
 800e7aa:	463b      	mov	r3, r7
 800e7ac:	f7f2 f86e 	bl	800088c <__aeabi_ddiv>
 800e7b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7b4:	e02b      	b.n	800e80e <_dtoa_r+0x3de>
 800e7b6:	2502      	movs	r5, #2
 800e7b8:	e7ef      	b.n	800e79a <_dtoa_r+0x36a>
 800e7ba:	f018 0f01 	tst.w	r8, #1
 800e7be:	d008      	beq.n	800e7d2 <_dtoa_r+0x3a2>
 800e7c0:	4630      	mov	r0, r6
 800e7c2:	4639      	mov	r1, r7
 800e7c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e7c8:	f7f1 ff36 	bl	8000638 <__aeabi_dmul>
 800e7cc:	3501      	adds	r5, #1
 800e7ce:	4606      	mov	r6, r0
 800e7d0:	460f      	mov	r7, r1
 800e7d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e7d6:	f109 0908 	add.w	r9, r9, #8
 800e7da:	e7e0      	b.n	800e79e <_dtoa_r+0x36e>
 800e7dc:	f000 809f 	beq.w	800e91e <_dtoa_r+0x4ee>
 800e7e0:	f1cb 0600 	rsb	r6, fp, #0
 800e7e4:	4ba1      	ldr	r3, [pc, #644]	; (800ea6c <_dtoa_r+0x63c>)
 800e7e6:	4fa2      	ldr	r7, [pc, #648]	; (800ea70 <_dtoa_r+0x640>)
 800e7e8:	f006 020f 	and.w	r2, r6, #15
 800e7ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f4:	ec51 0b18 	vmov	r0, r1, d8
 800e7f8:	f7f1 ff1e 	bl	8000638 <__aeabi_dmul>
 800e7fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e800:	1136      	asrs	r6, r6, #4
 800e802:	2300      	movs	r3, #0
 800e804:	2502      	movs	r5, #2
 800e806:	2e00      	cmp	r6, #0
 800e808:	d17e      	bne.n	800e908 <_dtoa_r+0x4d8>
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d1d0      	bne.n	800e7b0 <_dtoa_r+0x380>
 800e80e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e810:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e814:	2b00      	cmp	r3, #0
 800e816:	f000 8084 	beq.w	800e922 <_dtoa_r+0x4f2>
 800e81a:	4b96      	ldr	r3, [pc, #600]	; (800ea74 <_dtoa_r+0x644>)
 800e81c:	2200      	movs	r2, #0
 800e81e:	4640      	mov	r0, r8
 800e820:	4649      	mov	r1, r9
 800e822:	f7f2 f97b 	bl	8000b1c <__aeabi_dcmplt>
 800e826:	2800      	cmp	r0, #0
 800e828:	d07b      	beq.n	800e922 <_dtoa_r+0x4f2>
 800e82a:	9b04      	ldr	r3, [sp, #16]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d078      	beq.n	800e922 <_dtoa_r+0x4f2>
 800e830:	9b01      	ldr	r3, [sp, #4]
 800e832:	2b00      	cmp	r3, #0
 800e834:	dd39      	ble.n	800e8aa <_dtoa_r+0x47a>
 800e836:	4b90      	ldr	r3, [pc, #576]	; (800ea78 <_dtoa_r+0x648>)
 800e838:	2200      	movs	r2, #0
 800e83a:	4640      	mov	r0, r8
 800e83c:	4649      	mov	r1, r9
 800e83e:	f7f1 fefb 	bl	8000638 <__aeabi_dmul>
 800e842:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e846:	9e01      	ldr	r6, [sp, #4]
 800e848:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800e84c:	3501      	adds	r5, #1
 800e84e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e852:	4628      	mov	r0, r5
 800e854:	f7f1 fe86 	bl	8000564 <__aeabi_i2d>
 800e858:	4642      	mov	r2, r8
 800e85a:	464b      	mov	r3, r9
 800e85c:	f7f1 feec 	bl	8000638 <__aeabi_dmul>
 800e860:	4b86      	ldr	r3, [pc, #536]	; (800ea7c <_dtoa_r+0x64c>)
 800e862:	2200      	movs	r2, #0
 800e864:	f7f1 fd32 	bl	80002cc <__adddf3>
 800e868:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e86c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e870:	9303      	str	r3, [sp, #12]
 800e872:	2e00      	cmp	r6, #0
 800e874:	d158      	bne.n	800e928 <_dtoa_r+0x4f8>
 800e876:	4b82      	ldr	r3, [pc, #520]	; (800ea80 <_dtoa_r+0x650>)
 800e878:	2200      	movs	r2, #0
 800e87a:	4640      	mov	r0, r8
 800e87c:	4649      	mov	r1, r9
 800e87e:	f7f1 fd23 	bl	80002c8 <__aeabi_dsub>
 800e882:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e886:	4680      	mov	r8, r0
 800e888:	4689      	mov	r9, r1
 800e88a:	f7f2 f965 	bl	8000b58 <__aeabi_dcmpgt>
 800e88e:	2800      	cmp	r0, #0
 800e890:	f040 8296 	bne.w	800edc0 <_dtoa_r+0x990>
 800e894:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e898:	4640      	mov	r0, r8
 800e89a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e89e:	4649      	mov	r1, r9
 800e8a0:	f7f2 f93c 	bl	8000b1c <__aeabi_dcmplt>
 800e8a4:	2800      	cmp	r0, #0
 800e8a6:	f040 8289 	bne.w	800edbc <_dtoa_r+0x98c>
 800e8aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e8ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	f2c0 814e 	blt.w	800eb52 <_dtoa_r+0x722>
 800e8b6:	f1bb 0f0e 	cmp.w	fp, #14
 800e8ba:	f300 814a 	bgt.w	800eb52 <_dtoa_r+0x722>
 800e8be:	4b6b      	ldr	r3, [pc, #428]	; (800ea6c <_dtoa_r+0x63c>)
 800e8c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e8c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e8c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	f280 80dc 	bge.w	800ea88 <_dtoa_r+0x658>
 800e8d0:	9b04      	ldr	r3, [sp, #16]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	f300 80d8 	bgt.w	800ea88 <_dtoa_r+0x658>
 800e8d8:	f040 826f 	bne.w	800edba <_dtoa_r+0x98a>
 800e8dc:	4b68      	ldr	r3, [pc, #416]	; (800ea80 <_dtoa_r+0x650>)
 800e8de:	2200      	movs	r2, #0
 800e8e0:	4640      	mov	r0, r8
 800e8e2:	4649      	mov	r1, r9
 800e8e4:	f7f1 fea8 	bl	8000638 <__aeabi_dmul>
 800e8e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e8ec:	f7f2 f92a 	bl	8000b44 <__aeabi_dcmpge>
 800e8f0:	9e04      	ldr	r6, [sp, #16]
 800e8f2:	4637      	mov	r7, r6
 800e8f4:	2800      	cmp	r0, #0
 800e8f6:	f040 8245 	bne.w	800ed84 <_dtoa_r+0x954>
 800e8fa:	9d00      	ldr	r5, [sp, #0]
 800e8fc:	2331      	movs	r3, #49	; 0x31
 800e8fe:	f805 3b01 	strb.w	r3, [r5], #1
 800e902:	f10b 0b01 	add.w	fp, fp, #1
 800e906:	e241      	b.n	800ed8c <_dtoa_r+0x95c>
 800e908:	07f2      	lsls	r2, r6, #31
 800e90a:	d505      	bpl.n	800e918 <_dtoa_r+0x4e8>
 800e90c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e910:	f7f1 fe92 	bl	8000638 <__aeabi_dmul>
 800e914:	3501      	adds	r5, #1
 800e916:	2301      	movs	r3, #1
 800e918:	1076      	asrs	r6, r6, #1
 800e91a:	3708      	adds	r7, #8
 800e91c:	e773      	b.n	800e806 <_dtoa_r+0x3d6>
 800e91e:	2502      	movs	r5, #2
 800e920:	e775      	b.n	800e80e <_dtoa_r+0x3de>
 800e922:	9e04      	ldr	r6, [sp, #16]
 800e924:	465f      	mov	r7, fp
 800e926:	e792      	b.n	800e84e <_dtoa_r+0x41e>
 800e928:	9900      	ldr	r1, [sp, #0]
 800e92a:	4b50      	ldr	r3, [pc, #320]	; (800ea6c <_dtoa_r+0x63c>)
 800e92c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e930:	4431      	add	r1, r6
 800e932:	9102      	str	r1, [sp, #8]
 800e934:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e936:	eeb0 9a47 	vmov.f32	s18, s14
 800e93a:	eef0 9a67 	vmov.f32	s19, s15
 800e93e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e942:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e946:	2900      	cmp	r1, #0
 800e948:	d044      	beq.n	800e9d4 <_dtoa_r+0x5a4>
 800e94a:	494e      	ldr	r1, [pc, #312]	; (800ea84 <_dtoa_r+0x654>)
 800e94c:	2000      	movs	r0, #0
 800e94e:	f7f1 ff9d 	bl	800088c <__aeabi_ddiv>
 800e952:	ec53 2b19 	vmov	r2, r3, d9
 800e956:	f7f1 fcb7 	bl	80002c8 <__aeabi_dsub>
 800e95a:	9d00      	ldr	r5, [sp, #0]
 800e95c:	ec41 0b19 	vmov	d9, r0, r1
 800e960:	4649      	mov	r1, r9
 800e962:	4640      	mov	r0, r8
 800e964:	f7f2 f918 	bl	8000b98 <__aeabi_d2iz>
 800e968:	4606      	mov	r6, r0
 800e96a:	f7f1 fdfb 	bl	8000564 <__aeabi_i2d>
 800e96e:	4602      	mov	r2, r0
 800e970:	460b      	mov	r3, r1
 800e972:	4640      	mov	r0, r8
 800e974:	4649      	mov	r1, r9
 800e976:	f7f1 fca7 	bl	80002c8 <__aeabi_dsub>
 800e97a:	3630      	adds	r6, #48	; 0x30
 800e97c:	f805 6b01 	strb.w	r6, [r5], #1
 800e980:	ec53 2b19 	vmov	r2, r3, d9
 800e984:	4680      	mov	r8, r0
 800e986:	4689      	mov	r9, r1
 800e988:	f7f2 f8c8 	bl	8000b1c <__aeabi_dcmplt>
 800e98c:	2800      	cmp	r0, #0
 800e98e:	d164      	bne.n	800ea5a <_dtoa_r+0x62a>
 800e990:	4642      	mov	r2, r8
 800e992:	464b      	mov	r3, r9
 800e994:	4937      	ldr	r1, [pc, #220]	; (800ea74 <_dtoa_r+0x644>)
 800e996:	2000      	movs	r0, #0
 800e998:	f7f1 fc96 	bl	80002c8 <__aeabi_dsub>
 800e99c:	ec53 2b19 	vmov	r2, r3, d9
 800e9a0:	f7f2 f8bc 	bl	8000b1c <__aeabi_dcmplt>
 800e9a4:	2800      	cmp	r0, #0
 800e9a6:	f040 80b6 	bne.w	800eb16 <_dtoa_r+0x6e6>
 800e9aa:	9b02      	ldr	r3, [sp, #8]
 800e9ac:	429d      	cmp	r5, r3
 800e9ae:	f43f af7c 	beq.w	800e8aa <_dtoa_r+0x47a>
 800e9b2:	4b31      	ldr	r3, [pc, #196]	; (800ea78 <_dtoa_r+0x648>)
 800e9b4:	ec51 0b19 	vmov	r0, r1, d9
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	f7f1 fe3d 	bl	8000638 <__aeabi_dmul>
 800e9be:	4b2e      	ldr	r3, [pc, #184]	; (800ea78 <_dtoa_r+0x648>)
 800e9c0:	ec41 0b19 	vmov	d9, r0, r1
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	4640      	mov	r0, r8
 800e9c8:	4649      	mov	r1, r9
 800e9ca:	f7f1 fe35 	bl	8000638 <__aeabi_dmul>
 800e9ce:	4680      	mov	r8, r0
 800e9d0:	4689      	mov	r9, r1
 800e9d2:	e7c5      	b.n	800e960 <_dtoa_r+0x530>
 800e9d4:	ec51 0b17 	vmov	r0, r1, d7
 800e9d8:	f7f1 fe2e 	bl	8000638 <__aeabi_dmul>
 800e9dc:	9b02      	ldr	r3, [sp, #8]
 800e9de:	9d00      	ldr	r5, [sp, #0]
 800e9e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800e9e2:	ec41 0b19 	vmov	d9, r0, r1
 800e9e6:	4649      	mov	r1, r9
 800e9e8:	4640      	mov	r0, r8
 800e9ea:	f7f2 f8d5 	bl	8000b98 <__aeabi_d2iz>
 800e9ee:	4606      	mov	r6, r0
 800e9f0:	f7f1 fdb8 	bl	8000564 <__aeabi_i2d>
 800e9f4:	3630      	adds	r6, #48	; 0x30
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	4640      	mov	r0, r8
 800e9fc:	4649      	mov	r1, r9
 800e9fe:	f7f1 fc63 	bl	80002c8 <__aeabi_dsub>
 800ea02:	f805 6b01 	strb.w	r6, [r5], #1
 800ea06:	9b02      	ldr	r3, [sp, #8]
 800ea08:	429d      	cmp	r5, r3
 800ea0a:	4680      	mov	r8, r0
 800ea0c:	4689      	mov	r9, r1
 800ea0e:	f04f 0200 	mov.w	r2, #0
 800ea12:	d124      	bne.n	800ea5e <_dtoa_r+0x62e>
 800ea14:	4b1b      	ldr	r3, [pc, #108]	; (800ea84 <_dtoa_r+0x654>)
 800ea16:	ec51 0b19 	vmov	r0, r1, d9
 800ea1a:	f7f1 fc57 	bl	80002cc <__adddf3>
 800ea1e:	4602      	mov	r2, r0
 800ea20:	460b      	mov	r3, r1
 800ea22:	4640      	mov	r0, r8
 800ea24:	4649      	mov	r1, r9
 800ea26:	f7f2 f897 	bl	8000b58 <__aeabi_dcmpgt>
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	d173      	bne.n	800eb16 <_dtoa_r+0x6e6>
 800ea2e:	ec53 2b19 	vmov	r2, r3, d9
 800ea32:	4914      	ldr	r1, [pc, #80]	; (800ea84 <_dtoa_r+0x654>)
 800ea34:	2000      	movs	r0, #0
 800ea36:	f7f1 fc47 	bl	80002c8 <__aeabi_dsub>
 800ea3a:	4602      	mov	r2, r0
 800ea3c:	460b      	mov	r3, r1
 800ea3e:	4640      	mov	r0, r8
 800ea40:	4649      	mov	r1, r9
 800ea42:	f7f2 f86b 	bl	8000b1c <__aeabi_dcmplt>
 800ea46:	2800      	cmp	r0, #0
 800ea48:	f43f af2f 	beq.w	800e8aa <_dtoa_r+0x47a>
 800ea4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ea4e:	1e6b      	subs	r3, r5, #1
 800ea50:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ea56:	2b30      	cmp	r3, #48	; 0x30
 800ea58:	d0f8      	beq.n	800ea4c <_dtoa_r+0x61c>
 800ea5a:	46bb      	mov	fp, r7
 800ea5c:	e04a      	b.n	800eaf4 <_dtoa_r+0x6c4>
 800ea5e:	4b06      	ldr	r3, [pc, #24]	; (800ea78 <_dtoa_r+0x648>)
 800ea60:	f7f1 fdea 	bl	8000638 <__aeabi_dmul>
 800ea64:	4680      	mov	r8, r0
 800ea66:	4689      	mov	r9, r1
 800ea68:	e7bd      	b.n	800e9e6 <_dtoa_r+0x5b6>
 800ea6a:	bf00      	nop
 800ea6c:	08011ae8 	.word	0x08011ae8
 800ea70:	08011ac0 	.word	0x08011ac0
 800ea74:	3ff00000 	.word	0x3ff00000
 800ea78:	40240000 	.word	0x40240000
 800ea7c:	401c0000 	.word	0x401c0000
 800ea80:	40140000 	.word	0x40140000
 800ea84:	3fe00000 	.word	0x3fe00000
 800ea88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ea8c:	9d00      	ldr	r5, [sp, #0]
 800ea8e:	4642      	mov	r2, r8
 800ea90:	464b      	mov	r3, r9
 800ea92:	4630      	mov	r0, r6
 800ea94:	4639      	mov	r1, r7
 800ea96:	f7f1 fef9 	bl	800088c <__aeabi_ddiv>
 800ea9a:	f7f2 f87d 	bl	8000b98 <__aeabi_d2iz>
 800ea9e:	9001      	str	r0, [sp, #4]
 800eaa0:	f7f1 fd60 	bl	8000564 <__aeabi_i2d>
 800eaa4:	4642      	mov	r2, r8
 800eaa6:	464b      	mov	r3, r9
 800eaa8:	f7f1 fdc6 	bl	8000638 <__aeabi_dmul>
 800eaac:	4602      	mov	r2, r0
 800eaae:	460b      	mov	r3, r1
 800eab0:	4630      	mov	r0, r6
 800eab2:	4639      	mov	r1, r7
 800eab4:	f7f1 fc08 	bl	80002c8 <__aeabi_dsub>
 800eab8:	9e01      	ldr	r6, [sp, #4]
 800eaba:	9f04      	ldr	r7, [sp, #16]
 800eabc:	3630      	adds	r6, #48	; 0x30
 800eabe:	f805 6b01 	strb.w	r6, [r5], #1
 800eac2:	9e00      	ldr	r6, [sp, #0]
 800eac4:	1bae      	subs	r6, r5, r6
 800eac6:	42b7      	cmp	r7, r6
 800eac8:	4602      	mov	r2, r0
 800eaca:	460b      	mov	r3, r1
 800eacc:	d134      	bne.n	800eb38 <_dtoa_r+0x708>
 800eace:	f7f1 fbfd 	bl	80002cc <__adddf3>
 800ead2:	4642      	mov	r2, r8
 800ead4:	464b      	mov	r3, r9
 800ead6:	4606      	mov	r6, r0
 800ead8:	460f      	mov	r7, r1
 800eada:	f7f2 f83d 	bl	8000b58 <__aeabi_dcmpgt>
 800eade:	b9c8      	cbnz	r0, 800eb14 <_dtoa_r+0x6e4>
 800eae0:	4642      	mov	r2, r8
 800eae2:	464b      	mov	r3, r9
 800eae4:	4630      	mov	r0, r6
 800eae6:	4639      	mov	r1, r7
 800eae8:	f7f2 f80e 	bl	8000b08 <__aeabi_dcmpeq>
 800eaec:	b110      	cbz	r0, 800eaf4 <_dtoa_r+0x6c4>
 800eaee:	9b01      	ldr	r3, [sp, #4]
 800eaf0:	07db      	lsls	r3, r3, #31
 800eaf2:	d40f      	bmi.n	800eb14 <_dtoa_r+0x6e4>
 800eaf4:	4651      	mov	r1, sl
 800eaf6:	4620      	mov	r0, r4
 800eaf8:	f000 fbcc 	bl	800f294 <_Bfree>
 800eafc:	2300      	movs	r3, #0
 800eafe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eb00:	702b      	strb	r3, [r5, #0]
 800eb02:	f10b 0301 	add.w	r3, fp, #1
 800eb06:	6013      	str	r3, [r2, #0]
 800eb08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	f43f ace2 	beq.w	800e4d4 <_dtoa_r+0xa4>
 800eb10:	601d      	str	r5, [r3, #0]
 800eb12:	e4df      	b.n	800e4d4 <_dtoa_r+0xa4>
 800eb14:	465f      	mov	r7, fp
 800eb16:	462b      	mov	r3, r5
 800eb18:	461d      	mov	r5, r3
 800eb1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb1e:	2a39      	cmp	r2, #57	; 0x39
 800eb20:	d106      	bne.n	800eb30 <_dtoa_r+0x700>
 800eb22:	9a00      	ldr	r2, [sp, #0]
 800eb24:	429a      	cmp	r2, r3
 800eb26:	d1f7      	bne.n	800eb18 <_dtoa_r+0x6e8>
 800eb28:	9900      	ldr	r1, [sp, #0]
 800eb2a:	2230      	movs	r2, #48	; 0x30
 800eb2c:	3701      	adds	r7, #1
 800eb2e:	700a      	strb	r2, [r1, #0]
 800eb30:	781a      	ldrb	r2, [r3, #0]
 800eb32:	3201      	adds	r2, #1
 800eb34:	701a      	strb	r2, [r3, #0]
 800eb36:	e790      	b.n	800ea5a <_dtoa_r+0x62a>
 800eb38:	4ba3      	ldr	r3, [pc, #652]	; (800edc8 <_dtoa_r+0x998>)
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	f7f1 fd7c 	bl	8000638 <__aeabi_dmul>
 800eb40:	2200      	movs	r2, #0
 800eb42:	2300      	movs	r3, #0
 800eb44:	4606      	mov	r6, r0
 800eb46:	460f      	mov	r7, r1
 800eb48:	f7f1 ffde 	bl	8000b08 <__aeabi_dcmpeq>
 800eb4c:	2800      	cmp	r0, #0
 800eb4e:	d09e      	beq.n	800ea8e <_dtoa_r+0x65e>
 800eb50:	e7d0      	b.n	800eaf4 <_dtoa_r+0x6c4>
 800eb52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eb54:	2a00      	cmp	r2, #0
 800eb56:	f000 80ca 	beq.w	800ecee <_dtoa_r+0x8be>
 800eb5a:	9a07      	ldr	r2, [sp, #28]
 800eb5c:	2a01      	cmp	r2, #1
 800eb5e:	f300 80ad 	bgt.w	800ecbc <_dtoa_r+0x88c>
 800eb62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eb64:	2a00      	cmp	r2, #0
 800eb66:	f000 80a5 	beq.w	800ecb4 <_dtoa_r+0x884>
 800eb6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800eb6e:	9e08      	ldr	r6, [sp, #32]
 800eb70:	9d05      	ldr	r5, [sp, #20]
 800eb72:	9a05      	ldr	r2, [sp, #20]
 800eb74:	441a      	add	r2, r3
 800eb76:	9205      	str	r2, [sp, #20]
 800eb78:	9a06      	ldr	r2, [sp, #24]
 800eb7a:	2101      	movs	r1, #1
 800eb7c:	441a      	add	r2, r3
 800eb7e:	4620      	mov	r0, r4
 800eb80:	9206      	str	r2, [sp, #24]
 800eb82:	f000 fc3d 	bl	800f400 <__i2b>
 800eb86:	4607      	mov	r7, r0
 800eb88:	b165      	cbz	r5, 800eba4 <_dtoa_r+0x774>
 800eb8a:	9b06      	ldr	r3, [sp, #24]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	dd09      	ble.n	800eba4 <_dtoa_r+0x774>
 800eb90:	42ab      	cmp	r3, r5
 800eb92:	9a05      	ldr	r2, [sp, #20]
 800eb94:	bfa8      	it	ge
 800eb96:	462b      	movge	r3, r5
 800eb98:	1ad2      	subs	r2, r2, r3
 800eb9a:	9205      	str	r2, [sp, #20]
 800eb9c:	9a06      	ldr	r2, [sp, #24]
 800eb9e:	1aed      	subs	r5, r5, r3
 800eba0:	1ad3      	subs	r3, r2, r3
 800eba2:	9306      	str	r3, [sp, #24]
 800eba4:	9b08      	ldr	r3, [sp, #32]
 800eba6:	b1f3      	cbz	r3, 800ebe6 <_dtoa_r+0x7b6>
 800eba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	f000 80a3 	beq.w	800ecf6 <_dtoa_r+0x8c6>
 800ebb0:	2e00      	cmp	r6, #0
 800ebb2:	dd10      	ble.n	800ebd6 <_dtoa_r+0x7a6>
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	4632      	mov	r2, r6
 800ebb8:	4620      	mov	r0, r4
 800ebba:	f000 fce1 	bl	800f580 <__pow5mult>
 800ebbe:	4652      	mov	r2, sl
 800ebc0:	4601      	mov	r1, r0
 800ebc2:	4607      	mov	r7, r0
 800ebc4:	4620      	mov	r0, r4
 800ebc6:	f000 fc31 	bl	800f42c <__multiply>
 800ebca:	4651      	mov	r1, sl
 800ebcc:	4680      	mov	r8, r0
 800ebce:	4620      	mov	r0, r4
 800ebd0:	f000 fb60 	bl	800f294 <_Bfree>
 800ebd4:	46c2      	mov	sl, r8
 800ebd6:	9b08      	ldr	r3, [sp, #32]
 800ebd8:	1b9a      	subs	r2, r3, r6
 800ebda:	d004      	beq.n	800ebe6 <_dtoa_r+0x7b6>
 800ebdc:	4651      	mov	r1, sl
 800ebde:	4620      	mov	r0, r4
 800ebe0:	f000 fcce 	bl	800f580 <__pow5mult>
 800ebe4:	4682      	mov	sl, r0
 800ebe6:	2101      	movs	r1, #1
 800ebe8:	4620      	mov	r0, r4
 800ebea:	f000 fc09 	bl	800f400 <__i2b>
 800ebee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	4606      	mov	r6, r0
 800ebf4:	f340 8081 	ble.w	800ecfa <_dtoa_r+0x8ca>
 800ebf8:	461a      	mov	r2, r3
 800ebfa:	4601      	mov	r1, r0
 800ebfc:	4620      	mov	r0, r4
 800ebfe:	f000 fcbf 	bl	800f580 <__pow5mult>
 800ec02:	9b07      	ldr	r3, [sp, #28]
 800ec04:	2b01      	cmp	r3, #1
 800ec06:	4606      	mov	r6, r0
 800ec08:	dd7a      	ble.n	800ed00 <_dtoa_r+0x8d0>
 800ec0a:	f04f 0800 	mov.w	r8, #0
 800ec0e:	6933      	ldr	r3, [r6, #16]
 800ec10:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ec14:	6918      	ldr	r0, [r3, #16]
 800ec16:	f000 fba5 	bl	800f364 <__hi0bits>
 800ec1a:	f1c0 0020 	rsb	r0, r0, #32
 800ec1e:	9b06      	ldr	r3, [sp, #24]
 800ec20:	4418      	add	r0, r3
 800ec22:	f010 001f 	ands.w	r0, r0, #31
 800ec26:	f000 8094 	beq.w	800ed52 <_dtoa_r+0x922>
 800ec2a:	f1c0 0320 	rsb	r3, r0, #32
 800ec2e:	2b04      	cmp	r3, #4
 800ec30:	f340 8085 	ble.w	800ed3e <_dtoa_r+0x90e>
 800ec34:	9b05      	ldr	r3, [sp, #20]
 800ec36:	f1c0 001c 	rsb	r0, r0, #28
 800ec3a:	4403      	add	r3, r0
 800ec3c:	9305      	str	r3, [sp, #20]
 800ec3e:	9b06      	ldr	r3, [sp, #24]
 800ec40:	4403      	add	r3, r0
 800ec42:	4405      	add	r5, r0
 800ec44:	9306      	str	r3, [sp, #24]
 800ec46:	9b05      	ldr	r3, [sp, #20]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	dd05      	ble.n	800ec58 <_dtoa_r+0x828>
 800ec4c:	4651      	mov	r1, sl
 800ec4e:	461a      	mov	r2, r3
 800ec50:	4620      	mov	r0, r4
 800ec52:	f000 fcef 	bl	800f634 <__lshift>
 800ec56:	4682      	mov	sl, r0
 800ec58:	9b06      	ldr	r3, [sp, #24]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	dd05      	ble.n	800ec6a <_dtoa_r+0x83a>
 800ec5e:	4631      	mov	r1, r6
 800ec60:	461a      	mov	r2, r3
 800ec62:	4620      	mov	r0, r4
 800ec64:	f000 fce6 	bl	800f634 <__lshift>
 800ec68:	4606      	mov	r6, r0
 800ec6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d072      	beq.n	800ed56 <_dtoa_r+0x926>
 800ec70:	4631      	mov	r1, r6
 800ec72:	4650      	mov	r0, sl
 800ec74:	f000 fd4a 	bl	800f70c <__mcmp>
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	da6c      	bge.n	800ed56 <_dtoa_r+0x926>
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	4651      	mov	r1, sl
 800ec80:	220a      	movs	r2, #10
 800ec82:	4620      	mov	r0, r4
 800ec84:	f000 fb28 	bl	800f2d8 <__multadd>
 800ec88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec8a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ec8e:	4682      	mov	sl, r0
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	f000 81b0 	beq.w	800eff6 <_dtoa_r+0xbc6>
 800ec96:	2300      	movs	r3, #0
 800ec98:	4639      	mov	r1, r7
 800ec9a:	220a      	movs	r2, #10
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	f000 fb1b 	bl	800f2d8 <__multadd>
 800eca2:	9b01      	ldr	r3, [sp, #4]
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	4607      	mov	r7, r0
 800eca8:	f300 8096 	bgt.w	800edd8 <_dtoa_r+0x9a8>
 800ecac:	9b07      	ldr	r3, [sp, #28]
 800ecae:	2b02      	cmp	r3, #2
 800ecb0:	dc59      	bgt.n	800ed66 <_dtoa_r+0x936>
 800ecb2:	e091      	b.n	800edd8 <_dtoa_r+0x9a8>
 800ecb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ecb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ecba:	e758      	b.n	800eb6e <_dtoa_r+0x73e>
 800ecbc:	9b04      	ldr	r3, [sp, #16]
 800ecbe:	1e5e      	subs	r6, r3, #1
 800ecc0:	9b08      	ldr	r3, [sp, #32]
 800ecc2:	42b3      	cmp	r3, r6
 800ecc4:	bfbf      	itttt	lt
 800ecc6:	9b08      	ldrlt	r3, [sp, #32]
 800ecc8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ecca:	9608      	strlt	r6, [sp, #32]
 800eccc:	1af3      	sublt	r3, r6, r3
 800ecce:	bfb4      	ite	lt
 800ecd0:	18d2      	addlt	r2, r2, r3
 800ecd2:	1b9e      	subge	r6, r3, r6
 800ecd4:	9b04      	ldr	r3, [sp, #16]
 800ecd6:	bfbc      	itt	lt
 800ecd8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ecda:	2600      	movlt	r6, #0
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	bfb7      	itett	lt
 800ece0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ece4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ece8:	1a9d      	sublt	r5, r3, r2
 800ecea:	2300      	movlt	r3, #0
 800ecec:	e741      	b.n	800eb72 <_dtoa_r+0x742>
 800ecee:	9e08      	ldr	r6, [sp, #32]
 800ecf0:	9d05      	ldr	r5, [sp, #20]
 800ecf2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ecf4:	e748      	b.n	800eb88 <_dtoa_r+0x758>
 800ecf6:	9a08      	ldr	r2, [sp, #32]
 800ecf8:	e770      	b.n	800ebdc <_dtoa_r+0x7ac>
 800ecfa:	9b07      	ldr	r3, [sp, #28]
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	dc19      	bgt.n	800ed34 <_dtoa_r+0x904>
 800ed00:	9b02      	ldr	r3, [sp, #8]
 800ed02:	b9bb      	cbnz	r3, 800ed34 <_dtoa_r+0x904>
 800ed04:	9b03      	ldr	r3, [sp, #12]
 800ed06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed0a:	b99b      	cbnz	r3, 800ed34 <_dtoa_r+0x904>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ed12:	0d1b      	lsrs	r3, r3, #20
 800ed14:	051b      	lsls	r3, r3, #20
 800ed16:	b183      	cbz	r3, 800ed3a <_dtoa_r+0x90a>
 800ed18:	9b05      	ldr	r3, [sp, #20]
 800ed1a:	3301      	adds	r3, #1
 800ed1c:	9305      	str	r3, [sp, #20]
 800ed1e:	9b06      	ldr	r3, [sp, #24]
 800ed20:	3301      	adds	r3, #1
 800ed22:	9306      	str	r3, [sp, #24]
 800ed24:	f04f 0801 	mov.w	r8, #1
 800ed28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	f47f af6f 	bne.w	800ec0e <_dtoa_r+0x7de>
 800ed30:	2001      	movs	r0, #1
 800ed32:	e774      	b.n	800ec1e <_dtoa_r+0x7ee>
 800ed34:	f04f 0800 	mov.w	r8, #0
 800ed38:	e7f6      	b.n	800ed28 <_dtoa_r+0x8f8>
 800ed3a:	4698      	mov	r8, r3
 800ed3c:	e7f4      	b.n	800ed28 <_dtoa_r+0x8f8>
 800ed3e:	d082      	beq.n	800ec46 <_dtoa_r+0x816>
 800ed40:	9a05      	ldr	r2, [sp, #20]
 800ed42:	331c      	adds	r3, #28
 800ed44:	441a      	add	r2, r3
 800ed46:	9205      	str	r2, [sp, #20]
 800ed48:	9a06      	ldr	r2, [sp, #24]
 800ed4a:	441a      	add	r2, r3
 800ed4c:	441d      	add	r5, r3
 800ed4e:	9206      	str	r2, [sp, #24]
 800ed50:	e779      	b.n	800ec46 <_dtoa_r+0x816>
 800ed52:	4603      	mov	r3, r0
 800ed54:	e7f4      	b.n	800ed40 <_dtoa_r+0x910>
 800ed56:	9b04      	ldr	r3, [sp, #16]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	dc37      	bgt.n	800edcc <_dtoa_r+0x99c>
 800ed5c:	9b07      	ldr	r3, [sp, #28]
 800ed5e:	2b02      	cmp	r3, #2
 800ed60:	dd34      	ble.n	800edcc <_dtoa_r+0x99c>
 800ed62:	9b04      	ldr	r3, [sp, #16]
 800ed64:	9301      	str	r3, [sp, #4]
 800ed66:	9b01      	ldr	r3, [sp, #4]
 800ed68:	b963      	cbnz	r3, 800ed84 <_dtoa_r+0x954>
 800ed6a:	4631      	mov	r1, r6
 800ed6c:	2205      	movs	r2, #5
 800ed6e:	4620      	mov	r0, r4
 800ed70:	f000 fab2 	bl	800f2d8 <__multadd>
 800ed74:	4601      	mov	r1, r0
 800ed76:	4606      	mov	r6, r0
 800ed78:	4650      	mov	r0, sl
 800ed7a:	f000 fcc7 	bl	800f70c <__mcmp>
 800ed7e:	2800      	cmp	r0, #0
 800ed80:	f73f adbb 	bgt.w	800e8fa <_dtoa_r+0x4ca>
 800ed84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed86:	9d00      	ldr	r5, [sp, #0]
 800ed88:	ea6f 0b03 	mvn.w	fp, r3
 800ed8c:	f04f 0800 	mov.w	r8, #0
 800ed90:	4631      	mov	r1, r6
 800ed92:	4620      	mov	r0, r4
 800ed94:	f000 fa7e 	bl	800f294 <_Bfree>
 800ed98:	2f00      	cmp	r7, #0
 800ed9a:	f43f aeab 	beq.w	800eaf4 <_dtoa_r+0x6c4>
 800ed9e:	f1b8 0f00 	cmp.w	r8, #0
 800eda2:	d005      	beq.n	800edb0 <_dtoa_r+0x980>
 800eda4:	45b8      	cmp	r8, r7
 800eda6:	d003      	beq.n	800edb0 <_dtoa_r+0x980>
 800eda8:	4641      	mov	r1, r8
 800edaa:	4620      	mov	r0, r4
 800edac:	f000 fa72 	bl	800f294 <_Bfree>
 800edb0:	4639      	mov	r1, r7
 800edb2:	4620      	mov	r0, r4
 800edb4:	f000 fa6e 	bl	800f294 <_Bfree>
 800edb8:	e69c      	b.n	800eaf4 <_dtoa_r+0x6c4>
 800edba:	2600      	movs	r6, #0
 800edbc:	4637      	mov	r7, r6
 800edbe:	e7e1      	b.n	800ed84 <_dtoa_r+0x954>
 800edc0:	46bb      	mov	fp, r7
 800edc2:	4637      	mov	r7, r6
 800edc4:	e599      	b.n	800e8fa <_dtoa_r+0x4ca>
 800edc6:	bf00      	nop
 800edc8:	40240000 	.word	0x40240000
 800edcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edce:	2b00      	cmp	r3, #0
 800edd0:	f000 80c8 	beq.w	800ef64 <_dtoa_r+0xb34>
 800edd4:	9b04      	ldr	r3, [sp, #16]
 800edd6:	9301      	str	r3, [sp, #4]
 800edd8:	2d00      	cmp	r5, #0
 800edda:	dd05      	ble.n	800ede8 <_dtoa_r+0x9b8>
 800eddc:	4639      	mov	r1, r7
 800edde:	462a      	mov	r2, r5
 800ede0:	4620      	mov	r0, r4
 800ede2:	f000 fc27 	bl	800f634 <__lshift>
 800ede6:	4607      	mov	r7, r0
 800ede8:	f1b8 0f00 	cmp.w	r8, #0
 800edec:	d05b      	beq.n	800eea6 <_dtoa_r+0xa76>
 800edee:	6879      	ldr	r1, [r7, #4]
 800edf0:	4620      	mov	r0, r4
 800edf2:	f000 fa0f 	bl	800f214 <_Balloc>
 800edf6:	4605      	mov	r5, r0
 800edf8:	b928      	cbnz	r0, 800ee06 <_dtoa_r+0x9d6>
 800edfa:	4b83      	ldr	r3, [pc, #524]	; (800f008 <_dtoa_r+0xbd8>)
 800edfc:	4602      	mov	r2, r0
 800edfe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ee02:	f7ff bb2e 	b.w	800e462 <_dtoa_r+0x32>
 800ee06:	693a      	ldr	r2, [r7, #16]
 800ee08:	3202      	adds	r2, #2
 800ee0a:	0092      	lsls	r2, r2, #2
 800ee0c:	f107 010c 	add.w	r1, r7, #12
 800ee10:	300c      	adds	r0, #12
 800ee12:	f7ff fa76 	bl	800e302 <memcpy>
 800ee16:	2201      	movs	r2, #1
 800ee18:	4629      	mov	r1, r5
 800ee1a:	4620      	mov	r0, r4
 800ee1c:	f000 fc0a 	bl	800f634 <__lshift>
 800ee20:	9b00      	ldr	r3, [sp, #0]
 800ee22:	3301      	adds	r3, #1
 800ee24:	9304      	str	r3, [sp, #16]
 800ee26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee2a:	4413      	add	r3, r2
 800ee2c:	9308      	str	r3, [sp, #32]
 800ee2e:	9b02      	ldr	r3, [sp, #8]
 800ee30:	f003 0301 	and.w	r3, r3, #1
 800ee34:	46b8      	mov	r8, r7
 800ee36:	9306      	str	r3, [sp, #24]
 800ee38:	4607      	mov	r7, r0
 800ee3a:	9b04      	ldr	r3, [sp, #16]
 800ee3c:	4631      	mov	r1, r6
 800ee3e:	3b01      	subs	r3, #1
 800ee40:	4650      	mov	r0, sl
 800ee42:	9301      	str	r3, [sp, #4]
 800ee44:	f7ff fa6b 	bl	800e31e <quorem>
 800ee48:	4641      	mov	r1, r8
 800ee4a:	9002      	str	r0, [sp, #8]
 800ee4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ee50:	4650      	mov	r0, sl
 800ee52:	f000 fc5b 	bl	800f70c <__mcmp>
 800ee56:	463a      	mov	r2, r7
 800ee58:	9005      	str	r0, [sp, #20]
 800ee5a:	4631      	mov	r1, r6
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	f000 fc71 	bl	800f744 <__mdiff>
 800ee62:	68c2      	ldr	r2, [r0, #12]
 800ee64:	4605      	mov	r5, r0
 800ee66:	bb02      	cbnz	r2, 800eeaa <_dtoa_r+0xa7a>
 800ee68:	4601      	mov	r1, r0
 800ee6a:	4650      	mov	r0, sl
 800ee6c:	f000 fc4e 	bl	800f70c <__mcmp>
 800ee70:	4602      	mov	r2, r0
 800ee72:	4629      	mov	r1, r5
 800ee74:	4620      	mov	r0, r4
 800ee76:	9209      	str	r2, [sp, #36]	; 0x24
 800ee78:	f000 fa0c 	bl	800f294 <_Bfree>
 800ee7c:	9b07      	ldr	r3, [sp, #28]
 800ee7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee80:	9d04      	ldr	r5, [sp, #16]
 800ee82:	ea43 0102 	orr.w	r1, r3, r2
 800ee86:	9b06      	ldr	r3, [sp, #24]
 800ee88:	4319      	orrs	r1, r3
 800ee8a:	d110      	bne.n	800eeae <_dtoa_r+0xa7e>
 800ee8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ee90:	d029      	beq.n	800eee6 <_dtoa_r+0xab6>
 800ee92:	9b05      	ldr	r3, [sp, #20]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	dd02      	ble.n	800ee9e <_dtoa_r+0xa6e>
 800ee98:	9b02      	ldr	r3, [sp, #8]
 800ee9a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ee9e:	9b01      	ldr	r3, [sp, #4]
 800eea0:	f883 9000 	strb.w	r9, [r3]
 800eea4:	e774      	b.n	800ed90 <_dtoa_r+0x960>
 800eea6:	4638      	mov	r0, r7
 800eea8:	e7ba      	b.n	800ee20 <_dtoa_r+0x9f0>
 800eeaa:	2201      	movs	r2, #1
 800eeac:	e7e1      	b.n	800ee72 <_dtoa_r+0xa42>
 800eeae:	9b05      	ldr	r3, [sp, #20]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	db04      	blt.n	800eebe <_dtoa_r+0xa8e>
 800eeb4:	9907      	ldr	r1, [sp, #28]
 800eeb6:	430b      	orrs	r3, r1
 800eeb8:	9906      	ldr	r1, [sp, #24]
 800eeba:	430b      	orrs	r3, r1
 800eebc:	d120      	bne.n	800ef00 <_dtoa_r+0xad0>
 800eebe:	2a00      	cmp	r2, #0
 800eec0:	dded      	ble.n	800ee9e <_dtoa_r+0xa6e>
 800eec2:	4651      	mov	r1, sl
 800eec4:	2201      	movs	r2, #1
 800eec6:	4620      	mov	r0, r4
 800eec8:	f000 fbb4 	bl	800f634 <__lshift>
 800eecc:	4631      	mov	r1, r6
 800eece:	4682      	mov	sl, r0
 800eed0:	f000 fc1c 	bl	800f70c <__mcmp>
 800eed4:	2800      	cmp	r0, #0
 800eed6:	dc03      	bgt.n	800eee0 <_dtoa_r+0xab0>
 800eed8:	d1e1      	bne.n	800ee9e <_dtoa_r+0xa6e>
 800eeda:	f019 0f01 	tst.w	r9, #1
 800eede:	d0de      	beq.n	800ee9e <_dtoa_r+0xa6e>
 800eee0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800eee4:	d1d8      	bne.n	800ee98 <_dtoa_r+0xa68>
 800eee6:	9a01      	ldr	r2, [sp, #4]
 800eee8:	2339      	movs	r3, #57	; 0x39
 800eeea:	7013      	strb	r3, [r2, #0]
 800eeec:	462b      	mov	r3, r5
 800eeee:	461d      	mov	r5, r3
 800eef0:	3b01      	subs	r3, #1
 800eef2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800eef6:	2a39      	cmp	r2, #57	; 0x39
 800eef8:	d06c      	beq.n	800efd4 <_dtoa_r+0xba4>
 800eefa:	3201      	adds	r2, #1
 800eefc:	701a      	strb	r2, [r3, #0]
 800eefe:	e747      	b.n	800ed90 <_dtoa_r+0x960>
 800ef00:	2a00      	cmp	r2, #0
 800ef02:	dd07      	ble.n	800ef14 <_dtoa_r+0xae4>
 800ef04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ef08:	d0ed      	beq.n	800eee6 <_dtoa_r+0xab6>
 800ef0a:	9a01      	ldr	r2, [sp, #4]
 800ef0c:	f109 0301 	add.w	r3, r9, #1
 800ef10:	7013      	strb	r3, [r2, #0]
 800ef12:	e73d      	b.n	800ed90 <_dtoa_r+0x960>
 800ef14:	9b04      	ldr	r3, [sp, #16]
 800ef16:	9a08      	ldr	r2, [sp, #32]
 800ef18:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ef1c:	4293      	cmp	r3, r2
 800ef1e:	d043      	beq.n	800efa8 <_dtoa_r+0xb78>
 800ef20:	4651      	mov	r1, sl
 800ef22:	2300      	movs	r3, #0
 800ef24:	220a      	movs	r2, #10
 800ef26:	4620      	mov	r0, r4
 800ef28:	f000 f9d6 	bl	800f2d8 <__multadd>
 800ef2c:	45b8      	cmp	r8, r7
 800ef2e:	4682      	mov	sl, r0
 800ef30:	f04f 0300 	mov.w	r3, #0
 800ef34:	f04f 020a 	mov.w	r2, #10
 800ef38:	4641      	mov	r1, r8
 800ef3a:	4620      	mov	r0, r4
 800ef3c:	d107      	bne.n	800ef4e <_dtoa_r+0xb1e>
 800ef3e:	f000 f9cb 	bl	800f2d8 <__multadd>
 800ef42:	4680      	mov	r8, r0
 800ef44:	4607      	mov	r7, r0
 800ef46:	9b04      	ldr	r3, [sp, #16]
 800ef48:	3301      	adds	r3, #1
 800ef4a:	9304      	str	r3, [sp, #16]
 800ef4c:	e775      	b.n	800ee3a <_dtoa_r+0xa0a>
 800ef4e:	f000 f9c3 	bl	800f2d8 <__multadd>
 800ef52:	4639      	mov	r1, r7
 800ef54:	4680      	mov	r8, r0
 800ef56:	2300      	movs	r3, #0
 800ef58:	220a      	movs	r2, #10
 800ef5a:	4620      	mov	r0, r4
 800ef5c:	f000 f9bc 	bl	800f2d8 <__multadd>
 800ef60:	4607      	mov	r7, r0
 800ef62:	e7f0      	b.n	800ef46 <_dtoa_r+0xb16>
 800ef64:	9b04      	ldr	r3, [sp, #16]
 800ef66:	9301      	str	r3, [sp, #4]
 800ef68:	9d00      	ldr	r5, [sp, #0]
 800ef6a:	4631      	mov	r1, r6
 800ef6c:	4650      	mov	r0, sl
 800ef6e:	f7ff f9d6 	bl	800e31e <quorem>
 800ef72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ef76:	9b00      	ldr	r3, [sp, #0]
 800ef78:	f805 9b01 	strb.w	r9, [r5], #1
 800ef7c:	1aea      	subs	r2, r5, r3
 800ef7e:	9b01      	ldr	r3, [sp, #4]
 800ef80:	4293      	cmp	r3, r2
 800ef82:	dd07      	ble.n	800ef94 <_dtoa_r+0xb64>
 800ef84:	4651      	mov	r1, sl
 800ef86:	2300      	movs	r3, #0
 800ef88:	220a      	movs	r2, #10
 800ef8a:	4620      	mov	r0, r4
 800ef8c:	f000 f9a4 	bl	800f2d8 <__multadd>
 800ef90:	4682      	mov	sl, r0
 800ef92:	e7ea      	b.n	800ef6a <_dtoa_r+0xb3a>
 800ef94:	9b01      	ldr	r3, [sp, #4]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	bfc8      	it	gt
 800ef9a:	461d      	movgt	r5, r3
 800ef9c:	9b00      	ldr	r3, [sp, #0]
 800ef9e:	bfd8      	it	le
 800efa0:	2501      	movle	r5, #1
 800efa2:	441d      	add	r5, r3
 800efa4:	f04f 0800 	mov.w	r8, #0
 800efa8:	4651      	mov	r1, sl
 800efaa:	2201      	movs	r2, #1
 800efac:	4620      	mov	r0, r4
 800efae:	f000 fb41 	bl	800f634 <__lshift>
 800efb2:	4631      	mov	r1, r6
 800efb4:	4682      	mov	sl, r0
 800efb6:	f000 fba9 	bl	800f70c <__mcmp>
 800efba:	2800      	cmp	r0, #0
 800efbc:	dc96      	bgt.n	800eeec <_dtoa_r+0xabc>
 800efbe:	d102      	bne.n	800efc6 <_dtoa_r+0xb96>
 800efc0:	f019 0f01 	tst.w	r9, #1
 800efc4:	d192      	bne.n	800eeec <_dtoa_r+0xabc>
 800efc6:	462b      	mov	r3, r5
 800efc8:	461d      	mov	r5, r3
 800efca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800efce:	2a30      	cmp	r2, #48	; 0x30
 800efd0:	d0fa      	beq.n	800efc8 <_dtoa_r+0xb98>
 800efd2:	e6dd      	b.n	800ed90 <_dtoa_r+0x960>
 800efd4:	9a00      	ldr	r2, [sp, #0]
 800efd6:	429a      	cmp	r2, r3
 800efd8:	d189      	bne.n	800eeee <_dtoa_r+0xabe>
 800efda:	f10b 0b01 	add.w	fp, fp, #1
 800efde:	2331      	movs	r3, #49	; 0x31
 800efe0:	e796      	b.n	800ef10 <_dtoa_r+0xae0>
 800efe2:	4b0a      	ldr	r3, [pc, #40]	; (800f00c <_dtoa_r+0xbdc>)
 800efe4:	f7ff ba99 	b.w	800e51a <_dtoa_r+0xea>
 800efe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800efea:	2b00      	cmp	r3, #0
 800efec:	f47f aa6d 	bne.w	800e4ca <_dtoa_r+0x9a>
 800eff0:	4b07      	ldr	r3, [pc, #28]	; (800f010 <_dtoa_r+0xbe0>)
 800eff2:	f7ff ba92 	b.w	800e51a <_dtoa_r+0xea>
 800eff6:	9b01      	ldr	r3, [sp, #4]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	dcb5      	bgt.n	800ef68 <_dtoa_r+0xb38>
 800effc:	9b07      	ldr	r3, [sp, #28]
 800effe:	2b02      	cmp	r3, #2
 800f000:	f73f aeb1 	bgt.w	800ed66 <_dtoa_r+0x936>
 800f004:	e7b0      	b.n	800ef68 <_dtoa_r+0xb38>
 800f006:	bf00      	nop
 800f008:	08011a54 	.word	0x08011a54
 800f00c:	080119b4 	.word	0x080119b4
 800f010:	080119d8 	.word	0x080119d8

0800f014 <_free_r>:
 800f014:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f016:	2900      	cmp	r1, #0
 800f018:	d044      	beq.n	800f0a4 <_free_r+0x90>
 800f01a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f01e:	9001      	str	r0, [sp, #4]
 800f020:	2b00      	cmp	r3, #0
 800f022:	f1a1 0404 	sub.w	r4, r1, #4
 800f026:	bfb8      	it	lt
 800f028:	18e4      	addlt	r4, r4, r3
 800f02a:	f000 f8e7 	bl	800f1fc <__malloc_lock>
 800f02e:	4a1e      	ldr	r2, [pc, #120]	; (800f0a8 <_free_r+0x94>)
 800f030:	9801      	ldr	r0, [sp, #4]
 800f032:	6813      	ldr	r3, [r2, #0]
 800f034:	b933      	cbnz	r3, 800f044 <_free_r+0x30>
 800f036:	6063      	str	r3, [r4, #4]
 800f038:	6014      	str	r4, [r2, #0]
 800f03a:	b003      	add	sp, #12
 800f03c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f040:	f000 b8e2 	b.w	800f208 <__malloc_unlock>
 800f044:	42a3      	cmp	r3, r4
 800f046:	d908      	bls.n	800f05a <_free_r+0x46>
 800f048:	6825      	ldr	r5, [r4, #0]
 800f04a:	1961      	adds	r1, r4, r5
 800f04c:	428b      	cmp	r3, r1
 800f04e:	bf01      	itttt	eq
 800f050:	6819      	ldreq	r1, [r3, #0]
 800f052:	685b      	ldreq	r3, [r3, #4]
 800f054:	1949      	addeq	r1, r1, r5
 800f056:	6021      	streq	r1, [r4, #0]
 800f058:	e7ed      	b.n	800f036 <_free_r+0x22>
 800f05a:	461a      	mov	r2, r3
 800f05c:	685b      	ldr	r3, [r3, #4]
 800f05e:	b10b      	cbz	r3, 800f064 <_free_r+0x50>
 800f060:	42a3      	cmp	r3, r4
 800f062:	d9fa      	bls.n	800f05a <_free_r+0x46>
 800f064:	6811      	ldr	r1, [r2, #0]
 800f066:	1855      	adds	r5, r2, r1
 800f068:	42a5      	cmp	r5, r4
 800f06a:	d10b      	bne.n	800f084 <_free_r+0x70>
 800f06c:	6824      	ldr	r4, [r4, #0]
 800f06e:	4421      	add	r1, r4
 800f070:	1854      	adds	r4, r2, r1
 800f072:	42a3      	cmp	r3, r4
 800f074:	6011      	str	r1, [r2, #0]
 800f076:	d1e0      	bne.n	800f03a <_free_r+0x26>
 800f078:	681c      	ldr	r4, [r3, #0]
 800f07a:	685b      	ldr	r3, [r3, #4]
 800f07c:	6053      	str	r3, [r2, #4]
 800f07e:	440c      	add	r4, r1
 800f080:	6014      	str	r4, [r2, #0]
 800f082:	e7da      	b.n	800f03a <_free_r+0x26>
 800f084:	d902      	bls.n	800f08c <_free_r+0x78>
 800f086:	230c      	movs	r3, #12
 800f088:	6003      	str	r3, [r0, #0]
 800f08a:	e7d6      	b.n	800f03a <_free_r+0x26>
 800f08c:	6825      	ldr	r5, [r4, #0]
 800f08e:	1961      	adds	r1, r4, r5
 800f090:	428b      	cmp	r3, r1
 800f092:	bf04      	itt	eq
 800f094:	6819      	ldreq	r1, [r3, #0]
 800f096:	685b      	ldreq	r3, [r3, #4]
 800f098:	6063      	str	r3, [r4, #4]
 800f09a:	bf04      	itt	eq
 800f09c:	1949      	addeq	r1, r1, r5
 800f09e:	6021      	streq	r1, [r4, #0]
 800f0a0:	6054      	str	r4, [r2, #4]
 800f0a2:	e7ca      	b.n	800f03a <_free_r+0x26>
 800f0a4:	b003      	add	sp, #12
 800f0a6:	bd30      	pop	{r4, r5, pc}
 800f0a8:	20005dc4 	.word	0x20005dc4

0800f0ac <malloc>:
 800f0ac:	4b02      	ldr	r3, [pc, #8]	; (800f0b8 <malloc+0xc>)
 800f0ae:	4601      	mov	r1, r0
 800f0b0:	6818      	ldr	r0, [r3, #0]
 800f0b2:	f000 b823 	b.w	800f0fc <_malloc_r>
 800f0b6:	bf00      	nop
 800f0b8:	20000084 	.word	0x20000084

0800f0bc <sbrk_aligned>:
 800f0bc:	b570      	push	{r4, r5, r6, lr}
 800f0be:	4e0e      	ldr	r6, [pc, #56]	; (800f0f8 <sbrk_aligned+0x3c>)
 800f0c0:	460c      	mov	r4, r1
 800f0c2:	6831      	ldr	r1, [r6, #0]
 800f0c4:	4605      	mov	r5, r0
 800f0c6:	b911      	cbnz	r1, 800f0ce <sbrk_aligned+0x12>
 800f0c8:	f000 fe40 	bl	800fd4c <_sbrk_r>
 800f0cc:	6030      	str	r0, [r6, #0]
 800f0ce:	4621      	mov	r1, r4
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	f000 fe3b 	bl	800fd4c <_sbrk_r>
 800f0d6:	1c43      	adds	r3, r0, #1
 800f0d8:	d00a      	beq.n	800f0f0 <sbrk_aligned+0x34>
 800f0da:	1cc4      	adds	r4, r0, #3
 800f0dc:	f024 0403 	bic.w	r4, r4, #3
 800f0e0:	42a0      	cmp	r0, r4
 800f0e2:	d007      	beq.n	800f0f4 <sbrk_aligned+0x38>
 800f0e4:	1a21      	subs	r1, r4, r0
 800f0e6:	4628      	mov	r0, r5
 800f0e8:	f000 fe30 	bl	800fd4c <_sbrk_r>
 800f0ec:	3001      	adds	r0, #1
 800f0ee:	d101      	bne.n	800f0f4 <sbrk_aligned+0x38>
 800f0f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f0f4:	4620      	mov	r0, r4
 800f0f6:	bd70      	pop	{r4, r5, r6, pc}
 800f0f8:	20005dc8 	.word	0x20005dc8

0800f0fc <_malloc_r>:
 800f0fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f100:	1ccd      	adds	r5, r1, #3
 800f102:	f025 0503 	bic.w	r5, r5, #3
 800f106:	3508      	adds	r5, #8
 800f108:	2d0c      	cmp	r5, #12
 800f10a:	bf38      	it	cc
 800f10c:	250c      	movcc	r5, #12
 800f10e:	2d00      	cmp	r5, #0
 800f110:	4607      	mov	r7, r0
 800f112:	db01      	blt.n	800f118 <_malloc_r+0x1c>
 800f114:	42a9      	cmp	r1, r5
 800f116:	d905      	bls.n	800f124 <_malloc_r+0x28>
 800f118:	230c      	movs	r3, #12
 800f11a:	603b      	str	r3, [r7, #0]
 800f11c:	2600      	movs	r6, #0
 800f11e:	4630      	mov	r0, r6
 800f120:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f124:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f1f8 <_malloc_r+0xfc>
 800f128:	f000 f868 	bl	800f1fc <__malloc_lock>
 800f12c:	f8d8 3000 	ldr.w	r3, [r8]
 800f130:	461c      	mov	r4, r3
 800f132:	bb5c      	cbnz	r4, 800f18c <_malloc_r+0x90>
 800f134:	4629      	mov	r1, r5
 800f136:	4638      	mov	r0, r7
 800f138:	f7ff ffc0 	bl	800f0bc <sbrk_aligned>
 800f13c:	1c43      	adds	r3, r0, #1
 800f13e:	4604      	mov	r4, r0
 800f140:	d155      	bne.n	800f1ee <_malloc_r+0xf2>
 800f142:	f8d8 4000 	ldr.w	r4, [r8]
 800f146:	4626      	mov	r6, r4
 800f148:	2e00      	cmp	r6, #0
 800f14a:	d145      	bne.n	800f1d8 <_malloc_r+0xdc>
 800f14c:	2c00      	cmp	r4, #0
 800f14e:	d048      	beq.n	800f1e2 <_malloc_r+0xe6>
 800f150:	6823      	ldr	r3, [r4, #0]
 800f152:	4631      	mov	r1, r6
 800f154:	4638      	mov	r0, r7
 800f156:	eb04 0903 	add.w	r9, r4, r3
 800f15a:	f000 fdf7 	bl	800fd4c <_sbrk_r>
 800f15e:	4581      	cmp	r9, r0
 800f160:	d13f      	bne.n	800f1e2 <_malloc_r+0xe6>
 800f162:	6821      	ldr	r1, [r4, #0]
 800f164:	1a6d      	subs	r5, r5, r1
 800f166:	4629      	mov	r1, r5
 800f168:	4638      	mov	r0, r7
 800f16a:	f7ff ffa7 	bl	800f0bc <sbrk_aligned>
 800f16e:	3001      	adds	r0, #1
 800f170:	d037      	beq.n	800f1e2 <_malloc_r+0xe6>
 800f172:	6823      	ldr	r3, [r4, #0]
 800f174:	442b      	add	r3, r5
 800f176:	6023      	str	r3, [r4, #0]
 800f178:	f8d8 3000 	ldr.w	r3, [r8]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d038      	beq.n	800f1f2 <_malloc_r+0xf6>
 800f180:	685a      	ldr	r2, [r3, #4]
 800f182:	42a2      	cmp	r2, r4
 800f184:	d12b      	bne.n	800f1de <_malloc_r+0xe2>
 800f186:	2200      	movs	r2, #0
 800f188:	605a      	str	r2, [r3, #4]
 800f18a:	e00f      	b.n	800f1ac <_malloc_r+0xb0>
 800f18c:	6822      	ldr	r2, [r4, #0]
 800f18e:	1b52      	subs	r2, r2, r5
 800f190:	d41f      	bmi.n	800f1d2 <_malloc_r+0xd6>
 800f192:	2a0b      	cmp	r2, #11
 800f194:	d917      	bls.n	800f1c6 <_malloc_r+0xca>
 800f196:	1961      	adds	r1, r4, r5
 800f198:	42a3      	cmp	r3, r4
 800f19a:	6025      	str	r5, [r4, #0]
 800f19c:	bf18      	it	ne
 800f19e:	6059      	strne	r1, [r3, #4]
 800f1a0:	6863      	ldr	r3, [r4, #4]
 800f1a2:	bf08      	it	eq
 800f1a4:	f8c8 1000 	streq.w	r1, [r8]
 800f1a8:	5162      	str	r2, [r4, r5]
 800f1aa:	604b      	str	r3, [r1, #4]
 800f1ac:	4638      	mov	r0, r7
 800f1ae:	f104 060b 	add.w	r6, r4, #11
 800f1b2:	f000 f829 	bl	800f208 <__malloc_unlock>
 800f1b6:	f026 0607 	bic.w	r6, r6, #7
 800f1ba:	1d23      	adds	r3, r4, #4
 800f1bc:	1af2      	subs	r2, r6, r3
 800f1be:	d0ae      	beq.n	800f11e <_malloc_r+0x22>
 800f1c0:	1b9b      	subs	r3, r3, r6
 800f1c2:	50a3      	str	r3, [r4, r2]
 800f1c4:	e7ab      	b.n	800f11e <_malloc_r+0x22>
 800f1c6:	42a3      	cmp	r3, r4
 800f1c8:	6862      	ldr	r2, [r4, #4]
 800f1ca:	d1dd      	bne.n	800f188 <_malloc_r+0x8c>
 800f1cc:	f8c8 2000 	str.w	r2, [r8]
 800f1d0:	e7ec      	b.n	800f1ac <_malloc_r+0xb0>
 800f1d2:	4623      	mov	r3, r4
 800f1d4:	6864      	ldr	r4, [r4, #4]
 800f1d6:	e7ac      	b.n	800f132 <_malloc_r+0x36>
 800f1d8:	4634      	mov	r4, r6
 800f1da:	6876      	ldr	r6, [r6, #4]
 800f1dc:	e7b4      	b.n	800f148 <_malloc_r+0x4c>
 800f1de:	4613      	mov	r3, r2
 800f1e0:	e7cc      	b.n	800f17c <_malloc_r+0x80>
 800f1e2:	230c      	movs	r3, #12
 800f1e4:	603b      	str	r3, [r7, #0]
 800f1e6:	4638      	mov	r0, r7
 800f1e8:	f000 f80e 	bl	800f208 <__malloc_unlock>
 800f1ec:	e797      	b.n	800f11e <_malloc_r+0x22>
 800f1ee:	6025      	str	r5, [r4, #0]
 800f1f0:	e7dc      	b.n	800f1ac <_malloc_r+0xb0>
 800f1f2:	605b      	str	r3, [r3, #4]
 800f1f4:	deff      	udf	#255	; 0xff
 800f1f6:	bf00      	nop
 800f1f8:	20005dc4 	.word	0x20005dc4

0800f1fc <__malloc_lock>:
 800f1fc:	4801      	ldr	r0, [pc, #4]	; (800f204 <__malloc_lock+0x8>)
 800f1fe:	f7ff b87e 	b.w	800e2fe <__retarget_lock_acquire_recursive>
 800f202:	bf00      	nop
 800f204:	20005dc0 	.word	0x20005dc0

0800f208 <__malloc_unlock>:
 800f208:	4801      	ldr	r0, [pc, #4]	; (800f210 <__malloc_unlock+0x8>)
 800f20a:	f7ff b879 	b.w	800e300 <__retarget_lock_release_recursive>
 800f20e:	bf00      	nop
 800f210:	20005dc0 	.word	0x20005dc0

0800f214 <_Balloc>:
 800f214:	b570      	push	{r4, r5, r6, lr}
 800f216:	69c6      	ldr	r6, [r0, #28]
 800f218:	4604      	mov	r4, r0
 800f21a:	460d      	mov	r5, r1
 800f21c:	b976      	cbnz	r6, 800f23c <_Balloc+0x28>
 800f21e:	2010      	movs	r0, #16
 800f220:	f7ff ff44 	bl	800f0ac <malloc>
 800f224:	4602      	mov	r2, r0
 800f226:	61e0      	str	r0, [r4, #28]
 800f228:	b920      	cbnz	r0, 800f234 <_Balloc+0x20>
 800f22a:	4b18      	ldr	r3, [pc, #96]	; (800f28c <_Balloc+0x78>)
 800f22c:	4818      	ldr	r0, [pc, #96]	; (800f290 <_Balloc+0x7c>)
 800f22e:	216b      	movs	r1, #107	; 0x6b
 800f230:	f000 fd9c 	bl	800fd6c <__assert_func>
 800f234:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f238:	6006      	str	r6, [r0, #0]
 800f23a:	60c6      	str	r6, [r0, #12]
 800f23c:	69e6      	ldr	r6, [r4, #28]
 800f23e:	68f3      	ldr	r3, [r6, #12]
 800f240:	b183      	cbz	r3, 800f264 <_Balloc+0x50>
 800f242:	69e3      	ldr	r3, [r4, #28]
 800f244:	68db      	ldr	r3, [r3, #12]
 800f246:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f24a:	b9b8      	cbnz	r0, 800f27c <_Balloc+0x68>
 800f24c:	2101      	movs	r1, #1
 800f24e:	fa01 f605 	lsl.w	r6, r1, r5
 800f252:	1d72      	adds	r2, r6, #5
 800f254:	0092      	lsls	r2, r2, #2
 800f256:	4620      	mov	r0, r4
 800f258:	f000 fda6 	bl	800fda8 <_calloc_r>
 800f25c:	b160      	cbz	r0, 800f278 <_Balloc+0x64>
 800f25e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f262:	e00e      	b.n	800f282 <_Balloc+0x6e>
 800f264:	2221      	movs	r2, #33	; 0x21
 800f266:	2104      	movs	r1, #4
 800f268:	4620      	mov	r0, r4
 800f26a:	f000 fd9d 	bl	800fda8 <_calloc_r>
 800f26e:	69e3      	ldr	r3, [r4, #28]
 800f270:	60f0      	str	r0, [r6, #12]
 800f272:	68db      	ldr	r3, [r3, #12]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d1e4      	bne.n	800f242 <_Balloc+0x2e>
 800f278:	2000      	movs	r0, #0
 800f27a:	bd70      	pop	{r4, r5, r6, pc}
 800f27c:	6802      	ldr	r2, [r0, #0]
 800f27e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f282:	2300      	movs	r3, #0
 800f284:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f288:	e7f7      	b.n	800f27a <_Balloc+0x66>
 800f28a:	bf00      	nop
 800f28c:	080119e5 	.word	0x080119e5
 800f290:	08011a65 	.word	0x08011a65

0800f294 <_Bfree>:
 800f294:	b570      	push	{r4, r5, r6, lr}
 800f296:	69c6      	ldr	r6, [r0, #28]
 800f298:	4605      	mov	r5, r0
 800f29a:	460c      	mov	r4, r1
 800f29c:	b976      	cbnz	r6, 800f2bc <_Bfree+0x28>
 800f29e:	2010      	movs	r0, #16
 800f2a0:	f7ff ff04 	bl	800f0ac <malloc>
 800f2a4:	4602      	mov	r2, r0
 800f2a6:	61e8      	str	r0, [r5, #28]
 800f2a8:	b920      	cbnz	r0, 800f2b4 <_Bfree+0x20>
 800f2aa:	4b09      	ldr	r3, [pc, #36]	; (800f2d0 <_Bfree+0x3c>)
 800f2ac:	4809      	ldr	r0, [pc, #36]	; (800f2d4 <_Bfree+0x40>)
 800f2ae:	218f      	movs	r1, #143	; 0x8f
 800f2b0:	f000 fd5c 	bl	800fd6c <__assert_func>
 800f2b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f2b8:	6006      	str	r6, [r0, #0]
 800f2ba:	60c6      	str	r6, [r0, #12]
 800f2bc:	b13c      	cbz	r4, 800f2ce <_Bfree+0x3a>
 800f2be:	69eb      	ldr	r3, [r5, #28]
 800f2c0:	6862      	ldr	r2, [r4, #4]
 800f2c2:	68db      	ldr	r3, [r3, #12]
 800f2c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f2c8:	6021      	str	r1, [r4, #0]
 800f2ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f2ce:	bd70      	pop	{r4, r5, r6, pc}
 800f2d0:	080119e5 	.word	0x080119e5
 800f2d4:	08011a65 	.word	0x08011a65

0800f2d8 <__multadd>:
 800f2d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2dc:	690d      	ldr	r5, [r1, #16]
 800f2de:	4607      	mov	r7, r0
 800f2e0:	460c      	mov	r4, r1
 800f2e2:	461e      	mov	r6, r3
 800f2e4:	f101 0c14 	add.w	ip, r1, #20
 800f2e8:	2000      	movs	r0, #0
 800f2ea:	f8dc 3000 	ldr.w	r3, [ip]
 800f2ee:	b299      	uxth	r1, r3
 800f2f0:	fb02 6101 	mla	r1, r2, r1, r6
 800f2f4:	0c1e      	lsrs	r6, r3, #16
 800f2f6:	0c0b      	lsrs	r3, r1, #16
 800f2f8:	fb02 3306 	mla	r3, r2, r6, r3
 800f2fc:	b289      	uxth	r1, r1
 800f2fe:	3001      	adds	r0, #1
 800f300:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f304:	4285      	cmp	r5, r0
 800f306:	f84c 1b04 	str.w	r1, [ip], #4
 800f30a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f30e:	dcec      	bgt.n	800f2ea <__multadd+0x12>
 800f310:	b30e      	cbz	r6, 800f356 <__multadd+0x7e>
 800f312:	68a3      	ldr	r3, [r4, #8]
 800f314:	42ab      	cmp	r3, r5
 800f316:	dc19      	bgt.n	800f34c <__multadd+0x74>
 800f318:	6861      	ldr	r1, [r4, #4]
 800f31a:	4638      	mov	r0, r7
 800f31c:	3101      	adds	r1, #1
 800f31e:	f7ff ff79 	bl	800f214 <_Balloc>
 800f322:	4680      	mov	r8, r0
 800f324:	b928      	cbnz	r0, 800f332 <__multadd+0x5a>
 800f326:	4602      	mov	r2, r0
 800f328:	4b0c      	ldr	r3, [pc, #48]	; (800f35c <__multadd+0x84>)
 800f32a:	480d      	ldr	r0, [pc, #52]	; (800f360 <__multadd+0x88>)
 800f32c:	21ba      	movs	r1, #186	; 0xba
 800f32e:	f000 fd1d 	bl	800fd6c <__assert_func>
 800f332:	6922      	ldr	r2, [r4, #16]
 800f334:	3202      	adds	r2, #2
 800f336:	f104 010c 	add.w	r1, r4, #12
 800f33a:	0092      	lsls	r2, r2, #2
 800f33c:	300c      	adds	r0, #12
 800f33e:	f7fe ffe0 	bl	800e302 <memcpy>
 800f342:	4621      	mov	r1, r4
 800f344:	4638      	mov	r0, r7
 800f346:	f7ff ffa5 	bl	800f294 <_Bfree>
 800f34a:	4644      	mov	r4, r8
 800f34c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f350:	3501      	adds	r5, #1
 800f352:	615e      	str	r6, [r3, #20]
 800f354:	6125      	str	r5, [r4, #16]
 800f356:	4620      	mov	r0, r4
 800f358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f35c:	08011a54 	.word	0x08011a54
 800f360:	08011a65 	.word	0x08011a65

0800f364 <__hi0bits>:
 800f364:	0c03      	lsrs	r3, r0, #16
 800f366:	041b      	lsls	r3, r3, #16
 800f368:	b9d3      	cbnz	r3, 800f3a0 <__hi0bits+0x3c>
 800f36a:	0400      	lsls	r0, r0, #16
 800f36c:	2310      	movs	r3, #16
 800f36e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f372:	bf04      	itt	eq
 800f374:	0200      	lsleq	r0, r0, #8
 800f376:	3308      	addeq	r3, #8
 800f378:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f37c:	bf04      	itt	eq
 800f37e:	0100      	lsleq	r0, r0, #4
 800f380:	3304      	addeq	r3, #4
 800f382:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f386:	bf04      	itt	eq
 800f388:	0080      	lsleq	r0, r0, #2
 800f38a:	3302      	addeq	r3, #2
 800f38c:	2800      	cmp	r0, #0
 800f38e:	db05      	blt.n	800f39c <__hi0bits+0x38>
 800f390:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f394:	f103 0301 	add.w	r3, r3, #1
 800f398:	bf08      	it	eq
 800f39a:	2320      	moveq	r3, #32
 800f39c:	4618      	mov	r0, r3
 800f39e:	4770      	bx	lr
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	e7e4      	b.n	800f36e <__hi0bits+0xa>

0800f3a4 <__lo0bits>:
 800f3a4:	6803      	ldr	r3, [r0, #0]
 800f3a6:	f013 0207 	ands.w	r2, r3, #7
 800f3aa:	d00c      	beq.n	800f3c6 <__lo0bits+0x22>
 800f3ac:	07d9      	lsls	r1, r3, #31
 800f3ae:	d422      	bmi.n	800f3f6 <__lo0bits+0x52>
 800f3b0:	079a      	lsls	r2, r3, #30
 800f3b2:	bf49      	itett	mi
 800f3b4:	085b      	lsrmi	r3, r3, #1
 800f3b6:	089b      	lsrpl	r3, r3, #2
 800f3b8:	6003      	strmi	r3, [r0, #0]
 800f3ba:	2201      	movmi	r2, #1
 800f3bc:	bf5c      	itt	pl
 800f3be:	6003      	strpl	r3, [r0, #0]
 800f3c0:	2202      	movpl	r2, #2
 800f3c2:	4610      	mov	r0, r2
 800f3c4:	4770      	bx	lr
 800f3c6:	b299      	uxth	r1, r3
 800f3c8:	b909      	cbnz	r1, 800f3ce <__lo0bits+0x2a>
 800f3ca:	0c1b      	lsrs	r3, r3, #16
 800f3cc:	2210      	movs	r2, #16
 800f3ce:	b2d9      	uxtb	r1, r3
 800f3d0:	b909      	cbnz	r1, 800f3d6 <__lo0bits+0x32>
 800f3d2:	3208      	adds	r2, #8
 800f3d4:	0a1b      	lsrs	r3, r3, #8
 800f3d6:	0719      	lsls	r1, r3, #28
 800f3d8:	bf04      	itt	eq
 800f3da:	091b      	lsreq	r3, r3, #4
 800f3dc:	3204      	addeq	r2, #4
 800f3de:	0799      	lsls	r1, r3, #30
 800f3e0:	bf04      	itt	eq
 800f3e2:	089b      	lsreq	r3, r3, #2
 800f3e4:	3202      	addeq	r2, #2
 800f3e6:	07d9      	lsls	r1, r3, #31
 800f3e8:	d403      	bmi.n	800f3f2 <__lo0bits+0x4e>
 800f3ea:	085b      	lsrs	r3, r3, #1
 800f3ec:	f102 0201 	add.w	r2, r2, #1
 800f3f0:	d003      	beq.n	800f3fa <__lo0bits+0x56>
 800f3f2:	6003      	str	r3, [r0, #0]
 800f3f4:	e7e5      	b.n	800f3c2 <__lo0bits+0x1e>
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	e7e3      	b.n	800f3c2 <__lo0bits+0x1e>
 800f3fa:	2220      	movs	r2, #32
 800f3fc:	e7e1      	b.n	800f3c2 <__lo0bits+0x1e>
	...

0800f400 <__i2b>:
 800f400:	b510      	push	{r4, lr}
 800f402:	460c      	mov	r4, r1
 800f404:	2101      	movs	r1, #1
 800f406:	f7ff ff05 	bl	800f214 <_Balloc>
 800f40a:	4602      	mov	r2, r0
 800f40c:	b928      	cbnz	r0, 800f41a <__i2b+0x1a>
 800f40e:	4b05      	ldr	r3, [pc, #20]	; (800f424 <__i2b+0x24>)
 800f410:	4805      	ldr	r0, [pc, #20]	; (800f428 <__i2b+0x28>)
 800f412:	f240 1145 	movw	r1, #325	; 0x145
 800f416:	f000 fca9 	bl	800fd6c <__assert_func>
 800f41a:	2301      	movs	r3, #1
 800f41c:	6144      	str	r4, [r0, #20]
 800f41e:	6103      	str	r3, [r0, #16]
 800f420:	bd10      	pop	{r4, pc}
 800f422:	bf00      	nop
 800f424:	08011a54 	.word	0x08011a54
 800f428:	08011a65 	.word	0x08011a65

0800f42c <__multiply>:
 800f42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f430:	4691      	mov	r9, r2
 800f432:	690a      	ldr	r2, [r1, #16]
 800f434:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f438:	429a      	cmp	r2, r3
 800f43a:	bfb8      	it	lt
 800f43c:	460b      	movlt	r3, r1
 800f43e:	460c      	mov	r4, r1
 800f440:	bfbc      	itt	lt
 800f442:	464c      	movlt	r4, r9
 800f444:	4699      	movlt	r9, r3
 800f446:	6927      	ldr	r7, [r4, #16]
 800f448:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f44c:	68a3      	ldr	r3, [r4, #8]
 800f44e:	6861      	ldr	r1, [r4, #4]
 800f450:	eb07 060a 	add.w	r6, r7, sl
 800f454:	42b3      	cmp	r3, r6
 800f456:	b085      	sub	sp, #20
 800f458:	bfb8      	it	lt
 800f45a:	3101      	addlt	r1, #1
 800f45c:	f7ff feda 	bl	800f214 <_Balloc>
 800f460:	b930      	cbnz	r0, 800f470 <__multiply+0x44>
 800f462:	4602      	mov	r2, r0
 800f464:	4b44      	ldr	r3, [pc, #272]	; (800f578 <__multiply+0x14c>)
 800f466:	4845      	ldr	r0, [pc, #276]	; (800f57c <__multiply+0x150>)
 800f468:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800f46c:	f000 fc7e 	bl	800fd6c <__assert_func>
 800f470:	f100 0514 	add.w	r5, r0, #20
 800f474:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f478:	462b      	mov	r3, r5
 800f47a:	2200      	movs	r2, #0
 800f47c:	4543      	cmp	r3, r8
 800f47e:	d321      	bcc.n	800f4c4 <__multiply+0x98>
 800f480:	f104 0314 	add.w	r3, r4, #20
 800f484:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f488:	f109 0314 	add.w	r3, r9, #20
 800f48c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f490:	9202      	str	r2, [sp, #8]
 800f492:	1b3a      	subs	r2, r7, r4
 800f494:	3a15      	subs	r2, #21
 800f496:	f022 0203 	bic.w	r2, r2, #3
 800f49a:	3204      	adds	r2, #4
 800f49c:	f104 0115 	add.w	r1, r4, #21
 800f4a0:	428f      	cmp	r7, r1
 800f4a2:	bf38      	it	cc
 800f4a4:	2204      	movcc	r2, #4
 800f4a6:	9201      	str	r2, [sp, #4]
 800f4a8:	9a02      	ldr	r2, [sp, #8]
 800f4aa:	9303      	str	r3, [sp, #12]
 800f4ac:	429a      	cmp	r2, r3
 800f4ae:	d80c      	bhi.n	800f4ca <__multiply+0x9e>
 800f4b0:	2e00      	cmp	r6, #0
 800f4b2:	dd03      	ble.n	800f4bc <__multiply+0x90>
 800f4b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d05b      	beq.n	800f574 <__multiply+0x148>
 800f4bc:	6106      	str	r6, [r0, #16]
 800f4be:	b005      	add	sp, #20
 800f4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4c4:	f843 2b04 	str.w	r2, [r3], #4
 800f4c8:	e7d8      	b.n	800f47c <__multiply+0x50>
 800f4ca:	f8b3 a000 	ldrh.w	sl, [r3]
 800f4ce:	f1ba 0f00 	cmp.w	sl, #0
 800f4d2:	d024      	beq.n	800f51e <__multiply+0xf2>
 800f4d4:	f104 0e14 	add.w	lr, r4, #20
 800f4d8:	46a9      	mov	r9, r5
 800f4da:	f04f 0c00 	mov.w	ip, #0
 800f4de:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f4e2:	f8d9 1000 	ldr.w	r1, [r9]
 800f4e6:	fa1f fb82 	uxth.w	fp, r2
 800f4ea:	b289      	uxth	r1, r1
 800f4ec:	fb0a 110b 	mla	r1, sl, fp, r1
 800f4f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f4f4:	f8d9 2000 	ldr.w	r2, [r9]
 800f4f8:	4461      	add	r1, ip
 800f4fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f4fe:	fb0a c20b 	mla	r2, sl, fp, ip
 800f502:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f506:	b289      	uxth	r1, r1
 800f508:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f50c:	4577      	cmp	r7, lr
 800f50e:	f849 1b04 	str.w	r1, [r9], #4
 800f512:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f516:	d8e2      	bhi.n	800f4de <__multiply+0xb2>
 800f518:	9a01      	ldr	r2, [sp, #4]
 800f51a:	f845 c002 	str.w	ip, [r5, r2]
 800f51e:	9a03      	ldr	r2, [sp, #12]
 800f520:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f524:	3304      	adds	r3, #4
 800f526:	f1b9 0f00 	cmp.w	r9, #0
 800f52a:	d021      	beq.n	800f570 <__multiply+0x144>
 800f52c:	6829      	ldr	r1, [r5, #0]
 800f52e:	f104 0c14 	add.w	ip, r4, #20
 800f532:	46ae      	mov	lr, r5
 800f534:	f04f 0a00 	mov.w	sl, #0
 800f538:	f8bc b000 	ldrh.w	fp, [ip]
 800f53c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f540:	fb09 220b 	mla	r2, r9, fp, r2
 800f544:	4452      	add	r2, sl
 800f546:	b289      	uxth	r1, r1
 800f548:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f54c:	f84e 1b04 	str.w	r1, [lr], #4
 800f550:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f554:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f558:	f8be 1000 	ldrh.w	r1, [lr]
 800f55c:	fb09 110a 	mla	r1, r9, sl, r1
 800f560:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800f564:	4567      	cmp	r7, ip
 800f566:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f56a:	d8e5      	bhi.n	800f538 <__multiply+0x10c>
 800f56c:	9a01      	ldr	r2, [sp, #4]
 800f56e:	50a9      	str	r1, [r5, r2]
 800f570:	3504      	adds	r5, #4
 800f572:	e799      	b.n	800f4a8 <__multiply+0x7c>
 800f574:	3e01      	subs	r6, #1
 800f576:	e79b      	b.n	800f4b0 <__multiply+0x84>
 800f578:	08011a54 	.word	0x08011a54
 800f57c:	08011a65 	.word	0x08011a65

0800f580 <__pow5mult>:
 800f580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f584:	4615      	mov	r5, r2
 800f586:	f012 0203 	ands.w	r2, r2, #3
 800f58a:	4606      	mov	r6, r0
 800f58c:	460f      	mov	r7, r1
 800f58e:	d007      	beq.n	800f5a0 <__pow5mult+0x20>
 800f590:	4c25      	ldr	r4, [pc, #148]	; (800f628 <__pow5mult+0xa8>)
 800f592:	3a01      	subs	r2, #1
 800f594:	2300      	movs	r3, #0
 800f596:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f59a:	f7ff fe9d 	bl	800f2d8 <__multadd>
 800f59e:	4607      	mov	r7, r0
 800f5a0:	10ad      	asrs	r5, r5, #2
 800f5a2:	d03d      	beq.n	800f620 <__pow5mult+0xa0>
 800f5a4:	69f4      	ldr	r4, [r6, #28]
 800f5a6:	b97c      	cbnz	r4, 800f5c8 <__pow5mult+0x48>
 800f5a8:	2010      	movs	r0, #16
 800f5aa:	f7ff fd7f 	bl	800f0ac <malloc>
 800f5ae:	4602      	mov	r2, r0
 800f5b0:	61f0      	str	r0, [r6, #28]
 800f5b2:	b928      	cbnz	r0, 800f5c0 <__pow5mult+0x40>
 800f5b4:	4b1d      	ldr	r3, [pc, #116]	; (800f62c <__pow5mult+0xac>)
 800f5b6:	481e      	ldr	r0, [pc, #120]	; (800f630 <__pow5mult+0xb0>)
 800f5b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800f5bc:	f000 fbd6 	bl	800fd6c <__assert_func>
 800f5c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f5c4:	6004      	str	r4, [r0, #0]
 800f5c6:	60c4      	str	r4, [r0, #12]
 800f5c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800f5cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f5d0:	b94c      	cbnz	r4, 800f5e6 <__pow5mult+0x66>
 800f5d2:	f240 2171 	movw	r1, #625	; 0x271
 800f5d6:	4630      	mov	r0, r6
 800f5d8:	f7ff ff12 	bl	800f400 <__i2b>
 800f5dc:	2300      	movs	r3, #0
 800f5de:	f8c8 0008 	str.w	r0, [r8, #8]
 800f5e2:	4604      	mov	r4, r0
 800f5e4:	6003      	str	r3, [r0, #0]
 800f5e6:	f04f 0900 	mov.w	r9, #0
 800f5ea:	07eb      	lsls	r3, r5, #31
 800f5ec:	d50a      	bpl.n	800f604 <__pow5mult+0x84>
 800f5ee:	4639      	mov	r1, r7
 800f5f0:	4622      	mov	r2, r4
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	f7ff ff1a 	bl	800f42c <__multiply>
 800f5f8:	4639      	mov	r1, r7
 800f5fa:	4680      	mov	r8, r0
 800f5fc:	4630      	mov	r0, r6
 800f5fe:	f7ff fe49 	bl	800f294 <_Bfree>
 800f602:	4647      	mov	r7, r8
 800f604:	106d      	asrs	r5, r5, #1
 800f606:	d00b      	beq.n	800f620 <__pow5mult+0xa0>
 800f608:	6820      	ldr	r0, [r4, #0]
 800f60a:	b938      	cbnz	r0, 800f61c <__pow5mult+0x9c>
 800f60c:	4622      	mov	r2, r4
 800f60e:	4621      	mov	r1, r4
 800f610:	4630      	mov	r0, r6
 800f612:	f7ff ff0b 	bl	800f42c <__multiply>
 800f616:	6020      	str	r0, [r4, #0]
 800f618:	f8c0 9000 	str.w	r9, [r0]
 800f61c:	4604      	mov	r4, r0
 800f61e:	e7e4      	b.n	800f5ea <__pow5mult+0x6a>
 800f620:	4638      	mov	r0, r7
 800f622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f626:	bf00      	nop
 800f628:	08011bb0 	.word	0x08011bb0
 800f62c:	080119e5 	.word	0x080119e5
 800f630:	08011a65 	.word	0x08011a65

0800f634 <__lshift>:
 800f634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f638:	460c      	mov	r4, r1
 800f63a:	6849      	ldr	r1, [r1, #4]
 800f63c:	6923      	ldr	r3, [r4, #16]
 800f63e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f642:	68a3      	ldr	r3, [r4, #8]
 800f644:	4607      	mov	r7, r0
 800f646:	4691      	mov	r9, r2
 800f648:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f64c:	f108 0601 	add.w	r6, r8, #1
 800f650:	42b3      	cmp	r3, r6
 800f652:	db0b      	blt.n	800f66c <__lshift+0x38>
 800f654:	4638      	mov	r0, r7
 800f656:	f7ff fddd 	bl	800f214 <_Balloc>
 800f65a:	4605      	mov	r5, r0
 800f65c:	b948      	cbnz	r0, 800f672 <__lshift+0x3e>
 800f65e:	4602      	mov	r2, r0
 800f660:	4b28      	ldr	r3, [pc, #160]	; (800f704 <__lshift+0xd0>)
 800f662:	4829      	ldr	r0, [pc, #164]	; (800f708 <__lshift+0xd4>)
 800f664:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800f668:	f000 fb80 	bl	800fd6c <__assert_func>
 800f66c:	3101      	adds	r1, #1
 800f66e:	005b      	lsls	r3, r3, #1
 800f670:	e7ee      	b.n	800f650 <__lshift+0x1c>
 800f672:	2300      	movs	r3, #0
 800f674:	f100 0114 	add.w	r1, r0, #20
 800f678:	f100 0210 	add.w	r2, r0, #16
 800f67c:	4618      	mov	r0, r3
 800f67e:	4553      	cmp	r3, sl
 800f680:	db33      	blt.n	800f6ea <__lshift+0xb6>
 800f682:	6920      	ldr	r0, [r4, #16]
 800f684:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f688:	f104 0314 	add.w	r3, r4, #20
 800f68c:	f019 091f 	ands.w	r9, r9, #31
 800f690:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f694:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f698:	d02b      	beq.n	800f6f2 <__lshift+0xbe>
 800f69a:	f1c9 0e20 	rsb	lr, r9, #32
 800f69e:	468a      	mov	sl, r1
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	6818      	ldr	r0, [r3, #0]
 800f6a4:	fa00 f009 	lsl.w	r0, r0, r9
 800f6a8:	4310      	orrs	r0, r2
 800f6aa:	f84a 0b04 	str.w	r0, [sl], #4
 800f6ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6b2:	459c      	cmp	ip, r3
 800f6b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800f6b8:	d8f3      	bhi.n	800f6a2 <__lshift+0x6e>
 800f6ba:	ebac 0304 	sub.w	r3, ip, r4
 800f6be:	3b15      	subs	r3, #21
 800f6c0:	f023 0303 	bic.w	r3, r3, #3
 800f6c4:	3304      	adds	r3, #4
 800f6c6:	f104 0015 	add.w	r0, r4, #21
 800f6ca:	4584      	cmp	ip, r0
 800f6cc:	bf38      	it	cc
 800f6ce:	2304      	movcc	r3, #4
 800f6d0:	50ca      	str	r2, [r1, r3]
 800f6d2:	b10a      	cbz	r2, 800f6d8 <__lshift+0xa4>
 800f6d4:	f108 0602 	add.w	r6, r8, #2
 800f6d8:	3e01      	subs	r6, #1
 800f6da:	4638      	mov	r0, r7
 800f6dc:	612e      	str	r6, [r5, #16]
 800f6de:	4621      	mov	r1, r4
 800f6e0:	f7ff fdd8 	bl	800f294 <_Bfree>
 800f6e4:	4628      	mov	r0, r5
 800f6e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	e7c5      	b.n	800f67e <__lshift+0x4a>
 800f6f2:	3904      	subs	r1, #4
 800f6f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800f6fc:	459c      	cmp	ip, r3
 800f6fe:	d8f9      	bhi.n	800f6f4 <__lshift+0xc0>
 800f700:	e7ea      	b.n	800f6d8 <__lshift+0xa4>
 800f702:	bf00      	nop
 800f704:	08011a54 	.word	0x08011a54
 800f708:	08011a65 	.word	0x08011a65

0800f70c <__mcmp>:
 800f70c:	b530      	push	{r4, r5, lr}
 800f70e:	6902      	ldr	r2, [r0, #16]
 800f710:	690c      	ldr	r4, [r1, #16]
 800f712:	1b12      	subs	r2, r2, r4
 800f714:	d10e      	bne.n	800f734 <__mcmp+0x28>
 800f716:	f100 0314 	add.w	r3, r0, #20
 800f71a:	3114      	adds	r1, #20
 800f71c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f720:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f724:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f728:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f72c:	42a5      	cmp	r5, r4
 800f72e:	d003      	beq.n	800f738 <__mcmp+0x2c>
 800f730:	d305      	bcc.n	800f73e <__mcmp+0x32>
 800f732:	2201      	movs	r2, #1
 800f734:	4610      	mov	r0, r2
 800f736:	bd30      	pop	{r4, r5, pc}
 800f738:	4283      	cmp	r3, r0
 800f73a:	d3f3      	bcc.n	800f724 <__mcmp+0x18>
 800f73c:	e7fa      	b.n	800f734 <__mcmp+0x28>
 800f73e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f742:	e7f7      	b.n	800f734 <__mcmp+0x28>

0800f744 <__mdiff>:
 800f744:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f748:	460c      	mov	r4, r1
 800f74a:	4606      	mov	r6, r0
 800f74c:	4611      	mov	r1, r2
 800f74e:	4620      	mov	r0, r4
 800f750:	4690      	mov	r8, r2
 800f752:	f7ff ffdb 	bl	800f70c <__mcmp>
 800f756:	1e05      	subs	r5, r0, #0
 800f758:	d110      	bne.n	800f77c <__mdiff+0x38>
 800f75a:	4629      	mov	r1, r5
 800f75c:	4630      	mov	r0, r6
 800f75e:	f7ff fd59 	bl	800f214 <_Balloc>
 800f762:	b930      	cbnz	r0, 800f772 <__mdiff+0x2e>
 800f764:	4b3a      	ldr	r3, [pc, #232]	; (800f850 <__mdiff+0x10c>)
 800f766:	4602      	mov	r2, r0
 800f768:	f240 2137 	movw	r1, #567	; 0x237
 800f76c:	4839      	ldr	r0, [pc, #228]	; (800f854 <__mdiff+0x110>)
 800f76e:	f000 fafd 	bl	800fd6c <__assert_func>
 800f772:	2301      	movs	r3, #1
 800f774:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f778:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f77c:	bfa4      	itt	ge
 800f77e:	4643      	movge	r3, r8
 800f780:	46a0      	movge	r8, r4
 800f782:	4630      	mov	r0, r6
 800f784:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f788:	bfa6      	itte	ge
 800f78a:	461c      	movge	r4, r3
 800f78c:	2500      	movge	r5, #0
 800f78e:	2501      	movlt	r5, #1
 800f790:	f7ff fd40 	bl	800f214 <_Balloc>
 800f794:	b920      	cbnz	r0, 800f7a0 <__mdiff+0x5c>
 800f796:	4b2e      	ldr	r3, [pc, #184]	; (800f850 <__mdiff+0x10c>)
 800f798:	4602      	mov	r2, r0
 800f79a:	f240 2145 	movw	r1, #581	; 0x245
 800f79e:	e7e5      	b.n	800f76c <__mdiff+0x28>
 800f7a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f7a4:	6926      	ldr	r6, [r4, #16]
 800f7a6:	60c5      	str	r5, [r0, #12]
 800f7a8:	f104 0914 	add.w	r9, r4, #20
 800f7ac:	f108 0514 	add.w	r5, r8, #20
 800f7b0:	f100 0e14 	add.w	lr, r0, #20
 800f7b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f7b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f7bc:	f108 0210 	add.w	r2, r8, #16
 800f7c0:	46f2      	mov	sl, lr
 800f7c2:	2100      	movs	r1, #0
 800f7c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800f7c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f7cc:	fa11 f88b 	uxtah	r8, r1, fp
 800f7d0:	b299      	uxth	r1, r3
 800f7d2:	0c1b      	lsrs	r3, r3, #16
 800f7d4:	eba8 0801 	sub.w	r8, r8, r1
 800f7d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f7dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f7e0:	fa1f f888 	uxth.w	r8, r8
 800f7e4:	1419      	asrs	r1, r3, #16
 800f7e6:	454e      	cmp	r6, r9
 800f7e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f7ec:	f84a 3b04 	str.w	r3, [sl], #4
 800f7f0:	d8e8      	bhi.n	800f7c4 <__mdiff+0x80>
 800f7f2:	1b33      	subs	r3, r6, r4
 800f7f4:	3b15      	subs	r3, #21
 800f7f6:	f023 0303 	bic.w	r3, r3, #3
 800f7fa:	3304      	adds	r3, #4
 800f7fc:	3415      	adds	r4, #21
 800f7fe:	42a6      	cmp	r6, r4
 800f800:	bf38      	it	cc
 800f802:	2304      	movcc	r3, #4
 800f804:	441d      	add	r5, r3
 800f806:	4473      	add	r3, lr
 800f808:	469e      	mov	lr, r3
 800f80a:	462e      	mov	r6, r5
 800f80c:	4566      	cmp	r6, ip
 800f80e:	d30e      	bcc.n	800f82e <__mdiff+0xea>
 800f810:	f10c 0203 	add.w	r2, ip, #3
 800f814:	1b52      	subs	r2, r2, r5
 800f816:	f022 0203 	bic.w	r2, r2, #3
 800f81a:	3d03      	subs	r5, #3
 800f81c:	45ac      	cmp	ip, r5
 800f81e:	bf38      	it	cc
 800f820:	2200      	movcc	r2, #0
 800f822:	4413      	add	r3, r2
 800f824:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800f828:	b17a      	cbz	r2, 800f84a <__mdiff+0x106>
 800f82a:	6107      	str	r7, [r0, #16]
 800f82c:	e7a4      	b.n	800f778 <__mdiff+0x34>
 800f82e:	f856 8b04 	ldr.w	r8, [r6], #4
 800f832:	fa11 f288 	uxtah	r2, r1, r8
 800f836:	1414      	asrs	r4, r2, #16
 800f838:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f83c:	b292      	uxth	r2, r2
 800f83e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f842:	f84e 2b04 	str.w	r2, [lr], #4
 800f846:	1421      	asrs	r1, r4, #16
 800f848:	e7e0      	b.n	800f80c <__mdiff+0xc8>
 800f84a:	3f01      	subs	r7, #1
 800f84c:	e7ea      	b.n	800f824 <__mdiff+0xe0>
 800f84e:	bf00      	nop
 800f850:	08011a54 	.word	0x08011a54
 800f854:	08011a65 	.word	0x08011a65

0800f858 <__d2b>:
 800f858:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f85c:	460f      	mov	r7, r1
 800f85e:	2101      	movs	r1, #1
 800f860:	ec59 8b10 	vmov	r8, r9, d0
 800f864:	4616      	mov	r6, r2
 800f866:	f7ff fcd5 	bl	800f214 <_Balloc>
 800f86a:	4604      	mov	r4, r0
 800f86c:	b930      	cbnz	r0, 800f87c <__d2b+0x24>
 800f86e:	4602      	mov	r2, r0
 800f870:	4b24      	ldr	r3, [pc, #144]	; (800f904 <__d2b+0xac>)
 800f872:	4825      	ldr	r0, [pc, #148]	; (800f908 <__d2b+0xb0>)
 800f874:	f240 310f 	movw	r1, #783	; 0x30f
 800f878:	f000 fa78 	bl	800fd6c <__assert_func>
 800f87c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f880:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f884:	bb2d      	cbnz	r5, 800f8d2 <__d2b+0x7a>
 800f886:	9301      	str	r3, [sp, #4]
 800f888:	f1b8 0300 	subs.w	r3, r8, #0
 800f88c:	d026      	beq.n	800f8dc <__d2b+0x84>
 800f88e:	4668      	mov	r0, sp
 800f890:	9300      	str	r3, [sp, #0]
 800f892:	f7ff fd87 	bl	800f3a4 <__lo0bits>
 800f896:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f89a:	b1e8      	cbz	r0, 800f8d8 <__d2b+0x80>
 800f89c:	f1c0 0320 	rsb	r3, r0, #32
 800f8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800f8a4:	430b      	orrs	r3, r1
 800f8a6:	40c2      	lsrs	r2, r0
 800f8a8:	6163      	str	r3, [r4, #20]
 800f8aa:	9201      	str	r2, [sp, #4]
 800f8ac:	9b01      	ldr	r3, [sp, #4]
 800f8ae:	61a3      	str	r3, [r4, #24]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	bf14      	ite	ne
 800f8b4:	2202      	movne	r2, #2
 800f8b6:	2201      	moveq	r2, #1
 800f8b8:	6122      	str	r2, [r4, #16]
 800f8ba:	b1bd      	cbz	r5, 800f8ec <__d2b+0x94>
 800f8bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f8c0:	4405      	add	r5, r0
 800f8c2:	603d      	str	r5, [r7, #0]
 800f8c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f8c8:	6030      	str	r0, [r6, #0]
 800f8ca:	4620      	mov	r0, r4
 800f8cc:	b003      	add	sp, #12
 800f8ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f8d6:	e7d6      	b.n	800f886 <__d2b+0x2e>
 800f8d8:	6161      	str	r1, [r4, #20]
 800f8da:	e7e7      	b.n	800f8ac <__d2b+0x54>
 800f8dc:	a801      	add	r0, sp, #4
 800f8de:	f7ff fd61 	bl	800f3a4 <__lo0bits>
 800f8e2:	9b01      	ldr	r3, [sp, #4]
 800f8e4:	6163      	str	r3, [r4, #20]
 800f8e6:	3020      	adds	r0, #32
 800f8e8:	2201      	movs	r2, #1
 800f8ea:	e7e5      	b.n	800f8b8 <__d2b+0x60>
 800f8ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f8f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f8f4:	6038      	str	r0, [r7, #0]
 800f8f6:	6918      	ldr	r0, [r3, #16]
 800f8f8:	f7ff fd34 	bl	800f364 <__hi0bits>
 800f8fc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f900:	e7e2      	b.n	800f8c8 <__d2b+0x70>
 800f902:	bf00      	nop
 800f904:	08011a54 	.word	0x08011a54
 800f908:	08011a65 	.word	0x08011a65

0800f90c <__ssputs_r>:
 800f90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f910:	688e      	ldr	r6, [r1, #8]
 800f912:	461f      	mov	r7, r3
 800f914:	42be      	cmp	r6, r7
 800f916:	680b      	ldr	r3, [r1, #0]
 800f918:	4682      	mov	sl, r0
 800f91a:	460c      	mov	r4, r1
 800f91c:	4690      	mov	r8, r2
 800f91e:	d82c      	bhi.n	800f97a <__ssputs_r+0x6e>
 800f920:	898a      	ldrh	r2, [r1, #12]
 800f922:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f926:	d026      	beq.n	800f976 <__ssputs_r+0x6a>
 800f928:	6965      	ldr	r5, [r4, #20]
 800f92a:	6909      	ldr	r1, [r1, #16]
 800f92c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f930:	eba3 0901 	sub.w	r9, r3, r1
 800f934:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f938:	1c7b      	adds	r3, r7, #1
 800f93a:	444b      	add	r3, r9
 800f93c:	106d      	asrs	r5, r5, #1
 800f93e:	429d      	cmp	r5, r3
 800f940:	bf38      	it	cc
 800f942:	461d      	movcc	r5, r3
 800f944:	0553      	lsls	r3, r2, #21
 800f946:	d527      	bpl.n	800f998 <__ssputs_r+0x8c>
 800f948:	4629      	mov	r1, r5
 800f94a:	f7ff fbd7 	bl	800f0fc <_malloc_r>
 800f94e:	4606      	mov	r6, r0
 800f950:	b360      	cbz	r0, 800f9ac <__ssputs_r+0xa0>
 800f952:	6921      	ldr	r1, [r4, #16]
 800f954:	464a      	mov	r2, r9
 800f956:	f7fe fcd4 	bl	800e302 <memcpy>
 800f95a:	89a3      	ldrh	r3, [r4, #12]
 800f95c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f964:	81a3      	strh	r3, [r4, #12]
 800f966:	6126      	str	r6, [r4, #16]
 800f968:	6165      	str	r5, [r4, #20]
 800f96a:	444e      	add	r6, r9
 800f96c:	eba5 0509 	sub.w	r5, r5, r9
 800f970:	6026      	str	r6, [r4, #0]
 800f972:	60a5      	str	r5, [r4, #8]
 800f974:	463e      	mov	r6, r7
 800f976:	42be      	cmp	r6, r7
 800f978:	d900      	bls.n	800f97c <__ssputs_r+0x70>
 800f97a:	463e      	mov	r6, r7
 800f97c:	6820      	ldr	r0, [r4, #0]
 800f97e:	4632      	mov	r2, r6
 800f980:	4641      	mov	r1, r8
 800f982:	f000 f9c9 	bl	800fd18 <memmove>
 800f986:	68a3      	ldr	r3, [r4, #8]
 800f988:	1b9b      	subs	r3, r3, r6
 800f98a:	60a3      	str	r3, [r4, #8]
 800f98c:	6823      	ldr	r3, [r4, #0]
 800f98e:	4433      	add	r3, r6
 800f990:	6023      	str	r3, [r4, #0]
 800f992:	2000      	movs	r0, #0
 800f994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f998:	462a      	mov	r2, r5
 800f99a:	f000 fa2d 	bl	800fdf8 <_realloc_r>
 800f99e:	4606      	mov	r6, r0
 800f9a0:	2800      	cmp	r0, #0
 800f9a2:	d1e0      	bne.n	800f966 <__ssputs_r+0x5a>
 800f9a4:	6921      	ldr	r1, [r4, #16]
 800f9a6:	4650      	mov	r0, sl
 800f9a8:	f7ff fb34 	bl	800f014 <_free_r>
 800f9ac:	230c      	movs	r3, #12
 800f9ae:	f8ca 3000 	str.w	r3, [sl]
 800f9b2:	89a3      	ldrh	r3, [r4, #12]
 800f9b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9b8:	81a3      	strh	r3, [r4, #12]
 800f9ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f9be:	e7e9      	b.n	800f994 <__ssputs_r+0x88>

0800f9c0 <_svfiprintf_r>:
 800f9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9c4:	4698      	mov	r8, r3
 800f9c6:	898b      	ldrh	r3, [r1, #12]
 800f9c8:	061b      	lsls	r3, r3, #24
 800f9ca:	b09d      	sub	sp, #116	; 0x74
 800f9cc:	4607      	mov	r7, r0
 800f9ce:	460d      	mov	r5, r1
 800f9d0:	4614      	mov	r4, r2
 800f9d2:	d50e      	bpl.n	800f9f2 <_svfiprintf_r+0x32>
 800f9d4:	690b      	ldr	r3, [r1, #16]
 800f9d6:	b963      	cbnz	r3, 800f9f2 <_svfiprintf_r+0x32>
 800f9d8:	2140      	movs	r1, #64	; 0x40
 800f9da:	f7ff fb8f 	bl	800f0fc <_malloc_r>
 800f9de:	6028      	str	r0, [r5, #0]
 800f9e0:	6128      	str	r0, [r5, #16]
 800f9e2:	b920      	cbnz	r0, 800f9ee <_svfiprintf_r+0x2e>
 800f9e4:	230c      	movs	r3, #12
 800f9e6:	603b      	str	r3, [r7, #0]
 800f9e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f9ec:	e0d0      	b.n	800fb90 <_svfiprintf_r+0x1d0>
 800f9ee:	2340      	movs	r3, #64	; 0x40
 800f9f0:	616b      	str	r3, [r5, #20]
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	9309      	str	r3, [sp, #36]	; 0x24
 800f9f6:	2320      	movs	r3, #32
 800f9f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f9fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa00:	2330      	movs	r3, #48	; 0x30
 800fa02:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800fba8 <_svfiprintf_r+0x1e8>
 800fa06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fa0a:	f04f 0901 	mov.w	r9, #1
 800fa0e:	4623      	mov	r3, r4
 800fa10:	469a      	mov	sl, r3
 800fa12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa16:	b10a      	cbz	r2, 800fa1c <_svfiprintf_r+0x5c>
 800fa18:	2a25      	cmp	r2, #37	; 0x25
 800fa1a:	d1f9      	bne.n	800fa10 <_svfiprintf_r+0x50>
 800fa1c:	ebba 0b04 	subs.w	fp, sl, r4
 800fa20:	d00b      	beq.n	800fa3a <_svfiprintf_r+0x7a>
 800fa22:	465b      	mov	r3, fp
 800fa24:	4622      	mov	r2, r4
 800fa26:	4629      	mov	r1, r5
 800fa28:	4638      	mov	r0, r7
 800fa2a:	f7ff ff6f 	bl	800f90c <__ssputs_r>
 800fa2e:	3001      	adds	r0, #1
 800fa30:	f000 80a9 	beq.w	800fb86 <_svfiprintf_r+0x1c6>
 800fa34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa36:	445a      	add	r2, fp
 800fa38:	9209      	str	r2, [sp, #36]	; 0x24
 800fa3a:	f89a 3000 	ldrb.w	r3, [sl]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	f000 80a1 	beq.w	800fb86 <_svfiprintf_r+0x1c6>
 800fa44:	2300      	movs	r3, #0
 800fa46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fa4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa4e:	f10a 0a01 	add.w	sl, sl, #1
 800fa52:	9304      	str	r3, [sp, #16]
 800fa54:	9307      	str	r3, [sp, #28]
 800fa56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa5a:	931a      	str	r3, [sp, #104]	; 0x68
 800fa5c:	4654      	mov	r4, sl
 800fa5e:	2205      	movs	r2, #5
 800fa60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa64:	4850      	ldr	r0, [pc, #320]	; (800fba8 <_svfiprintf_r+0x1e8>)
 800fa66:	f7f0 fbd3 	bl	8000210 <memchr>
 800fa6a:	9a04      	ldr	r2, [sp, #16]
 800fa6c:	b9d8      	cbnz	r0, 800faa6 <_svfiprintf_r+0xe6>
 800fa6e:	06d0      	lsls	r0, r2, #27
 800fa70:	bf44      	itt	mi
 800fa72:	2320      	movmi	r3, #32
 800fa74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa78:	0711      	lsls	r1, r2, #28
 800fa7a:	bf44      	itt	mi
 800fa7c:	232b      	movmi	r3, #43	; 0x2b
 800fa7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa82:	f89a 3000 	ldrb.w	r3, [sl]
 800fa86:	2b2a      	cmp	r3, #42	; 0x2a
 800fa88:	d015      	beq.n	800fab6 <_svfiprintf_r+0xf6>
 800fa8a:	9a07      	ldr	r2, [sp, #28]
 800fa8c:	4654      	mov	r4, sl
 800fa8e:	2000      	movs	r0, #0
 800fa90:	f04f 0c0a 	mov.w	ip, #10
 800fa94:	4621      	mov	r1, r4
 800fa96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa9a:	3b30      	subs	r3, #48	; 0x30
 800fa9c:	2b09      	cmp	r3, #9
 800fa9e:	d94d      	bls.n	800fb3c <_svfiprintf_r+0x17c>
 800faa0:	b1b0      	cbz	r0, 800fad0 <_svfiprintf_r+0x110>
 800faa2:	9207      	str	r2, [sp, #28]
 800faa4:	e014      	b.n	800fad0 <_svfiprintf_r+0x110>
 800faa6:	eba0 0308 	sub.w	r3, r0, r8
 800faaa:	fa09 f303 	lsl.w	r3, r9, r3
 800faae:	4313      	orrs	r3, r2
 800fab0:	9304      	str	r3, [sp, #16]
 800fab2:	46a2      	mov	sl, r4
 800fab4:	e7d2      	b.n	800fa5c <_svfiprintf_r+0x9c>
 800fab6:	9b03      	ldr	r3, [sp, #12]
 800fab8:	1d19      	adds	r1, r3, #4
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	9103      	str	r1, [sp, #12]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	bfbb      	ittet	lt
 800fac2:	425b      	neglt	r3, r3
 800fac4:	f042 0202 	orrlt.w	r2, r2, #2
 800fac8:	9307      	strge	r3, [sp, #28]
 800faca:	9307      	strlt	r3, [sp, #28]
 800facc:	bfb8      	it	lt
 800face:	9204      	strlt	r2, [sp, #16]
 800fad0:	7823      	ldrb	r3, [r4, #0]
 800fad2:	2b2e      	cmp	r3, #46	; 0x2e
 800fad4:	d10c      	bne.n	800faf0 <_svfiprintf_r+0x130>
 800fad6:	7863      	ldrb	r3, [r4, #1]
 800fad8:	2b2a      	cmp	r3, #42	; 0x2a
 800fada:	d134      	bne.n	800fb46 <_svfiprintf_r+0x186>
 800fadc:	9b03      	ldr	r3, [sp, #12]
 800fade:	1d1a      	adds	r2, r3, #4
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	9203      	str	r2, [sp, #12]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	bfb8      	it	lt
 800fae8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800faec:	3402      	adds	r4, #2
 800faee:	9305      	str	r3, [sp, #20]
 800faf0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800fbb8 <_svfiprintf_r+0x1f8>
 800faf4:	7821      	ldrb	r1, [r4, #0]
 800faf6:	2203      	movs	r2, #3
 800faf8:	4650      	mov	r0, sl
 800fafa:	f7f0 fb89 	bl	8000210 <memchr>
 800fafe:	b138      	cbz	r0, 800fb10 <_svfiprintf_r+0x150>
 800fb00:	9b04      	ldr	r3, [sp, #16]
 800fb02:	eba0 000a 	sub.w	r0, r0, sl
 800fb06:	2240      	movs	r2, #64	; 0x40
 800fb08:	4082      	lsls	r2, r0
 800fb0a:	4313      	orrs	r3, r2
 800fb0c:	3401      	adds	r4, #1
 800fb0e:	9304      	str	r3, [sp, #16]
 800fb10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb14:	4825      	ldr	r0, [pc, #148]	; (800fbac <_svfiprintf_r+0x1ec>)
 800fb16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fb1a:	2206      	movs	r2, #6
 800fb1c:	f7f0 fb78 	bl	8000210 <memchr>
 800fb20:	2800      	cmp	r0, #0
 800fb22:	d038      	beq.n	800fb96 <_svfiprintf_r+0x1d6>
 800fb24:	4b22      	ldr	r3, [pc, #136]	; (800fbb0 <_svfiprintf_r+0x1f0>)
 800fb26:	bb1b      	cbnz	r3, 800fb70 <_svfiprintf_r+0x1b0>
 800fb28:	9b03      	ldr	r3, [sp, #12]
 800fb2a:	3307      	adds	r3, #7
 800fb2c:	f023 0307 	bic.w	r3, r3, #7
 800fb30:	3308      	adds	r3, #8
 800fb32:	9303      	str	r3, [sp, #12]
 800fb34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb36:	4433      	add	r3, r6
 800fb38:	9309      	str	r3, [sp, #36]	; 0x24
 800fb3a:	e768      	b.n	800fa0e <_svfiprintf_r+0x4e>
 800fb3c:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb40:	460c      	mov	r4, r1
 800fb42:	2001      	movs	r0, #1
 800fb44:	e7a6      	b.n	800fa94 <_svfiprintf_r+0xd4>
 800fb46:	2300      	movs	r3, #0
 800fb48:	3401      	adds	r4, #1
 800fb4a:	9305      	str	r3, [sp, #20]
 800fb4c:	4619      	mov	r1, r3
 800fb4e:	f04f 0c0a 	mov.w	ip, #10
 800fb52:	4620      	mov	r0, r4
 800fb54:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb58:	3a30      	subs	r2, #48	; 0x30
 800fb5a:	2a09      	cmp	r2, #9
 800fb5c:	d903      	bls.n	800fb66 <_svfiprintf_r+0x1a6>
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d0c6      	beq.n	800faf0 <_svfiprintf_r+0x130>
 800fb62:	9105      	str	r1, [sp, #20]
 800fb64:	e7c4      	b.n	800faf0 <_svfiprintf_r+0x130>
 800fb66:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb6a:	4604      	mov	r4, r0
 800fb6c:	2301      	movs	r3, #1
 800fb6e:	e7f0      	b.n	800fb52 <_svfiprintf_r+0x192>
 800fb70:	ab03      	add	r3, sp, #12
 800fb72:	9300      	str	r3, [sp, #0]
 800fb74:	462a      	mov	r2, r5
 800fb76:	4b0f      	ldr	r3, [pc, #60]	; (800fbb4 <_svfiprintf_r+0x1f4>)
 800fb78:	a904      	add	r1, sp, #16
 800fb7a:	4638      	mov	r0, r7
 800fb7c:	f7fd fdbe 	bl	800d6fc <_printf_float>
 800fb80:	1c42      	adds	r2, r0, #1
 800fb82:	4606      	mov	r6, r0
 800fb84:	d1d6      	bne.n	800fb34 <_svfiprintf_r+0x174>
 800fb86:	89ab      	ldrh	r3, [r5, #12]
 800fb88:	065b      	lsls	r3, r3, #25
 800fb8a:	f53f af2d 	bmi.w	800f9e8 <_svfiprintf_r+0x28>
 800fb8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb90:	b01d      	add	sp, #116	; 0x74
 800fb92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb96:	ab03      	add	r3, sp, #12
 800fb98:	9300      	str	r3, [sp, #0]
 800fb9a:	462a      	mov	r2, r5
 800fb9c:	4b05      	ldr	r3, [pc, #20]	; (800fbb4 <_svfiprintf_r+0x1f4>)
 800fb9e:	a904      	add	r1, sp, #16
 800fba0:	4638      	mov	r0, r7
 800fba2:	f7fe f84f 	bl	800dc44 <_printf_i>
 800fba6:	e7eb      	b.n	800fb80 <_svfiprintf_r+0x1c0>
 800fba8:	08011bbc 	.word	0x08011bbc
 800fbac:	08011bc6 	.word	0x08011bc6
 800fbb0:	0800d6fd 	.word	0x0800d6fd
 800fbb4:	0800f90d 	.word	0x0800f90d
 800fbb8:	08011bc2 	.word	0x08011bc2

0800fbbc <__sflush_r>:
 800fbbc:	898a      	ldrh	r2, [r1, #12]
 800fbbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbc2:	4605      	mov	r5, r0
 800fbc4:	0710      	lsls	r0, r2, #28
 800fbc6:	460c      	mov	r4, r1
 800fbc8:	d458      	bmi.n	800fc7c <__sflush_r+0xc0>
 800fbca:	684b      	ldr	r3, [r1, #4]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	dc05      	bgt.n	800fbdc <__sflush_r+0x20>
 800fbd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	dc02      	bgt.n	800fbdc <__sflush_r+0x20>
 800fbd6:	2000      	movs	r0, #0
 800fbd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fbde:	2e00      	cmp	r6, #0
 800fbe0:	d0f9      	beq.n	800fbd6 <__sflush_r+0x1a>
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fbe8:	682f      	ldr	r7, [r5, #0]
 800fbea:	6a21      	ldr	r1, [r4, #32]
 800fbec:	602b      	str	r3, [r5, #0]
 800fbee:	d032      	beq.n	800fc56 <__sflush_r+0x9a>
 800fbf0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fbf2:	89a3      	ldrh	r3, [r4, #12]
 800fbf4:	075a      	lsls	r2, r3, #29
 800fbf6:	d505      	bpl.n	800fc04 <__sflush_r+0x48>
 800fbf8:	6863      	ldr	r3, [r4, #4]
 800fbfa:	1ac0      	subs	r0, r0, r3
 800fbfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fbfe:	b10b      	cbz	r3, 800fc04 <__sflush_r+0x48>
 800fc00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fc02:	1ac0      	subs	r0, r0, r3
 800fc04:	2300      	movs	r3, #0
 800fc06:	4602      	mov	r2, r0
 800fc08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fc0a:	6a21      	ldr	r1, [r4, #32]
 800fc0c:	4628      	mov	r0, r5
 800fc0e:	47b0      	blx	r6
 800fc10:	1c43      	adds	r3, r0, #1
 800fc12:	89a3      	ldrh	r3, [r4, #12]
 800fc14:	d106      	bne.n	800fc24 <__sflush_r+0x68>
 800fc16:	6829      	ldr	r1, [r5, #0]
 800fc18:	291d      	cmp	r1, #29
 800fc1a:	d82b      	bhi.n	800fc74 <__sflush_r+0xb8>
 800fc1c:	4a29      	ldr	r2, [pc, #164]	; (800fcc4 <__sflush_r+0x108>)
 800fc1e:	410a      	asrs	r2, r1
 800fc20:	07d6      	lsls	r6, r2, #31
 800fc22:	d427      	bmi.n	800fc74 <__sflush_r+0xb8>
 800fc24:	2200      	movs	r2, #0
 800fc26:	6062      	str	r2, [r4, #4]
 800fc28:	04d9      	lsls	r1, r3, #19
 800fc2a:	6922      	ldr	r2, [r4, #16]
 800fc2c:	6022      	str	r2, [r4, #0]
 800fc2e:	d504      	bpl.n	800fc3a <__sflush_r+0x7e>
 800fc30:	1c42      	adds	r2, r0, #1
 800fc32:	d101      	bne.n	800fc38 <__sflush_r+0x7c>
 800fc34:	682b      	ldr	r3, [r5, #0]
 800fc36:	b903      	cbnz	r3, 800fc3a <__sflush_r+0x7e>
 800fc38:	6560      	str	r0, [r4, #84]	; 0x54
 800fc3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc3c:	602f      	str	r7, [r5, #0]
 800fc3e:	2900      	cmp	r1, #0
 800fc40:	d0c9      	beq.n	800fbd6 <__sflush_r+0x1a>
 800fc42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fc46:	4299      	cmp	r1, r3
 800fc48:	d002      	beq.n	800fc50 <__sflush_r+0x94>
 800fc4a:	4628      	mov	r0, r5
 800fc4c:	f7ff f9e2 	bl	800f014 <_free_r>
 800fc50:	2000      	movs	r0, #0
 800fc52:	6360      	str	r0, [r4, #52]	; 0x34
 800fc54:	e7c0      	b.n	800fbd8 <__sflush_r+0x1c>
 800fc56:	2301      	movs	r3, #1
 800fc58:	4628      	mov	r0, r5
 800fc5a:	47b0      	blx	r6
 800fc5c:	1c41      	adds	r1, r0, #1
 800fc5e:	d1c8      	bne.n	800fbf2 <__sflush_r+0x36>
 800fc60:	682b      	ldr	r3, [r5, #0]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d0c5      	beq.n	800fbf2 <__sflush_r+0x36>
 800fc66:	2b1d      	cmp	r3, #29
 800fc68:	d001      	beq.n	800fc6e <__sflush_r+0xb2>
 800fc6a:	2b16      	cmp	r3, #22
 800fc6c:	d101      	bne.n	800fc72 <__sflush_r+0xb6>
 800fc6e:	602f      	str	r7, [r5, #0]
 800fc70:	e7b1      	b.n	800fbd6 <__sflush_r+0x1a>
 800fc72:	89a3      	ldrh	r3, [r4, #12]
 800fc74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc78:	81a3      	strh	r3, [r4, #12]
 800fc7a:	e7ad      	b.n	800fbd8 <__sflush_r+0x1c>
 800fc7c:	690f      	ldr	r7, [r1, #16]
 800fc7e:	2f00      	cmp	r7, #0
 800fc80:	d0a9      	beq.n	800fbd6 <__sflush_r+0x1a>
 800fc82:	0793      	lsls	r3, r2, #30
 800fc84:	680e      	ldr	r6, [r1, #0]
 800fc86:	bf08      	it	eq
 800fc88:	694b      	ldreq	r3, [r1, #20]
 800fc8a:	600f      	str	r7, [r1, #0]
 800fc8c:	bf18      	it	ne
 800fc8e:	2300      	movne	r3, #0
 800fc90:	eba6 0807 	sub.w	r8, r6, r7
 800fc94:	608b      	str	r3, [r1, #8]
 800fc96:	f1b8 0f00 	cmp.w	r8, #0
 800fc9a:	dd9c      	ble.n	800fbd6 <__sflush_r+0x1a>
 800fc9c:	6a21      	ldr	r1, [r4, #32]
 800fc9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fca0:	4643      	mov	r3, r8
 800fca2:	463a      	mov	r2, r7
 800fca4:	4628      	mov	r0, r5
 800fca6:	47b0      	blx	r6
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	dc06      	bgt.n	800fcba <__sflush_r+0xfe>
 800fcac:	89a3      	ldrh	r3, [r4, #12]
 800fcae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fcb2:	81a3      	strh	r3, [r4, #12]
 800fcb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fcb8:	e78e      	b.n	800fbd8 <__sflush_r+0x1c>
 800fcba:	4407      	add	r7, r0
 800fcbc:	eba8 0800 	sub.w	r8, r8, r0
 800fcc0:	e7e9      	b.n	800fc96 <__sflush_r+0xda>
 800fcc2:	bf00      	nop
 800fcc4:	dfbffffe 	.word	0xdfbffffe

0800fcc8 <_fflush_r>:
 800fcc8:	b538      	push	{r3, r4, r5, lr}
 800fcca:	690b      	ldr	r3, [r1, #16]
 800fccc:	4605      	mov	r5, r0
 800fcce:	460c      	mov	r4, r1
 800fcd0:	b913      	cbnz	r3, 800fcd8 <_fflush_r+0x10>
 800fcd2:	2500      	movs	r5, #0
 800fcd4:	4628      	mov	r0, r5
 800fcd6:	bd38      	pop	{r3, r4, r5, pc}
 800fcd8:	b118      	cbz	r0, 800fce2 <_fflush_r+0x1a>
 800fcda:	6a03      	ldr	r3, [r0, #32]
 800fcdc:	b90b      	cbnz	r3, 800fce2 <_fflush_r+0x1a>
 800fcde:	f7fe f95f 	bl	800dfa0 <__sinit>
 800fce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d0f3      	beq.n	800fcd2 <_fflush_r+0xa>
 800fcea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fcec:	07d0      	lsls	r0, r2, #31
 800fcee:	d404      	bmi.n	800fcfa <_fflush_r+0x32>
 800fcf0:	0599      	lsls	r1, r3, #22
 800fcf2:	d402      	bmi.n	800fcfa <_fflush_r+0x32>
 800fcf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcf6:	f7fe fb02 	bl	800e2fe <__retarget_lock_acquire_recursive>
 800fcfa:	4628      	mov	r0, r5
 800fcfc:	4621      	mov	r1, r4
 800fcfe:	f7ff ff5d 	bl	800fbbc <__sflush_r>
 800fd02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fd04:	07da      	lsls	r2, r3, #31
 800fd06:	4605      	mov	r5, r0
 800fd08:	d4e4      	bmi.n	800fcd4 <_fflush_r+0xc>
 800fd0a:	89a3      	ldrh	r3, [r4, #12]
 800fd0c:	059b      	lsls	r3, r3, #22
 800fd0e:	d4e1      	bmi.n	800fcd4 <_fflush_r+0xc>
 800fd10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fd12:	f7fe faf5 	bl	800e300 <__retarget_lock_release_recursive>
 800fd16:	e7dd      	b.n	800fcd4 <_fflush_r+0xc>

0800fd18 <memmove>:
 800fd18:	4288      	cmp	r0, r1
 800fd1a:	b510      	push	{r4, lr}
 800fd1c:	eb01 0402 	add.w	r4, r1, r2
 800fd20:	d902      	bls.n	800fd28 <memmove+0x10>
 800fd22:	4284      	cmp	r4, r0
 800fd24:	4623      	mov	r3, r4
 800fd26:	d807      	bhi.n	800fd38 <memmove+0x20>
 800fd28:	1e43      	subs	r3, r0, #1
 800fd2a:	42a1      	cmp	r1, r4
 800fd2c:	d008      	beq.n	800fd40 <memmove+0x28>
 800fd2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fd36:	e7f8      	b.n	800fd2a <memmove+0x12>
 800fd38:	4402      	add	r2, r0
 800fd3a:	4601      	mov	r1, r0
 800fd3c:	428a      	cmp	r2, r1
 800fd3e:	d100      	bne.n	800fd42 <memmove+0x2a>
 800fd40:	bd10      	pop	{r4, pc}
 800fd42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fd46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fd4a:	e7f7      	b.n	800fd3c <memmove+0x24>

0800fd4c <_sbrk_r>:
 800fd4c:	b538      	push	{r3, r4, r5, lr}
 800fd4e:	4d06      	ldr	r5, [pc, #24]	; (800fd68 <_sbrk_r+0x1c>)
 800fd50:	2300      	movs	r3, #0
 800fd52:	4604      	mov	r4, r0
 800fd54:	4608      	mov	r0, r1
 800fd56:	602b      	str	r3, [r5, #0]
 800fd58:	f7f2 fc48 	bl	80025ec <_sbrk>
 800fd5c:	1c43      	adds	r3, r0, #1
 800fd5e:	d102      	bne.n	800fd66 <_sbrk_r+0x1a>
 800fd60:	682b      	ldr	r3, [r5, #0]
 800fd62:	b103      	cbz	r3, 800fd66 <_sbrk_r+0x1a>
 800fd64:	6023      	str	r3, [r4, #0]
 800fd66:	bd38      	pop	{r3, r4, r5, pc}
 800fd68:	20005dbc 	.word	0x20005dbc

0800fd6c <__assert_func>:
 800fd6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd6e:	4614      	mov	r4, r2
 800fd70:	461a      	mov	r2, r3
 800fd72:	4b09      	ldr	r3, [pc, #36]	; (800fd98 <__assert_func+0x2c>)
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	4605      	mov	r5, r0
 800fd78:	68d8      	ldr	r0, [r3, #12]
 800fd7a:	b14c      	cbz	r4, 800fd90 <__assert_func+0x24>
 800fd7c:	4b07      	ldr	r3, [pc, #28]	; (800fd9c <__assert_func+0x30>)
 800fd7e:	9100      	str	r1, [sp, #0]
 800fd80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fd84:	4906      	ldr	r1, [pc, #24]	; (800fda0 <__assert_func+0x34>)
 800fd86:	462b      	mov	r3, r5
 800fd88:	f000 f872 	bl	800fe70 <fiprintf>
 800fd8c:	f000 f882 	bl	800fe94 <abort>
 800fd90:	4b04      	ldr	r3, [pc, #16]	; (800fda4 <__assert_func+0x38>)
 800fd92:	461c      	mov	r4, r3
 800fd94:	e7f3      	b.n	800fd7e <__assert_func+0x12>
 800fd96:	bf00      	nop
 800fd98:	20000084 	.word	0x20000084
 800fd9c:	08011bd7 	.word	0x08011bd7
 800fda0:	08011be4 	.word	0x08011be4
 800fda4:	08011c12 	.word	0x08011c12

0800fda8 <_calloc_r>:
 800fda8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fdaa:	fba1 2402 	umull	r2, r4, r1, r2
 800fdae:	b94c      	cbnz	r4, 800fdc4 <_calloc_r+0x1c>
 800fdb0:	4611      	mov	r1, r2
 800fdb2:	9201      	str	r2, [sp, #4]
 800fdb4:	f7ff f9a2 	bl	800f0fc <_malloc_r>
 800fdb8:	9a01      	ldr	r2, [sp, #4]
 800fdba:	4605      	mov	r5, r0
 800fdbc:	b930      	cbnz	r0, 800fdcc <_calloc_r+0x24>
 800fdbe:	4628      	mov	r0, r5
 800fdc0:	b003      	add	sp, #12
 800fdc2:	bd30      	pop	{r4, r5, pc}
 800fdc4:	220c      	movs	r2, #12
 800fdc6:	6002      	str	r2, [r0, #0]
 800fdc8:	2500      	movs	r5, #0
 800fdca:	e7f8      	b.n	800fdbe <_calloc_r+0x16>
 800fdcc:	4621      	mov	r1, r4
 800fdce:	f7fe f9b4 	bl	800e13a <memset>
 800fdd2:	e7f4      	b.n	800fdbe <_calloc_r+0x16>

0800fdd4 <__ascii_mbtowc>:
 800fdd4:	b082      	sub	sp, #8
 800fdd6:	b901      	cbnz	r1, 800fdda <__ascii_mbtowc+0x6>
 800fdd8:	a901      	add	r1, sp, #4
 800fdda:	b142      	cbz	r2, 800fdee <__ascii_mbtowc+0x1a>
 800fddc:	b14b      	cbz	r3, 800fdf2 <__ascii_mbtowc+0x1e>
 800fdde:	7813      	ldrb	r3, [r2, #0]
 800fde0:	600b      	str	r3, [r1, #0]
 800fde2:	7812      	ldrb	r2, [r2, #0]
 800fde4:	1e10      	subs	r0, r2, #0
 800fde6:	bf18      	it	ne
 800fde8:	2001      	movne	r0, #1
 800fdea:	b002      	add	sp, #8
 800fdec:	4770      	bx	lr
 800fdee:	4610      	mov	r0, r2
 800fdf0:	e7fb      	b.n	800fdea <__ascii_mbtowc+0x16>
 800fdf2:	f06f 0001 	mvn.w	r0, #1
 800fdf6:	e7f8      	b.n	800fdea <__ascii_mbtowc+0x16>

0800fdf8 <_realloc_r>:
 800fdf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdfc:	4680      	mov	r8, r0
 800fdfe:	4614      	mov	r4, r2
 800fe00:	460e      	mov	r6, r1
 800fe02:	b921      	cbnz	r1, 800fe0e <_realloc_r+0x16>
 800fe04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe08:	4611      	mov	r1, r2
 800fe0a:	f7ff b977 	b.w	800f0fc <_malloc_r>
 800fe0e:	b92a      	cbnz	r2, 800fe1c <_realloc_r+0x24>
 800fe10:	f7ff f900 	bl	800f014 <_free_r>
 800fe14:	4625      	mov	r5, r4
 800fe16:	4628      	mov	r0, r5
 800fe18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe1c:	f000 f841 	bl	800fea2 <_malloc_usable_size_r>
 800fe20:	4284      	cmp	r4, r0
 800fe22:	4607      	mov	r7, r0
 800fe24:	d802      	bhi.n	800fe2c <_realloc_r+0x34>
 800fe26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fe2a:	d812      	bhi.n	800fe52 <_realloc_r+0x5a>
 800fe2c:	4621      	mov	r1, r4
 800fe2e:	4640      	mov	r0, r8
 800fe30:	f7ff f964 	bl	800f0fc <_malloc_r>
 800fe34:	4605      	mov	r5, r0
 800fe36:	2800      	cmp	r0, #0
 800fe38:	d0ed      	beq.n	800fe16 <_realloc_r+0x1e>
 800fe3a:	42bc      	cmp	r4, r7
 800fe3c:	4622      	mov	r2, r4
 800fe3e:	4631      	mov	r1, r6
 800fe40:	bf28      	it	cs
 800fe42:	463a      	movcs	r2, r7
 800fe44:	f7fe fa5d 	bl	800e302 <memcpy>
 800fe48:	4631      	mov	r1, r6
 800fe4a:	4640      	mov	r0, r8
 800fe4c:	f7ff f8e2 	bl	800f014 <_free_r>
 800fe50:	e7e1      	b.n	800fe16 <_realloc_r+0x1e>
 800fe52:	4635      	mov	r5, r6
 800fe54:	e7df      	b.n	800fe16 <_realloc_r+0x1e>

0800fe56 <__ascii_wctomb>:
 800fe56:	b149      	cbz	r1, 800fe6c <__ascii_wctomb+0x16>
 800fe58:	2aff      	cmp	r2, #255	; 0xff
 800fe5a:	bf85      	ittet	hi
 800fe5c:	238a      	movhi	r3, #138	; 0x8a
 800fe5e:	6003      	strhi	r3, [r0, #0]
 800fe60:	700a      	strbls	r2, [r1, #0]
 800fe62:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800fe66:	bf98      	it	ls
 800fe68:	2001      	movls	r0, #1
 800fe6a:	4770      	bx	lr
 800fe6c:	4608      	mov	r0, r1
 800fe6e:	4770      	bx	lr

0800fe70 <fiprintf>:
 800fe70:	b40e      	push	{r1, r2, r3}
 800fe72:	b503      	push	{r0, r1, lr}
 800fe74:	4601      	mov	r1, r0
 800fe76:	ab03      	add	r3, sp, #12
 800fe78:	4805      	ldr	r0, [pc, #20]	; (800fe90 <fiprintf+0x20>)
 800fe7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe7e:	6800      	ldr	r0, [r0, #0]
 800fe80:	9301      	str	r3, [sp, #4]
 800fe82:	f000 f83f 	bl	800ff04 <_vfiprintf_r>
 800fe86:	b002      	add	sp, #8
 800fe88:	f85d eb04 	ldr.w	lr, [sp], #4
 800fe8c:	b003      	add	sp, #12
 800fe8e:	4770      	bx	lr
 800fe90:	20000084 	.word	0x20000084

0800fe94 <abort>:
 800fe94:	b508      	push	{r3, lr}
 800fe96:	2006      	movs	r0, #6
 800fe98:	f000 fa0c 	bl	80102b4 <raise>
 800fe9c:	2001      	movs	r0, #1
 800fe9e:	f7f2 fb2d 	bl	80024fc <_exit>

0800fea2 <_malloc_usable_size_r>:
 800fea2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fea6:	1f18      	subs	r0, r3, #4
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	bfbc      	itt	lt
 800feac:	580b      	ldrlt	r3, [r1, r0]
 800feae:	18c0      	addlt	r0, r0, r3
 800feb0:	4770      	bx	lr

0800feb2 <__sfputc_r>:
 800feb2:	6893      	ldr	r3, [r2, #8]
 800feb4:	3b01      	subs	r3, #1
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	b410      	push	{r4}
 800feba:	6093      	str	r3, [r2, #8]
 800febc:	da08      	bge.n	800fed0 <__sfputc_r+0x1e>
 800febe:	6994      	ldr	r4, [r2, #24]
 800fec0:	42a3      	cmp	r3, r4
 800fec2:	db01      	blt.n	800fec8 <__sfputc_r+0x16>
 800fec4:	290a      	cmp	r1, #10
 800fec6:	d103      	bne.n	800fed0 <__sfputc_r+0x1e>
 800fec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fecc:	f000 b934 	b.w	8010138 <__swbuf_r>
 800fed0:	6813      	ldr	r3, [r2, #0]
 800fed2:	1c58      	adds	r0, r3, #1
 800fed4:	6010      	str	r0, [r2, #0]
 800fed6:	7019      	strb	r1, [r3, #0]
 800fed8:	4608      	mov	r0, r1
 800feda:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fede:	4770      	bx	lr

0800fee0 <__sfputs_r>:
 800fee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fee2:	4606      	mov	r6, r0
 800fee4:	460f      	mov	r7, r1
 800fee6:	4614      	mov	r4, r2
 800fee8:	18d5      	adds	r5, r2, r3
 800feea:	42ac      	cmp	r4, r5
 800feec:	d101      	bne.n	800fef2 <__sfputs_r+0x12>
 800feee:	2000      	movs	r0, #0
 800fef0:	e007      	b.n	800ff02 <__sfputs_r+0x22>
 800fef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fef6:	463a      	mov	r2, r7
 800fef8:	4630      	mov	r0, r6
 800fefa:	f7ff ffda 	bl	800feb2 <__sfputc_r>
 800fefe:	1c43      	adds	r3, r0, #1
 800ff00:	d1f3      	bne.n	800feea <__sfputs_r+0xa>
 800ff02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ff04 <_vfiprintf_r>:
 800ff04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff08:	460d      	mov	r5, r1
 800ff0a:	b09d      	sub	sp, #116	; 0x74
 800ff0c:	4614      	mov	r4, r2
 800ff0e:	4698      	mov	r8, r3
 800ff10:	4606      	mov	r6, r0
 800ff12:	b118      	cbz	r0, 800ff1c <_vfiprintf_r+0x18>
 800ff14:	6a03      	ldr	r3, [r0, #32]
 800ff16:	b90b      	cbnz	r3, 800ff1c <_vfiprintf_r+0x18>
 800ff18:	f7fe f842 	bl	800dfa0 <__sinit>
 800ff1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ff1e:	07d9      	lsls	r1, r3, #31
 800ff20:	d405      	bmi.n	800ff2e <_vfiprintf_r+0x2a>
 800ff22:	89ab      	ldrh	r3, [r5, #12]
 800ff24:	059a      	lsls	r2, r3, #22
 800ff26:	d402      	bmi.n	800ff2e <_vfiprintf_r+0x2a>
 800ff28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff2a:	f7fe f9e8 	bl	800e2fe <__retarget_lock_acquire_recursive>
 800ff2e:	89ab      	ldrh	r3, [r5, #12]
 800ff30:	071b      	lsls	r3, r3, #28
 800ff32:	d501      	bpl.n	800ff38 <_vfiprintf_r+0x34>
 800ff34:	692b      	ldr	r3, [r5, #16]
 800ff36:	b99b      	cbnz	r3, 800ff60 <_vfiprintf_r+0x5c>
 800ff38:	4629      	mov	r1, r5
 800ff3a:	4630      	mov	r0, r6
 800ff3c:	f000 f93a 	bl	80101b4 <__swsetup_r>
 800ff40:	b170      	cbz	r0, 800ff60 <_vfiprintf_r+0x5c>
 800ff42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ff44:	07dc      	lsls	r4, r3, #31
 800ff46:	d504      	bpl.n	800ff52 <_vfiprintf_r+0x4e>
 800ff48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ff4c:	b01d      	add	sp, #116	; 0x74
 800ff4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff52:	89ab      	ldrh	r3, [r5, #12]
 800ff54:	0598      	lsls	r0, r3, #22
 800ff56:	d4f7      	bmi.n	800ff48 <_vfiprintf_r+0x44>
 800ff58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff5a:	f7fe f9d1 	bl	800e300 <__retarget_lock_release_recursive>
 800ff5e:	e7f3      	b.n	800ff48 <_vfiprintf_r+0x44>
 800ff60:	2300      	movs	r3, #0
 800ff62:	9309      	str	r3, [sp, #36]	; 0x24
 800ff64:	2320      	movs	r3, #32
 800ff66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ff6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff6e:	2330      	movs	r3, #48	; 0x30
 800ff70:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010124 <_vfiprintf_r+0x220>
 800ff74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ff78:	f04f 0901 	mov.w	r9, #1
 800ff7c:	4623      	mov	r3, r4
 800ff7e:	469a      	mov	sl, r3
 800ff80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ff84:	b10a      	cbz	r2, 800ff8a <_vfiprintf_r+0x86>
 800ff86:	2a25      	cmp	r2, #37	; 0x25
 800ff88:	d1f9      	bne.n	800ff7e <_vfiprintf_r+0x7a>
 800ff8a:	ebba 0b04 	subs.w	fp, sl, r4
 800ff8e:	d00b      	beq.n	800ffa8 <_vfiprintf_r+0xa4>
 800ff90:	465b      	mov	r3, fp
 800ff92:	4622      	mov	r2, r4
 800ff94:	4629      	mov	r1, r5
 800ff96:	4630      	mov	r0, r6
 800ff98:	f7ff ffa2 	bl	800fee0 <__sfputs_r>
 800ff9c:	3001      	adds	r0, #1
 800ff9e:	f000 80a9 	beq.w	80100f4 <_vfiprintf_r+0x1f0>
 800ffa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ffa4:	445a      	add	r2, fp
 800ffa6:	9209      	str	r2, [sp, #36]	; 0x24
 800ffa8:	f89a 3000 	ldrb.w	r3, [sl]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	f000 80a1 	beq.w	80100f4 <_vfiprintf_r+0x1f0>
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ffb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ffbc:	f10a 0a01 	add.w	sl, sl, #1
 800ffc0:	9304      	str	r3, [sp, #16]
 800ffc2:	9307      	str	r3, [sp, #28]
 800ffc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ffc8:	931a      	str	r3, [sp, #104]	; 0x68
 800ffca:	4654      	mov	r4, sl
 800ffcc:	2205      	movs	r2, #5
 800ffce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffd2:	4854      	ldr	r0, [pc, #336]	; (8010124 <_vfiprintf_r+0x220>)
 800ffd4:	f7f0 f91c 	bl	8000210 <memchr>
 800ffd8:	9a04      	ldr	r2, [sp, #16]
 800ffda:	b9d8      	cbnz	r0, 8010014 <_vfiprintf_r+0x110>
 800ffdc:	06d1      	lsls	r1, r2, #27
 800ffde:	bf44      	itt	mi
 800ffe0:	2320      	movmi	r3, #32
 800ffe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ffe6:	0713      	lsls	r3, r2, #28
 800ffe8:	bf44      	itt	mi
 800ffea:	232b      	movmi	r3, #43	; 0x2b
 800ffec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fff0:	f89a 3000 	ldrb.w	r3, [sl]
 800fff4:	2b2a      	cmp	r3, #42	; 0x2a
 800fff6:	d015      	beq.n	8010024 <_vfiprintf_r+0x120>
 800fff8:	9a07      	ldr	r2, [sp, #28]
 800fffa:	4654      	mov	r4, sl
 800fffc:	2000      	movs	r0, #0
 800fffe:	f04f 0c0a 	mov.w	ip, #10
 8010002:	4621      	mov	r1, r4
 8010004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010008:	3b30      	subs	r3, #48	; 0x30
 801000a:	2b09      	cmp	r3, #9
 801000c:	d94d      	bls.n	80100aa <_vfiprintf_r+0x1a6>
 801000e:	b1b0      	cbz	r0, 801003e <_vfiprintf_r+0x13a>
 8010010:	9207      	str	r2, [sp, #28]
 8010012:	e014      	b.n	801003e <_vfiprintf_r+0x13a>
 8010014:	eba0 0308 	sub.w	r3, r0, r8
 8010018:	fa09 f303 	lsl.w	r3, r9, r3
 801001c:	4313      	orrs	r3, r2
 801001e:	9304      	str	r3, [sp, #16]
 8010020:	46a2      	mov	sl, r4
 8010022:	e7d2      	b.n	800ffca <_vfiprintf_r+0xc6>
 8010024:	9b03      	ldr	r3, [sp, #12]
 8010026:	1d19      	adds	r1, r3, #4
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	9103      	str	r1, [sp, #12]
 801002c:	2b00      	cmp	r3, #0
 801002e:	bfbb      	ittet	lt
 8010030:	425b      	neglt	r3, r3
 8010032:	f042 0202 	orrlt.w	r2, r2, #2
 8010036:	9307      	strge	r3, [sp, #28]
 8010038:	9307      	strlt	r3, [sp, #28]
 801003a:	bfb8      	it	lt
 801003c:	9204      	strlt	r2, [sp, #16]
 801003e:	7823      	ldrb	r3, [r4, #0]
 8010040:	2b2e      	cmp	r3, #46	; 0x2e
 8010042:	d10c      	bne.n	801005e <_vfiprintf_r+0x15a>
 8010044:	7863      	ldrb	r3, [r4, #1]
 8010046:	2b2a      	cmp	r3, #42	; 0x2a
 8010048:	d134      	bne.n	80100b4 <_vfiprintf_r+0x1b0>
 801004a:	9b03      	ldr	r3, [sp, #12]
 801004c:	1d1a      	adds	r2, r3, #4
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	9203      	str	r2, [sp, #12]
 8010052:	2b00      	cmp	r3, #0
 8010054:	bfb8      	it	lt
 8010056:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801005a:	3402      	adds	r4, #2
 801005c:	9305      	str	r3, [sp, #20]
 801005e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010134 <_vfiprintf_r+0x230>
 8010062:	7821      	ldrb	r1, [r4, #0]
 8010064:	2203      	movs	r2, #3
 8010066:	4650      	mov	r0, sl
 8010068:	f7f0 f8d2 	bl	8000210 <memchr>
 801006c:	b138      	cbz	r0, 801007e <_vfiprintf_r+0x17a>
 801006e:	9b04      	ldr	r3, [sp, #16]
 8010070:	eba0 000a 	sub.w	r0, r0, sl
 8010074:	2240      	movs	r2, #64	; 0x40
 8010076:	4082      	lsls	r2, r0
 8010078:	4313      	orrs	r3, r2
 801007a:	3401      	adds	r4, #1
 801007c:	9304      	str	r3, [sp, #16]
 801007e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010082:	4829      	ldr	r0, [pc, #164]	; (8010128 <_vfiprintf_r+0x224>)
 8010084:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010088:	2206      	movs	r2, #6
 801008a:	f7f0 f8c1 	bl	8000210 <memchr>
 801008e:	2800      	cmp	r0, #0
 8010090:	d03f      	beq.n	8010112 <_vfiprintf_r+0x20e>
 8010092:	4b26      	ldr	r3, [pc, #152]	; (801012c <_vfiprintf_r+0x228>)
 8010094:	bb1b      	cbnz	r3, 80100de <_vfiprintf_r+0x1da>
 8010096:	9b03      	ldr	r3, [sp, #12]
 8010098:	3307      	adds	r3, #7
 801009a:	f023 0307 	bic.w	r3, r3, #7
 801009e:	3308      	adds	r3, #8
 80100a0:	9303      	str	r3, [sp, #12]
 80100a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100a4:	443b      	add	r3, r7
 80100a6:	9309      	str	r3, [sp, #36]	; 0x24
 80100a8:	e768      	b.n	800ff7c <_vfiprintf_r+0x78>
 80100aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80100ae:	460c      	mov	r4, r1
 80100b0:	2001      	movs	r0, #1
 80100b2:	e7a6      	b.n	8010002 <_vfiprintf_r+0xfe>
 80100b4:	2300      	movs	r3, #0
 80100b6:	3401      	adds	r4, #1
 80100b8:	9305      	str	r3, [sp, #20]
 80100ba:	4619      	mov	r1, r3
 80100bc:	f04f 0c0a 	mov.w	ip, #10
 80100c0:	4620      	mov	r0, r4
 80100c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100c6:	3a30      	subs	r2, #48	; 0x30
 80100c8:	2a09      	cmp	r2, #9
 80100ca:	d903      	bls.n	80100d4 <_vfiprintf_r+0x1d0>
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d0c6      	beq.n	801005e <_vfiprintf_r+0x15a>
 80100d0:	9105      	str	r1, [sp, #20]
 80100d2:	e7c4      	b.n	801005e <_vfiprintf_r+0x15a>
 80100d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80100d8:	4604      	mov	r4, r0
 80100da:	2301      	movs	r3, #1
 80100dc:	e7f0      	b.n	80100c0 <_vfiprintf_r+0x1bc>
 80100de:	ab03      	add	r3, sp, #12
 80100e0:	9300      	str	r3, [sp, #0]
 80100e2:	462a      	mov	r2, r5
 80100e4:	4b12      	ldr	r3, [pc, #72]	; (8010130 <_vfiprintf_r+0x22c>)
 80100e6:	a904      	add	r1, sp, #16
 80100e8:	4630      	mov	r0, r6
 80100ea:	f7fd fb07 	bl	800d6fc <_printf_float>
 80100ee:	4607      	mov	r7, r0
 80100f0:	1c78      	adds	r0, r7, #1
 80100f2:	d1d6      	bne.n	80100a2 <_vfiprintf_r+0x19e>
 80100f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80100f6:	07d9      	lsls	r1, r3, #31
 80100f8:	d405      	bmi.n	8010106 <_vfiprintf_r+0x202>
 80100fa:	89ab      	ldrh	r3, [r5, #12]
 80100fc:	059a      	lsls	r2, r3, #22
 80100fe:	d402      	bmi.n	8010106 <_vfiprintf_r+0x202>
 8010100:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010102:	f7fe f8fd 	bl	800e300 <__retarget_lock_release_recursive>
 8010106:	89ab      	ldrh	r3, [r5, #12]
 8010108:	065b      	lsls	r3, r3, #25
 801010a:	f53f af1d 	bmi.w	800ff48 <_vfiprintf_r+0x44>
 801010e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010110:	e71c      	b.n	800ff4c <_vfiprintf_r+0x48>
 8010112:	ab03      	add	r3, sp, #12
 8010114:	9300      	str	r3, [sp, #0]
 8010116:	462a      	mov	r2, r5
 8010118:	4b05      	ldr	r3, [pc, #20]	; (8010130 <_vfiprintf_r+0x22c>)
 801011a:	a904      	add	r1, sp, #16
 801011c:	4630      	mov	r0, r6
 801011e:	f7fd fd91 	bl	800dc44 <_printf_i>
 8010122:	e7e4      	b.n	80100ee <_vfiprintf_r+0x1ea>
 8010124:	08011bbc 	.word	0x08011bbc
 8010128:	08011bc6 	.word	0x08011bc6
 801012c:	0800d6fd 	.word	0x0800d6fd
 8010130:	0800fee1 	.word	0x0800fee1
 8010134:	08011bc2 	.word	0x08011bc2

08010138 <__swbuf_r>:
 8010138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801013a:	460e      	mov	r6, r1
 801013c:	4614      	mov	r4, r2
 801013e:	4605      	mov	r5, r0
 8010140:	b118      	cbz	r0, 801014a <__swbuf_r+0x12>
 8010142:	6a03      	ldr	r3, [r0, #32]
 8010144:	b90b      	cbnz	r3, 801014a <__swbuf_r+0x12>
 8010146:	f7fd ff2b 	bl	800dfa0 <__sinit>
 801014a:	69a3      	ldr	r3, [r4, #24]
 801014c:	60a3      	str	r3, [r4, #8]
 801014e:	89a3      	ldrh	r3, [r4, #12]
 8010150:	071a      	lsls	r2, r3, #28
 8010152:	d525      	bpl.n	80101a0 <__swbuf_r+0x68>
 8010154:	6923      	ldr	r3, [r4, #16]
 8010156:	b31b      	cbz	r3, 80101a0 <__swbuf_r+0x68>
 8010158:	6823      	ldr	r3, [r4, #0]
 801015a:	6922      	ldr	r2, [r4, #16]
 801015c:	1a98      	subs	r0, r3, r2
 801015e:	6963      	ldr	r3, [r4, #20]
 8010160:	b2f6      	uxtb	r6, r6
 8010162:	4283      	cmp	r3, r0
 8010164:	4637      	mov	r7, r6
 8010166:	dc04      	bgt.n	8010172 <__swbuf_r+0x3a>
 8010168:	4621      	mov	r1, r4
 801016a:	4628      	mov	r0, r5
 801016c:	f7ff fdac 	bl	800fcc8 <_fflush_r>
 8010170:	b9e0      	cbnz	r0, 80101ac <__swbuf_r+0x74>
 8010172:	68a3      	ldr	r3, [r4, #8]
 8010174:	3b01      	subs	r3, #1
 8010176:	60a3      	str	r3, [r4, #8]
 8010178:	6823      	ldr	r3, [r4, #0]
 801017a:	1c5a      	adds	r2, r3, #1
 801017c:	6022      	str	r2, [r4, #0]
 801017e:	701e      	strb	r6, [r3, #0]
 8010180:	6962      	ldr	r2, [r4, #20]
 8010182:	1c43      	adds	r3, r0, #1
 8010184:	429a      	cmp	r2, r3
 8010186:	d004      	beq.n	8010192 <__swbuf_r+0x5a>
 8010188:	89a3      	ldrh	r3, [r4, #12]
 801018a:	07db      	lsls	r3, r3, #31
 801018c:	d506      	bpl.n	801019c <__swbuf_r+0x64>
 801018e:	2e0a      	cmp	r6, #10
 8010190:	d104      	bne.n	801019c <__swbuf_r+0x64>
 8010192:	4621      	mov	r1, r4
 8010194:	4628      	mov	r0, r5
 8010196:	f7ff fd97 	bl	800fcc8 <_fflush_r>
 801019a:	b938      	cbnz	r0, 80101ac <__swbuf_r+0x74>
 801019c:	4638      	mov	r0, r7
 801019e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101a0:	4621      	mov	r1, r4
 80101a2:	4628      	mov	r0, r5
 80101a4:	f000 f806 	bl	80101b4 <__swsetup_r>
 80101a8:	2800      	cmp	r0, #0
 80101aa:	d0d5      	beq.n	8010158 <__swbuf_r+0x20>
 80101ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80101b0:	e7f4      	b.n	801019c <__swbuf_r+0x64>
	...

080101b4 <__swsetup_r>:
 80101b4:	b538      	push	{r3, r4, r5, lr}
 80101b6:	4b2a      	ldr	r3, [pc, #168]	; (8010260 <__swsetup_r+0xac>)
 80101b8:	4605      	mov	r5, r0
 80101ba:	6818      	ldr	r0, [r3, #0]
 80101bc:	460c      	mov	r4, r1
 80101be:	b118      	cbz	r0, 80101c8 <__swsetup_r+0x14>
 80101c0:	6a03      	ldr	r3, [r0, #32]
 80101c2:	b90b      	cbnz	r3, 80101c8 <__swsetup_r+0x14>
 80101c4:	f7fd feec 	bl	800dfa0 <__sinit>
 80101c8:	89a3      	ldrh	r3, [r4, #12]
 80101ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80101ce:	0718      	lsls	r0, r3, #28
 80101d0:	d422      	bmi.n	8010218 <__swsetup_r+0x64>
 80101d2:	06d9      	lsls	r1, r3, #27
 80101d4:	d407      	bmi.n	80101e6 <__swsetup_r+0x32>
 80101d6:	2309      	movs	r3, #9
 80101d8:	602b      	str	r3, [r5, #0]
 80101da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80101de:	81a3      	strh	r3, [r4, #12]
 80101e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80101e4:	e034      	b.n	8010250 <__swsetup_r+0x9c>
 80101e6:	0758      	lsls	r0, r3, #29
 80101e8:	d512      	bpl.n	8010210 <__swsetup_r+0x5c>
 80101ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80101ec:	b141      	cbz	r1, 8010200 <__swsetup_r+0x4c>
 80101ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80101f2:	4299      	cmp	r1, r3
 80101f4:	d002      	beq.n	80101fc <__swsetup_r+0x48>
 80101f6:	4628      	mov	r0, r5
 80101f8:	f7fe ff0c 	bl	800f014 <_free_r>
 80101fc:	2300      	movs	r3, #0
 80101fe:	6363      	str	r3, [r4, #52]	; 0x34
 8010200:	89a3      	ldrh	r3, [r4, #12]
 8010202:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010206:	81a3      	strh	r3, [r4, #12]
 8010208:	2300      	movs	r3, #0
 801020a:	6063      	str	r3, [r4, #4]
 801020c:	6923      	ldr	r3, [r4, #16]
 801020e:	6023      	str	r3, [r4, #0]
 8010210:	89a3      	ldrh	r3, [r4, #12]
 8010212:	f043 0308 	orr.w	r3, r3, #8
 8010216:	81a3      	strh	r3, [r4, #12]
 8010218:	6923      	ldr	r3, [r4, #16]
 801021a:	b94b      	cbnz	r3, 8010230 <__swsetup_r+0x7c>
 801021c:	89a3      	ldrh	r3, [r4, #12]
 801021e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010226:	d003      	beq.n	8010230 <__swsetup_r+0x7c>
 8010228:	4621      	mov	r1, r4
 801022a:	4628      	mov	r0, r5
 801022c:	f000 f884 	bl	8010338 <__smakebuf_r>
 8010230:	89a0      	ldrh	r0, [r4, #12]
 8010232:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010236:	f010 0301 	ands.w	r3, r0, #1
 801023a:	d00a      	beq.n	8010252 <__swsetup_r+0x9e>
 801023c:	2300      	movs	r3, #0
 801023e:	60a3      	str	r3, [r4, #8]
 8010240:	6963      	ldr	r3, [r4, #20]
 8010242:	425b      	negs	r3, r3
 8010244:	61a3      	str	r3, [r4, #24]
 8010246:	6923      	ldr	r3, [r4, #16]
 8010248:	b943      	cbnz	r3, 801025c <__swsetup_r+0xa8>
 801024a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801024e:	d1c4      	bne.n	80101da <__swsetup_r+0x26>
 8010250:	bd38      	pop	{r3, r4, r5, pc}
 8010252:	0781      	lsls	r1, r0, #30
 8010254:	bf58      	it	pl
 8010256:	6963      	ldrpl	r3, [r4, #20]
 8010258:	60a3      	str	r3, [r4, #8]
 801025a:	e7f4      	b.n	8010246 <__swsetup_r+0x92>
 801025c:	2000      	movs	r0, #0
 801025e:	e7f7      	b.n	8010250 <__swsetup_r+0x9c>
 8010260:	20000084 	.word	0x20000084

08010264 <_raise_r>:
 8010264:	291f      	cmp	r1, #31
 8010266:	b538      	push	{r3, r4, r5, lr}
 8010268:	4604      	mov	r4, r0
 801026a:	460d      	mov	r5, r1
 801026c:	d904      	bls.n	8010278 <_raise_r+0x14>
 801026e:	2316      	movs	r3, #22
 8010270:	6003      	str	r3, [r0, #0]
 8010272:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010276:	bd38      	pop	{r3, r4, r5, pc}
 8010278:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801027a:	b112      	cbz	r2, 8010282 <_raise_r+0x1e>
 801027c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010280:	b94b      	cbnz	r3, 8010296 <_raise_r+0x32>
 8010282:	4620      	mov	r0, r4
 8010284:	f000 f830 	bl	80102e8 <_getpid_r>
 8010288:	462a      	mov	r2, r5
 801028a:	4601      	mov	r1, r0
 801028c:	4620      	mov	r0, r4
 801028e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010292:	f000 b817 	b.w	80102c4 <_kill_r>
 8010296:	2b01      	cmp	r3, #1
 8010298:	d00a      	beq.n	80102b0 <_raise_r+0x4c>
 801029a:	1c59      	adds	r1, r3, #1
 801029c:	d103      	bne.n	80102a6 <_raise_r+0x42>
 801029e:	2316      	movs	r3, #22
 80102a0:	6003      	str	r3, [r0, #0]
 80102a2:	2001      	movs	r0, #1
 80102a4:	e7e7      	b.n	8010276 <_raise_r+0x12>
 80102a6:	2400      	movs	r4, #0
 80102a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80102ac:	4628      	mov	r0, r5
 80102ae:	4798      	blx	r3
 80102b0:	2000      	movs	r0, #0
 80102b2:	e7e0      	b.n	8010276 <_raise_r+0x12>

080102b4 <raise>:
 80102b4:	4b02      	ldr	r3, [pc, #8]	; (80102c0 <raise+0xc>)
 80102b6:	4601      	mov	r1, r0
 80102b8:	6818      	ldr	r0, [r3, #0]
 80102ba:	f7ff bfd3 	b.w	8010264 <_raise_r>
 80102be:	bf00      	nop
 80102c0:	20000084 	.word	0x20000084

080102c4 <_kill_r>:
 80102c4:	b538      	push	{r3, r4, r5, lr}
 80102c6:	4d07      	ldr	r5, [pc, #28]	; (80102e4 <_kill_r+0x20>)
 80102c8:	2300      	movs	r3, #0
 80102ca:	4604      	mov	r4, r0
 80102cc:	4608      	mov	r0, r1
 80102ce:	4611      	mov	r1, r2
 80102d0:	602b      	str	r3, [r5, #0]
 80102d2:	f7f2 f903 	bl	80024dc <_kill>
 80102d6:	1c43      	adds	r3, r0, #1
 80102d8:	d102      	bne.n	80102e0 <_kill_r+0x1c>
 80102da:	682b      	ldr	r3, [r5, #0]
 80102dc:	b103      	cbz	r3, 80102e0 <_kill_r+0x1c>
 80102de:	6023      	str	r3, [r4, #0]
 80102e0:	bd38      	pop	{r3, r4, r5, pc}
 80102e2:	bf00      	nop
 80102e4:	20005dbc 	.word	0x20005dbc

080102e8 <_getpid_r>:
 80102e8:	f7f2 b8f0 	b.w	80024cc <_getpid>

080102ec <__swhatbuf_r>:
 80102ec:	b570      	push	{r4, r5, r6, lr}
 80102ee:	460c      	mov	r4, r1
 80102f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102f4:	2900      	cmp	r1, #0
 80102f6:	b096      	sub	sp, #88	; 0x58
 80102f8:	4615      	mov	r5, r2
 80102fa:	461e      	mov	r6, r3
 80102fc:	da0d      	bge.n	801031a <__swhatbuf_r+0x2e>
 80102fe:	89a3      	ldrh	r3, [r4, #12]
 8010300:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010304:	f04f 0100 	mov.w	r1, #0
 8010308:	bf0c      	ite	eq
 801030a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801030e:	2340      	movne	r3, #64	; 0x40
 8010310:	2000      	movs	r0, #0
 8010312:	6031      	str	r1, [r6, #0]
 8010314:	602b      	str	r3, [r5, #0]
 8010316:	b016      	add	sp, #88	; 0x58
 8010318:	bd70      	pop	{r4, r5, r6, pc}
 801031a:	466a      	mov	r2, sp
 801031c:	f000 f848 	bl	80103b0 <_fstat_r>
 8010320:	2800      	cmp	r0, #0
 8010322:	dbec      	blt.n	80102fe <__swhatbuf_r+0x12>
 8010324:	9901      	ldr	r1, [sp, #4]
 8010326:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801032a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801032e:	4259      	negs	r1, r3
 8010330:	4159      	adcs	r1, r3
 8010332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010336:	e7eb      	b.n	8010310 <__swhatbuf_r+0x24>

08010338 <__smakebuf_r>:
 8010338:	898b      	ldrh	r3, [r1, #12]
 801033a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801033c:	079d      	lsls	r5, r3, #30
 801033e:	4606      	mov	r6, r0
 8010340:	460c      	mov	r4, r1
 8010342:	d507      	bpl.n	8010354 <__smakebuf_r+0x1c>
 8010344:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010348:	6023      	str	r3, [r4, #0]
 801034a:	6123      	str	r3, [r4, #16]
 801034c:	2301      	movs	r3, #1
 801034e:	6163      	str	r3, [r4, #20]
 8010350:	b002      	add	sp, #8
 8010352:	bd70      	pop	{r4, r5, r6, pc}
 8010354:	ab01      	add	r3, sp, #4
 8010356:	466a      	mov	r2, sp
 8010358:	f7ff ffc8 	bl	80102ec <__swhatbuf_r>
 801035c:	9900      	ldr	r1, [sp, #0]
 801035e:	4605      	mov	r5, r0
 8010360:	4630      	mov	r0, r6
 8010362:	f7fe fecb 	bl	800f0fc <_malloc_r>
 8010366:	b948      	cbnz	r0, 801037c <__smakebuf_r+0x44>
 8010368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801036c:	059a      	lsls	r2, r3, #22
 801036e:	d4ef      	bmi.n	8010350 <__smakebuf_r+0x18>
 8010370:	f023 0303 	bic.w	r3, r3, #3
 8010374:	f043 0302 	orr.w	r3, r3, #2
 8010378:	81a3      	strh	r3, [r4, #12]
 801037a:	e7e3      	b.n	8010344 <__smakebuf_r+0xc>
 801037c:	89a3      	ldrh	r3, [r4, #12]
 801037e:	6020      	str	r0, [r4, #0]
 8010380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010384:	81a3      	strh	r3, [r4, #12]
 8010386:	9b00      	ldr	r3, [sp, #0]
 8010388:	6163      	str	r3, [r4, #20]
 801038a:	9b01      	ldr	r3, [sp, #4]
 801038c:	6120      	str	r0, [r4, #16]
 801038e:	b15b      	cbz	r3, 80103a8 <__smakebuf_r+0x70>
 8010390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010394:	4630      	mov	r0, r6
 8010396:	f000 f81d 	bl	80103d4 <_isatty_r>
 801039a:	b128      	cbz	r0, 80103a8 <__smakebuf_r+0x70>
 801039c:	89a3      	ldrh	r3, [r4, #12]
 801039e:	f023 0303 	bic.w	r3, r3, #3
 80103a2:	f043 0301 	orr.w	r3, r3, #1
 80103a6:	81a3      	strh	r3, [r4, #12]
 80103a8:	89a3      	ldrh	r3, [r4, #12]
 80103aa:	431d      	orrs	r5, r3
 80103ac:	81a5      	strh	r5, [r4, #12]
 80103ae:	e7cf      	b.n	8010350 <__smakebuf_r+0x18>

080103b0 <_fstat_r>:
 80103b0:	b538      	push	{r3, r4, r5, lr}
 80103b2:	4d07      	ldr	r5, [pc, #28]	; (80103d0 <_fstat_r+0x20>)
 80103b4:	2300      	movs	r3, #0
 80103b6:	4604      	mov	r4, r0
 80103b8:	4608      	mov	r0, r1
 80103ba:	4611      	mov	r1, r2
 80103bc:	602b      	str	r3, [r5, #0]
 80103be:	f7f2 f8ec 	bl	800259a <_fstat>
 80103c2:	1c43      	adds	r3, r0, #1
 80103c4:	d102      	bne.n	80103cc <_fstat_r+0x1c>
 80103c6:	682b      	ldr	r3, [r5, #0]
 80103c8:	b103      	cbz	r3, 80103cc <_fstat_r+0x1c>
 80103ca:	6023      	str	r3, [r4, #0]
 80103cc:	bd38      	pop	{r3, r4, r5, pc}
 80103ce:	bf00      	nop
 80103d0:	20005dbc 	.word	0x20005dbc

080103d4 <_isatty_r>:
 80103d4:	b538      	push	{r3, r4, r5, lr}
 80103d6:	4d06      	ldr	r5, [pc, #24]	; (80103f0 <_isatty_r+0x1c>)
 80103d8:	2300      	movs	r3, #0
 80103da:	4604      	mov	r4, r0
 80103dc:	4608      	mov	r0, r1
 80103de:	602b      	str	r3, [r5, #0]
 80103e0:	f7f2 f8eb 	bl	80025ba <_isatty>
 80103e4:	1c43      	adds	r3, r0, #1
 80103e6:	d102      	bne.n	80103ee <_isatty_r+0x1a>
 80103e8:	682b      	ldr	r3, [r5, #0]
 80103ea:	b103      	cbz	r3, 80103ee <_isatty_r+0x1a>
 80103ec:	6023      	str	r3, [r4, #0]
 80103ee:	bd38      	pop	{r3, r4, r5, pc}
 80103f0:	20005dbc 	.word	0x20005dbc
 80103f4:	00000000 	.word	0x00000000

080103f8 <log>:
 80103f8:	b538      	push	{r3, r4, r5, lr}
 80103fa:	ed2d 8b02 	vpush	{d8}
 80103fe:	ec55 4b10 	vmov	r4, r5, d0
 8010402:	f000 f8bd 	bl	8010580 <__ieee754_log>
 8010406:	4622      	mov	r2, r4
 8010408:	462b      	mov	r3, r5
 801040a:	4620      	mov	r0, r4
 801040c:	4629      	mov	r1, r5
 801040e:	eeb0 8a40 	vmov.f32	s16, s0
 8010412:	eef0 8a60 	vmov.f32	s17, s1
 8010416:	f7f0 fba9 	bl	8000b6c <__aeabi_dcmpun>
 801041a:	b998      	cbnz	r0, 8010444 <log+0x4c>
 801041c:	2200      	movs	r2, #0
 801041e:	2300      	movs	r3, #0
 8010420:	4620      	mov	r0, r4
 8010422:	4629      	mov	r1, r5
 8010424:	f7f0 fb98 	bl	8000b58 <__aeabi_dcmpgt>
 8010428:	b960      	cbnz	r0, 8010444 <log+0x4c>
 801042a:	2200      	movs	r2, #0
 801042c:	2300      	movs	r3, #0
 801042e:	4620      	mov	r0, r4
 8010430:	4629      	mov	r1, r5
 8010432:	f7f0 fb69 	bl	8000b08 <__aeabi_dcmpeq>
 8010436:	b160      	cbz	r0, 8010452 <log+0x5a>
 8010438:	f7fd ff36 	bl	800e2a8 <__errno>
 801043c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8010468 <log+0x70>
 8010440:	2322      	movs	r3, #34	; 0x22
 8010442:	6003      	str	r3, [r0, #0]
 8010444:	eeb0 0a48 	vmov.f32	s0, s16
 8010448:	eef0 0a68 	vmov.f32	s1, s17
 801044c:	ecbd 8b02 	vpop	{d8}
 8010450:	bd38      	pop	{r3, r4, r5, pc}
 8010452:	f7fd ff29 	bl	800e2a8 <__errno>
 8010456:	ecbd 8b02 	vpop	{d8}
 801045a:	2321      	movs	r3, #33	; 0x21
 801045c:	6003      	str	r3, [r0, #0]
 801045e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010462:	4803      	ldr	r0, [pc, #12]	; (8010470 <log+0x78>)
 8010464:	f000 b884 	b.w	8010570 <nan>
 8010468:	00000000 	.word	0x00000000
 801046c:	fff00000 	.word	0xfff00000
 8010470:	08011c12 	.word	0x08011c12

08010474 <pow>:
 8010474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010476:	ed2d 8b02 	vpush	{d8}
 801047a:	eeb0 8a40 	vmov.f32	s16, s0
 801047e:	eef0 8a60 	vmov.f32	s17, s1
 8010482:	ec55 4b11 	vmov	r4, r5, d1
 8010486:	f000 fa37 	bl	80108f8 <__ieee754_pow>
 801048a:	4622      	mov	r2, r4
 801048c:	462b      	mov	r3, r5
 801048e:	4620      	mov	r0, r4
 8010490:	4629      	mov	r1, r5
 8010492:	ec57 6b10 	vmov	r6, r7, d0
 8010496:	f7f0 fb69 	bl	8000b6c <__aeabi_dcmpun>
 801049a:	2800      	cmp	r0, #0
 801049c:	d13b      	bne.n	8010516 <pow+0xa2>
 801049e:	ec51 0b18 	vmov	r0, r1, d8
 80104a2:	2200      	movs	r2, #0
 80104a4:	2300      	movs	r3, #0
 80104a6:	f7f0 fb2f 	bl	8000b08 <__aeabi_dcmpeq>
 80104aa:	b1b8      	cbz	r0, 80104dc <pow+0x68>
 80104ac:	2200      	movs	r2, #0
 80104ae:	2300      	movs	r3, #0
 80104b0:	4620      	mov	r0, r4
 80104b2:	4629      	mov	r1, r5
 80104b4:	f7f0 fb28 	bl	8000b08 <__aeabi_dcmpeq>
 80104b8:	2800      	cmp	r0, #0
 80104ba:	d146      	bne.n	801054a <pow+0xd6>
 80104bc:	ec45 4b10 	vmov	d0, r4, r5
 80104c0:	f000 f848 	bl	8010554 <finite>
 80104c4:	b338      	cbz	r0, 8010516 <pow+0xa2>
 80104c6:	2200      	movs	r2, #0
 80104c8:	2300      	movs	r3, #0
 80104ca:	4620      	mov	r0, r4
 80104cc:	4629      	mov	r1, r5
 80104ce:	f7f0 fb25 	bl	8000b1c <__aeabi_dcmplt>
 80104d2:	b300      	cbz	r0, 8010516 <pow+0xa2>
 80104d4:	f7fd fee8 	bl	800e2a8 <__errno>
 80104d8:	2322      	movs	r3, #34	; 0x22
 80104da:	e01b      	b.n	8010514 <pow+0xa0>
 80104dc:	ec47 6b10 	vmov	d0, r6, r7
 80104e0:	f000 f838 	bl	8010554 <finite>
 80104e4:	b9e0      	cbnz	r0, 8010520 <pow+0xac>
 80104e6:	eeb0 0a48 	vmov.f32	s0, s16
 80104ea:	eef0 0a68 	vmov.f32	s1, s17
 80104ee:	f000 f831 	bl	8010554 <finite>
 80104f2:	b1a8      	cbz	r0, 8010520 <pow+0xac>
 80104f4:	ec45 4b10 	vmov	d0, r4, r5
 80104f8:	f000 f82c 	bl	8010554 <finite>
 80104fc:	b180      	cbz	r0, 8010520 <pow+0xac>
 80104fe:	4632      	mov	r2, r6
 8010500:	463b      	mov	r3, r7
 8010502:	4630      	mov	r0, r6
 8010504:	4639      	mov	r1, r7
 8010506:	f7f0 fb31 	bl	8000b6c <__aeabi_dcmpun>
 801050a:	2800      	cmp	r0, #0
 801050c:	d0e2      	beq.n	80104d4 <pow+0x60>
 801050e:	f7fd fecb 	bl	800e2a8 <__errno>
 8010512:	2321      	movs	r3, #33	; 0x21
 8010514:	6003      	str	r3, [r0, #0]
 8010516:	ecbd 8b02 	vpop	{d8}
 801051a:	ec47 6b10 	vmov	d0, r6, r7
 801051e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010520:	2200      	movs	r2, #0
 8010522:	2300      	movs	r3, #0
 8010524:	4630      	mov	r0, r6
 8010526:	4639      	mov	r1, r7
 8010528:	f7f0 faee 	bl	8000b08 <__aeabi_dcmpeq>
 801052c:	2800      	cmp	r0, #0
 801052e:	d0f2      	beq.n	8010516 <pow+0xa2>
 8010530:	eeb0 0a48 	vmov.f32	s0, s16
 8010534:	eef0 0a68 	vmov.f32	s1, s17
 8010538:	f000 f80c 	bl	8010554 <finite>
 801053c:	2800      	cmp	r0, #0
 801053e:	d0ea      	beq.n	8010516 <pow+0xa2>
 8010540:	ec45 4b10 	vmov	d0, r4, r5
 8010544:	f000 f806 	bl	8010554 <finite>
 8010548:	e7c3      	b.n	80104d2 <pow+0x5e>
 801054a:	4f01      	ldr	r7, [pc, #4]	; (8010550 <pow+0xdc>)
 801054c:	2600      	movs	r6, #0
 801054e:	e7e2      	b.n	8010516 <pow+0xa2>
 8010550:	3ff00000 	.word	0x3ff00000

08010554 <finite>:
 8010554:	b082      	sub	sp, #8
 8010556:	ed8d 0b00 	vstr	d0, [sp]
 801055a:	9801      	ldr	r0, [sp, #4]
 801055c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8010560:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010564:	0fc0      	lsrs	r0, r0, #31
 8010566:	b002      	add	sp, #8
 8010568:	4770      	bx	lr
 801056a:	0000      	movs	r0, r0
 801056c:	0000      	movs	r0, r0
	...

08010570 <nan>:
 8010570:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010578 <nan+0x8>
 8010574:	4770      	bx	lr
 8010576:	bf00      	nop
 8010578:	00000000 	.word	0x00000000
 801057c:	7ff80000 	.word	0x7ff80000

08010580 <__ieee754_log>:
 8010580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010584:	ec51 0b10 	vmov	r0, r1, d0
 8010588:	ed2d 8b04 	vpush	{d8-d9}
 801058c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010590:	b083      	sub	sp, #12
 8010592:	460d      	mov	r5, r1
 8010594:	da29      	bge.n	80105ea <__ieee754_log+0x6a>
 8010596:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801059a:	4303      	orrs	r3, r0
 801059c:	ee10 2a10 	vmov	r2, s0
 80105a0:	d10c      	bne.n	80105bc <__ieee754_log+0x3c>
 80105a2:	49cf      	ldr	r1, [pc, #828]	; (80108e0 <__ieee754_log+0x360>)
 80105a4:	2200      	movs	r2, #0
 80105a6:	2300      	movs	r3, #0
 80105a8:	2000      	movs	r0, #0
 80105aa:	f7f0 f96f 	bl	800088c <__aeabi_ddiv>
 80105ae:	ec41 0b10 	vmov	d0, r0, r1
 80105b2:	b003      	add	sp, #12
 80105b4:	ecbd 8b04 	vpop	{d8-d9}
 80105b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105bc:	2900      	cmp	r1, #0
 80105be:	da05      	bge.n	80105cc <__ieee754_log+0x4c>
 80105c0:	460b      	mov	r3, r1
 80105c2:	f7ef fe81 	bl	80002c8 <__aeabi_dsub>
 80105c6:	2200      	movs	r2, #0
 80105c8:	2300      	movs	r3, #0
 80105ca:	e7ee      	b.n	80105aa <__ieee754_log+0x2a>
 80105cc:	4bc5      	ldr	r3, [pc, #788]	; (80108e4 <__ieee754_log+0x364>)
 80105ce:	2200      	movs	r2, #0
 80105d0:	f7f0 f832 	bl	8000638 <__aeabi_dmul>
 80105d4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80105d8:	460d      	mov	r5, r1
 80105da:	4ac3      	ldr	r2, [pc, #780]	; (80108e8 <__ieee754_log+0x368>)
 80105dc:	4295      	cmp	r5, r2
 80105de:	dd06      	ble.n	80105ee <__ieee754_log+0x6e>
 80105e0:	4602      	mov	r2, r0
 80105e2:	460b      	mov	r3, r1
 80105e4:	f7ef fe72 	bl	80002cc <__adddf3>
 80105e8:	e7e1      	b.n	80105ae <__ieee754_log+0x2e>
 80105ea:	2300      	movs	r3, #0
 80105ec:	e7f5      	b.n	80105da <__ieee754_log+0x5a>
 80105ee:	152c      	asrs	r4, r5, #20
 80105f0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80105f4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80105f8:	441c      	add	r4, r3
 80105fa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80105fe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8010602:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010606:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 801060a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 801060e:	ea42 0105 	orr.w	r1, r2, r5
 8010612:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8010616:	2200      	movs	r2, #0
 8010618:	4bb4      	ldr	r3, [pc, #720]	; (80108ec <__ieee754_log+0x36c>)
 801061a:	f7ef fe55 	bl	80002c8 <__aeabi_dsub>
 801061e:	1cab      	adds	r3, r5, #2
 8010620:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010624:	2b02      	cmp	r3, #2
 8010626:	4682      	mov	sl, r0
 8010628:	468b      	mov	fp, r1
 801062a:	f04f 0200 	mov.w	r2, #0
 801062e:	dc53      	bgt.n	80106d8 <__ieee754_log+0x158>
 8010630:	2300      	movs	r3, #0
 8010632:	f7f0 fa69 	bl	8000b08 <__aeabi_dcmpeq>
 8010636:	b1d0      	cbz	r0, 801066e <__ieee754_log+0xee>
 8010638:	2c00      	cmp	r4, #0
 801063a:	f000 8122 	beq.w	8010882 <__ieee754_log+0x302>
 801063e:	4620      	mov	r0, r4
 8010640:	f7ef ff90 	bl	8000564 <__aeabi_i2d>
 8010644:	a390      	add	r3, pc, #576	; (adr r3, 8010888 <__ieee754_log+0x308>)
 8010646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801064a:	4606      	mov	r6, r0
 801064c:	460f      	mov	r7, r1
 801064e:	f7ef fff3 	bl	8000638 <__aeabi_dmul>
 8010652:	a38f      	add	r3, pc, #572	; (adr r3, 8010890 <__ieee754_log+0x310>)
 8010654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010658:	4604      	mov	r4, r0
 801065a:	460d      	mov	r5, r1
 801065c:	4630      	mov	r0, r6
 801065e:	4639      	mov	r1, r7
 8010660:	f7ef ffea 	bl	8000638 <__aeabi_dmul>
 8010664:	4602      	mov	r2, r0
 8010666:	460b      	mov	r3, r1
 8010668:	4620      	mov	r0, r4
 801066a:	4629      	mov	r1, r5
 801066c:	e7ba      	b.n	80105e4 <__ieee754_log+0x64>
 801066e:	a38a      	add	r3, pc, #552	; (adr r3, 8010898 <__ieee754_log+0x318>)
 8010670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010674:	4650      	mov	r0, sl
 8010676:	4659      	mov	r1, fp
 8010678:	f7ef ffde 	bl	8000638 <__aeabi_dmul>
 801067c:	4602      	mov	r2, r0
 801067e:	460b      	mov	r3, r1
 8010680:	2000      	movs	r0, #0
 8010682:	499b      	ldr	r1, [pc, #620]	; (80108f0 <__ieee754_log+0x370>)
 8010684:	f7ef fe20 	bl	80002c8 <__aeabi_dsub>
 8010688:	4652      	mov	r2, sl
 801068a:	4606      	mov	r6, r0
 801068c:	460f      	mov	r7, r1
 801068e:	465b      	mov	r3, fp
 8010690:	4650      	mov	r0, sl
 8010692:	4659      	mov	r1, fp
 8010694:	f7ef ffd0 	bl	8000638 <__aeabi_dmul>
 8010698:	4602      	mov	r2, r0
 801069a:	460b      	mov	r3, r1
 801069c:	4630      	mov	r0, r6
 801069e:	4639      	mov	r1, r7
 80106a0:	f7ef ffca 	bl	8000638 <__aeabi_dmul>
 80106a4:	4606      	mov	r6, r0
 80106a6:	460f      	mov	r7, r1
 80106a8:	b914      	cbnz	r4, 80106b0 <__ieee754_log+0x130>
 80106aa:	4632      	mov	r2, r6
 80106ac:	463b      	mov	r3, r7
 80106ae:	e0a2      	b.n	80107f6 <__ieee754_log+0x276>
 80106b0:	4620      	mov	r0, r4
 80106b2:	f7ef ff57 	bl	8000564 <__aeabi_i2d>
 80106b6:	a374      	add	r3, pc, #464	; (adr r3, 8010888 <__ieee754_log+0x308>)
 80106b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106bc:	4680      	mov	r8, r0
 80106be:	4689      	mov	r9, r1
 80106c0:	f7ef ffba 	bl	8000638 <__aeabi_dmul>
 80106c4:	a372      	add	r3, pc, #456	; (adr r3, 8010890 <__ieee754_log+0x310>)
 80106c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ca:	4604      	mov	r4, r0
 80106cc:	460d      	mov	r5, r1
 80106ce:	4640      	mov	r0, r8
 80106d0:	4649      	mov	r1, r9
 80106d2:	f7ef ffb1 	bl	8000638 <__aeabi_dmul>
 80106d6:	e0a7      	b.n	8010828 <__ieee754_log+0x2a8>
 80106d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80106dc:	f7ef fdf6 	bl	80002cc <__adddf3>
 80106e0:	4602      	mov	r2, r0
 80106e2:	460b      	mov	r3, r1
 80106e4:	4650      	mov	r0, sl
 80106e6:	4659      	mov	r1, fp
 80106e8:	f7f0 f8d0 	bl	800088c <__aeabi_ddiv>
 80106ec:	ec41 0b18 	vmov	d8, r0, r1
 80106f0:	4620      	mov	r0, r4
 80106f2:	f7ef ff37 	bl	8000564 <__aeabi_i2d>
 80106f6:	ec53 2b18 	vmov	r2, r3, d8
 80106fa:	ec41 0b19 	vmov	d9, r0, r1
 80106fe:	ec51 0b18 	vmov	r0, r1, d8
 8010702:	f7ef ff99 	bl	8000638 <__aeabi_dmul>
 8010706:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 801070a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 801070e:	9301      	str	r3, [sp, #4]
 8010710:	4602      	mov	r2, r0
 8010712:	460b      	mov	r3, r1
 8010714:	4680      	mov	r8, r0
 8010716:	4689      	mov	r9, r1
 8010718:	f7ef ff8e 	bl	8000638 <__aeabi_dmul>
 801071c:	a360      	add	r3, pc, #384	; (adr r3, 80108a0 <__ieee754_log+0x320>)
 801071e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010722:	4606      	mov	r6, r0
 8010724:	460f      	mov	r7, r1
 8010726:	f7ef ff87 	bl	8000638 <__aeabi_dmul>
 801072a:	a35f      	add	r3, pc, #380	; (adr r3, 80108a8 <__ieee754_log+0x328>)
 801072c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010730:	f7ef fdcc 	bl	80002cc <__adddf3>
 8010734:	4632      	mov	r2, r6
 8010736:	463b      	mov	r3, r7
 8010738:	f7ef ff7e 	bl	8000638 <__aeabi_dmul>
 801073c:	a35c      	add	r3, pc, #368	; (adr r3, 80108b0 <__ieee754_log+0x330>)
 801073e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010742:	f7ef fdc3 	bl	80002cc <__adddf3>
 8010746:	4632      	mov	r2, r6
 8010748:	463b      	mov	r3, r7
 801074a:	f7ef ff75 	bl	8000638 <__aeabi_dmul>
 801074e:	a35a      	add	r3, pc, #360	; (adr r3, 80108b8 <__ieee754_log+0x338>)
 8010750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010754:	f7ef fdba 	bl	80002cc <__adddf3>
 8010758:	4642      	mov	r2, r8
 801075a:	464b      	mov	r3, r9
 801075c:	f7ef ff6c 	bl	8000638 <__aeabi_dmul>
 8010760:	a357      	add	r3, pc, #348	; (adr r3, 80108c0 <__ieee754_log+0x340>)
 8010762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010766:	4680      	mov	r8, r0
 8010768:	4689      	mov	r9, r1
 801076a:	4630      	mov	r0, r6
 801076c:	4639      	mov	r1, r7
 801076e:	f7ef ff63 	bl	8000638 <__aeabi_dmul>
 8010772:	a355      	add	r3, pc, #340	; (adr r3, 80108c8 <__ieee754_log+0x348>)
 8010774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010778:	f7ef fda8 	bl	80002cc <__adddf3>
 801077c:	4632      	mov	r2, r6
 801077e:	463b      	mov	r3, r7
 8010780:	f7ef ff5a 	bl	8000638 <__aeabi_dmul>
 8010784:	a352      	add	r3, pc, #328	; (adr r3, 80108d0 <__ieee754_log+0x350>)
 8010786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801078a:	f7ef fd9f 	bl	80002cc <__adddf3>
 801078e:	4632      	mov	r2, r6
 8010790:	463b      	mov	r3, r7
 8010792:	f7ef ff51 	bl	8000638 <__aeabi_dmul>
 8010796:	460b      	mov	r3, r1
 8010798:	4602      	mov	r2, r0
 801079a:	4649      	mov	r1, r9
 801079c:	4640      	mov	r0, r8
 801079e:	f7ef fd95 	bl	80002cc <__adddf3>
 80107a2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80107a6:	9b01      	ldr	r3, [sp, #4]
 80107a8:	3551      	adds	r5, #81	; 0x51
 80107aa:	431d      	orrs	r5, r3
 80107ac:	2d00      	cmp	r5, #0
 80107ae:	4680      	mov	r8, r0
 80107b0:	4689      	mov	r9, r1
 80107b2:	dd48      	ble.n	8010846 <__ieee754_log+0x2c6>
 80107b4:	4b4e      	ldr	r3, [pc, #312]	; (80108f0 <__ieee754_log+0x370>)
 80107b6:	2200      	movs	r2, #0
 80107b8:	4650      	mov	r0, sl
 80107ba:	4659      	mov	r1, fp
 80107bc:	f7ef ff3c 	bl	8000638 <__aeabi_dmul>
 80107c0:	4652      	mov	r2, sl
 80107c2:	465b      	mov	r3, fp
 80107c4:	f7ef ff38 	bl	8000638 <__aeabi_dmul>
 80107c8:	4602      	mov	r2, r0
 80107ca:	460b      	mov	r3, r1
 80107cc:	4606      	mov	r6, r0
 80107ce:	460f      	mov	r7, r1
 80107d0:	4640      	mov	r0, r8
 80107d2:	4649      	mov	r1, r9
 80107d4:	f7ef fd7a 	bl	80002cc <__adddf3>
 80107d8:	ec53 2b18 	vmov	r2, r3, d8
 80107dc:	f7ef ff2c 	bl	8000638 <__aeabi_dmul>
 80107e0:	4680      	mov	r8, r0
 80107e2:	4689      	mov	r9, r1
 80107e4:	b964      	cbnz	r4, 8010800 <__ieee754_log+0x280>
 80107e6:	4602      	mov	r2, r0
 80107e8:	460b      	mov	r3, r1
 80107ea:	4630      	mov	r0, r6
 80107ec:	4639      	mov	r1, r7
 80107ee:	f7ef fd6b 	bl	80002c8 <__aeabi_dsub>
 80107f2:	4602      	mov	r2, r0
 80107f4:	460b      	mov	r3, r1
 80107f6:	4650      	mov	r0, sl
 80107f8:	4659      	mov	r1, fp
 80107fa:	f7ef fd65 	bl	80002c8 <__aeabi_dsub>
 80107fe:	e6d6      	b.n	80105ae <__ieee754_log+0x2e>
 8010800:	a321      	add	r3, pc, #132	; (adr r3, 8010888 <__ieee754_log+0x308>)
 8010802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010806:	ec51 0b19 	vmov	r0, r1, d9
 801080a:	f7ef ff15 	bl	8000638 <__aeabi_dmul>
 801080e:	a320      	add	r3, pc, #128	; (adr r3, 8010890 <__ieee754_log+0x310>)
 8010810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010814:	4604      	mov	r4, r0
 8010816:	460d      	mov	r5, r1
 8010818:	ec51 0b19 	vmov	r0, r1, d9
 801081c:	f7ef ff0c 	bl	8000638 <__aeabi_dmul>
 8010820:	4642      	mov	r2, r8
 8010822:	464b      	mov	r3, r9
 8010824:	f7ef fd52 	bl	80002cc <__adddf3>
 8010828:	4602      	mov	r2, r0
 801082a:	460b      	mov	r3, r1
 801082c:	4630      	mov	r0, r6
 801082e:	4639      	mov	r1, r7
 8010830:	f7ef fd4a 	bl	80002c8 <__aeabi_dsub>
 8010834:	4652      	mov	r2, sl
 8010836:	465b      	mov	r3, fp
 8010838:	f7ef fd46 	bl	80002c8 <__aeabi_dsub>
 801083c:	4602      	mov	r2, r0
 801083e:	460b      	mov	r3, r1
 8010840:	4620      	mov	r0, r4
 8010842:	4629      	mov	r1, r5
 8010844:	e7d9      	b.n	80107fa <__ieee754_log+0x27a>
 8010846:	4602      	mov	r2, r0
 8010848:	460b      	mov	r3, r1
 801084a:	4650      	mov	r0, sl
 801084c:	4659      	mov	r1, fp
 801084e:	f7ef fd3b 	bl	80002c8 <__aeabi_dsub>
 8010852:	ec53 2b18 	vmov	r2, r3, d8
 8010856:	f7ef feef 	bl	8000638 <__aeabi_dmul>
 801085a:	4606      	mov	r6, r0
 801085c:	460f      	mov	r7, r1
 801085e:	2c00      	cmp	r4, #0
 8010860:	f43f af23 	beq.w	80106aa <__ieee754_log+0x12a>
 8010864:	a308      	add	r3, pc, #32	; (adr r3, 8010888 <__ieee754_log+0x308>)
 8010866:	e9d3 2300 	ldrd	r2, r3, [r3]
 801086a:	ec51 0b19 	vmov	r0, r1, d9
 801086e:	f7ef fee3 	bl	8000638 <__aeabi_dmul>
 8010872:	a307      	add	r3, pc, #28	; (adr r3, 8010890 <__ieee754_log+0x310>)
 8010874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010878:	4604      	mov	r4, r0
 801087a:	460d      	mov	r5, r1
 801087c:	ec51 0b19 	vmov	r0, r1, d9
 8010880:	e727      	b.n	80106d2 <__ieee754_log+0x152>
 8010882:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80108d8 <__ieee754_log+0x358>
 8010886:	e694      	b.n	80105b2 <__ieee754_log+0x32>
 8010888:	fee00000 	.word	0xfee00000
 801088c:	3fe62e42 	.word	0x3fe62e42
 8010890:	35793c76 	.word	0x35793c76
 8010894:	3dea39ef 	.word	0x3dea39ef
 8010898:	55555555 	.word	0x55555555
 801089c:	3fd55555 	.word	0x3fd55555
 80108a0:	df3e5244 	.word	0xdf3e5244
 80108a4:	3fc2f112 	.word	0x3fc2f112
 80108a8:	96cb03de 	.word	0x96cb03de
 80108ac:	3fc74664 	.word	0x3fc74664
 80108b0:	94229359 	.word	0x94229359
 80108b4:	3fd24924 	.word	0x3fd24924
 80108b8:	55555593 	.word	0x55555593
 80108bc:	3fe55555 	.word	0x3fe55555
 80108c0:	d078c69f 	.word	0xd078c69f
 80108c4:	3fc39a09 	.word	0x3fc39a09
 80108c8:	1d8e78af 	.word	0x1d8e78af
 80108cc:	3fcc71c5 	.word	0x3fcc71c5
 80108d0:	9997fa04 	.word	0x9997fa04
 80108d4:	3fd99999 	.word	0x3fd99999
	...
 80108e0:	c3500000 	.word	0xc3500000
 80108e4:	43500000 	.word	0x43500000
 80108e8:	7fefffff 	.word	0x7fefffff
 80108ec:	3ff00000 	.word	0x3ff00000
 80108f0:	3fe00000 	.word	0x3fe00000
 80108f4:	00000000 	.word	0x00000000

080108f8 <__ieee754_pow>:
 80108f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108fc:	ed2d 8b06 	vpush	{d8-d10}
 8010900:	b089      	sub	sp, #36	; 0x24
 8010902:	ed8d 1b00 	vstr	d1, [sp]
 8010906:	e9dd 2900 	ldrd	r2, r9, [sp]
 801090a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801090e:	ea58 0102 	orrs.w	r1, r8, r2
 8010912:	ec57 6b10 	vmov	r6, r7, d0
 8010916:	d115      	bne.n	8010944 <__ieee754_pow+0x4c>
 8010918:	19b3      	adds	r3, r6, r6
 801091a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801091e:	4152      	adcs	r2, r2
 8010920:	4299      	cmp	r1, r3
 8010922:	4b89      	ldr	r3, [pc, #548]	; (8010b48 <__ieee754_pow+0x250>)
 8010924:	4193      	sbcs	r3, r2
 8010926:	f080 84d1 	bcs.w	80112cc <__ieee754_pow+0x9d4>
 801092a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801092e:	4630      	mov	r0, r6
 8010930:	4639      	mov	r1, r7
 8010932:	f7ef fccb 	bl	80002cc <__adddf3>
 8010936:	ec41 0b10 	vmov	d0, r0, r1
 801093a:	b009      	add	sp, #36	; 0x24
 801093c:	ecbd 8b06 	vpop	{d8-d10}
 8010940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010944:	4b81      	ldr	r3, [pc, #516]	; (8010b4c <__ieee754_pow+0x254>)
 8010946:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801094a:	429c      	cmp	r4, r3
 801094c:	ee10 aa10 	vmov	sl, s0
 8010950:	463d      	mov	r5, r7
 8010952:	dc06      	bgt.n	8010962 <__ieee754_pow+0x6a>
 8010954:	d101      	bne.n	801095a <__ieee754_pow+0x62>
 8010956:	2e00      	cmp	r6, #0
 8010958:	d1e7      	bne.n	801092a <__ieee754_pow+0x32>
 801095a:	4598      	cmp	r8, r3
 801095c:	dc01      	bgt.n	8010962 <__ieee754_pow+0x6a>
 801095e:	d10f      	bne.n	8010980 <__ieee754_pow+0x88>
 8010960:	b172      	cbz	r2, 8010980 <__ieee754_pow+0x88>
 8010962:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8010966:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801096a:	ea55 050a 	orrs.w	r5, r5, sl
 801096e:	d1dc      	bne.n	801092a <__ieee754_pow+0x32>
 8010970:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010974:	18db      	adds	r3, r3, r3
 8010976:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801097a:	4152      	adcs	r2, r2
 801097c:	429d      	cmp	r5, r3
 801097e:	e7d0      	b.n	8010922 <__ieee754_pow+0x2a>
 8010980:	2d00      	cmp	r5, #0
 8010982:	da3b      	bge.n	80109fc <__ieee754_pow+0x104>
 8010984:	4b72      	ldr	r3, [pc, #456]	; (8010b50 <__ieee754_pow+0x258>)
 8010986:	4598      	cmp	r8, r3
 8010988:	dc51      	bgt.n	8010a2e <__ieee754_pow+0x136>
 801098a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801098e:	4598      	cmp	r8, r3
 8010990:	f340 84ab 	ble.w	80112ea <__ieee754_pow+0x9f2>
 8010994:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010998:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801099c:	2b14      	cmp	r3, #20
 801099e:	dd0f      	ble.n	80109c0 <__ieee754_pow+0xc8>
 80109a0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80109a4:	fa22 f103 	lsr.w	r1, r2, r3
 80109a8:	fa01 f303 	lsl.w	r3, r1, r3
 80109ac:	4293      	cmp	r3, r2
 80109ae:	f040 849c 	bne.w	80112ea <__ieee754_pow+0x9f2>
 80109b2:	f001 0101 	and.w	r1, r1, #1
 80109b6:	f1c1 0302 	rsb	r3, r1, #2
 80109ba:	9304      	str	r3, [sp, #16]
 80109bc:	b182      	cbz	r2, 80109e0 <__ieee754_pow+0xe8>
 80109be:	e05f      	b.n	8010a80 <__ieee754_pow+0x188>
 80109c0:	2a00      	cmp	r2, #0
 80109c2:	d15b      	bne.n	8010a7c <__ieee754_pow+0x184>
 80109c4:	f1c3 0314 	rsb	r3, r3, #20
 80109c8:	fa48 f103 	asr.w	r1, r8, r3
 80109cc:	fa01 f303 	lsl.w	r3, r1, r3
 80109d0:	4543      	cmp	r3, r8
 80109d2:	f040 8487 	bne.w	80112e4 <__ieee754_pow+0x9ec>
 80109d6:	f001 0101 	and.w	r1, r1, #1
 80109da:	f1c1 0302 	rsb	r3, r1, #2
 80109de:	9304      	str	r3, [sp, #16]
 80109e0:	4b5c      	ldr	r3, [pc, #368]	; (8010b54 <__ieee754_pow+0x25c>)
 80109e2:	4598      	cmp	r8, r3
 80109e4:	d132      	bne.n	8010a4c <__ieee754_pow+0x154>
 80109e6:	f1b9 0f00 	cmp.w	r9, #0
 80109ea:	f280 8477 	bge.w	80112dc <__ieee754_pow+0x9e4>
 80109ee:	4959      	ldr	r1, [pc, #356]	; (8010b54 <__ieee754_pow+0x25c>)
 80109f0:	4632      	mov	r2, r6
 80109f2:	463b      	mov	r3, r7
 80109f4:	2000      	movs	r0, #0
 80109f6:	f7ef ff49 	bl	800088c <__aeabi_ddiv>
 80109fa:	e79c      	b.n	8010936 <__ieee754_pow+0x3e>
 80109fc:	2300      	movs	r3, #0
 80109fe:	9304      	str	r3, [sp, #16]
 8010a00:	2a00      	cmp	r2, #0
 8010a02:	d13d      	bne.n	8010a80 <__ieee754_pow+0x188>
 8010a04:	4b51      	ldr	r3, [pc, #324]	; (8010b4c <__ieee754_pow+0x254>)
 8010a06:	4598      	cmp	r8, r3
 8010a08:	d1ea      	bne.n	80109e0 <__ieee754_pow+0xe8>
 8010a0a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010a0e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010a12:	ea53 030a 	orrs.w	r3, r3, sl
 8010a16:	f000 8459 	beq.w	80112cc <__ieee754_pow+0x9d4>
 8010a1a:	4b4f      	ldr	r3, [pc, #316]	; (8010b58 <__ieee754_pow+0x260>)
 8010a1c:	429c      	cmp	r4, r3
 8010a1e:	dd08      	ble.n	8010a32 <__ieee754_pow+0x13a>
 8010a20:	f1b9 0f00 	cmp.w	r9, #0
 8010a24:	f2c0 8456 	blt.w	80112d4 <__ieee754_pow+0x9dc>
 8010a28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a2c:	e783      	b.n	8010936 <__ieee754_pow+0x3e>
 8010a2e:	2302      	movs	r3, #2
 8010a30:	e7e5      	b.n	80109fe <__ieee754_pow+0x106>
 8010a32:	f1b9 0f00 	cmp.w	r9, #0
 8010a36:	f04f 0000 	mov.w	r0, #0
 8010a3a:	f04f 0100 	mov.w	r1, #0
 8010a3e:	f6bf af7a 	bge.w	8010936 <__ieee754_pow+0x3e>
 8010a42:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010a46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010a4a:	e774      	b.n	8010936 <__ieee754_pow+0x3e>
 8010a4c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010a50:	d106      	bne.n	8010a60 <__ieee754_pow+0x168>
 8010a52:	4632      	mov	r2, r6
 8010a54:	463b      	mov	r3, r7
 8010a56:	4630      	mov	r0, r6
 8010a58:	4639      	mov	r1, r7
 8010a5a:	f7ef fded 	bl	8000638 <__aeabi_dmul>
 8010a5e:	e76a      	b.n	8010936 <__ieee754_pow+0x3e>
 8010a60:	4b3e      	ldr	r3, [pc, #248]	; (8010b5c <__ieee754_pow+0x264>)
 8010a62:	4599      	cmp	r9, r3
 8010a64:	d10c      	bne.n	8010a80 <__ieee754_pow+0x188>
 8010a66:	2d00      	cmp	r5, #0
 8010a68:	db0a      	blt.n	8010a80 <__ieee754_pow+0x188>
 8010a6a:	ec47 6b10 	vmov	d0, r6, r7
 8010a6e:	b009      	add	sp, #36	; 0x24
 8010a70:	ecbd 8b06 	vpop	{d8-d10}
 8010a74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a78:	f000 bd20 	b.w	80114bc <__ieee754_sqrt>
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	9304      	str	r3, [sp, #16]
 8010a80:	ec47 6b10 	vmov	d0, r6, r7
 8010a84:	f000 fc62 	bl	801134c <fabs>
 8010a88:	ec51 0b10 	vmov	r0, r1, d0
 8010a8c:	f1ba 0f00 	cmp.w	sl, #0
 8010a90:	d129      	bne.n	8010ae6 <__ieee754_pow+0x1ee>
 8010a92:	b124      	cbz	r4, 8010a9e <__ieee754_pow+0x1a6>
 8010a94:	4b2f      	ldr	r3, [pc, #188]	; (8010b54 <__ieee754_pow+0x25c>)
 8010a96:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010a9a:	429a      	cmp	r2, r3
 8010a9c:	d123      	bne.n	8010ae6 <__ieee754_pow+0x1ee>
 8010a9e:	f1b9 0f00 	cmp.w	r9, #0
 8010aa2:	da05      	bge.n	8010ab0 <__ieee754_pow+0x1b8>
 8010aa4:	4602      	mov	r2, r0
 8010aa6:	460b      	mov	r3, r1
 8010aa8:	2000      	movs	r0, #0
 8010aaa:	492a      	ldr	r1, [pc, #168]	; (8010b54 <__ieee754_pow+0x25c>)
 8010aac:	f7ef feee 	bl	800088c <__aeabi_ddiv>
 8010ab0:	2d00      	cmp	r5, #0
 8010ab2:	f6bf af40 	bge.w	8010936 <__ieee754_pow+0x3e>
 8010ab6:	9b04      	ldr	r3, [sp, #16]
 8010ab8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010abc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010ac0:	431c      	orrs	r4, r3
 8010ac2:	d108      	bne.n	8010ad6 <__ieee754_pow+0x1de>
 8010ac4:	4602      	mov	r2, r0
 8010ac6:	460b      	mov	r3, r1
 8010ac8:	4610      	mov	r0, r2
 8010aca:	4619      	mov	r1, r3
 8010acc:	f7ef fbfc 	bl	80002c8 <__aeabi_dsub>
 8010ad0:	4602      	mov	r2, r0
 8010ad2:	460b      	mov	r3, r1
 8010ad4:	e78f      	b.n	80109f6 <__ieee754_pow+0xfe>
 8010ad6:	9b04      	ldr	r3, [sp, #16]
 8010ad8:	2b01      	cmp	r3, #1
 8010ada:	f47f af2c 	bne.w	8010936 <__ieee754_pow+0x3e>
 8010ade:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ae2:	4619      	mov	r1, r3
 8010ae4:	e727      	b.n	8010936 <__ieee754_pow+0x3e>
 8010ae6:	0feb      	lsrs	r3, r5, #31
 8010ae8:	3b01      	subs	r3, #1
 8010aea:	9306      	str	r3, [sp, #24]
 8010aec:	9a06      	ldr	r2, [sp, #24]
 8010aee:	9b04      	ldr	r3, [sp, #16]
 8010af0:	4313      	orrs	r3, r2
 8010af2:	d102      	bne.n	8010afa <__ieee754_pow+0x202>
 8010af4:	4632      	mov	r2, r6
 8010af6:	463b      	mov	r3, r7
 8010af8:	e7e6      	b.n	8010ac8 <__ieee754_pow+0x1d0>
 8010afa:	4b19      	ldr	r3, [pc, #100]	; (8010b60 <__ieee754_pow+0x268>)
 8010afc:	4598      	cmp	r8, r3
 8010afe:	f340 80fb 	ble.w	8010cf8 <__ieee754_pow+0x400>
 8010b02:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010b06:	4598      	cmp	r8, r3
 8010b08:	4b13      	ldr	r3, [pc, #76]	; (8010b58 <__ieee754_pow+0x260>)
 8010b0a:	dd0c      	ble.n	8010b26 <__ieee754_pow+0x22e>
 8010b0c:	429c      	cmp	r4, r3
 8010b0e:	dc0f      	bgt.n	8010b30 <__ieee754_pow+0x238>
 8010b10:	f1b9 0f00 	cmp.w	r9, #0
 8010b14:	da0f      	bge.n	8010b36 <__ieee754_pow+0x23e>
 8010b16:	2000      	movs	r0, #0
 8010b18:	b009      	add	sp, #36	; 0x24
 8010b1a:	ecbd 8b06 	vpop	{d8-d10}
 8010b1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b22:	f000 bcc2 	b.w	80114aa <__math_oflow>
 8010b26:	429c      	cmp	r4, r3
 8010b28:	dbf2      	blt.n	8010b10 <__ieee754_pow+0x218>
 8010b2a:	4b0a      	ldr	r3, [pc, #40]	; (8010b54 <__ieee754_pow+0x25c>)
 8010b2c:	429c      	cmp	r4, r3
 8010b2e:	dd19      	ble.n	8010b64 <__ieee754_pow+0x26c>
 8010b30:	f1b9 0f00 	cmp.w	r9, #0
 8010b34:	dcef      	bgt.n	8010b16 <__ieee754_pow+0x21e>
 8010b36:	2000      	movs	r0, #0
 8010b38:	b009      	add	sp, #36	; 0x24
 8010b3a:	ecbd 8b06 	vpop	{d8-d10}
 8010b3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b42:	f000 bca9 	b.w	8011498 <__math_uflow>
 8010b46:	bf00      	nop
 8010b48:	fff00000 	.word	0xfff00000
 8010b4c:	7ff00000 	.word	0x7ff00000
 8010b50:	433fffff 	.word	0x433fffff
 8010b54:	3ff00000 	.word	0x3ff00000
 8010b58:	3fefffff 	.word	0x3fefffff
 8010b5c:	3fe00000 	.word	0x3fe00000
 8010b60:	41e00000 	.word	0x41e00000
 8010b64:	4b60      	ldr	r3, [pc, #384]	; (8010ce8 <__ieee754_pow+0x3f0>)
 8010b66:	2200      	movs	r2, #0
 8010b68:	f7ef fbae 	bl	80002c8 <__aeabi_dsub>
 8010b6c:	a354      	add	r3, pc, #336	; (adr r3, 8010cc0 <__ieee754_pow+0x3c8>)
 8010b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b72:	4604      	mov	r4, r0
 8010b74:	460d      	mov	r5, r1
 8010b76:	f7ef fd5f 	bl	8000638 <__aeabi_dmul>
 8010b7a:	a353      	add	r3, pc, #332	; (adr r3, 8010cc8 <__ieee754_pow+0x3d0>)
 8010b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b80:	4606      	mov	r6, r0
 8010b82:	460f      	mov	r7, r1
 8010b84:	4620      	mov	r0, r4
 8010b86:	4629      	mov	r1, r5
 8010b88:	f7ef fd56 	bl	8000638 <__aeabi_dmul>
 8010b8c:	4b57      	ldr	r3, [pc, #348]	; (8010cec <__ieee754_pow+0x3f4>)
 8010b8e:	4682      	mov	sl, r0
 8010b90:	468b      	mov	fp, r1
 8010b92:	2200      	movs	r2, #0
 8010b94:	4620      	mov	r0, r4
 8010b96:	4629      	mov	r1, r5
 8010b98:	f7ef fd4e 	bl	8000638 <__aeabi_dmul>
 8010b9c:	4602      	mov	r2, r0
 8010b9e:	460b      	mov	r3, r1
 8010ba0:	a14b      	add	r1, pc, #300	; (adr r1, 8010cd0 <__ieee754_pow+0x3d8>)
 8010ba2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ba6:	f7ef fb8f 	bl	80002c8 <__aeabi_dsub>
 8010baa:	4622      	mov	r2, r4
 8010bac:	462b      	mov	r3, r5
 8010bae:	f7ef fd43 	bl	8000638 <__aeabi_dmul>
 8010bb2:	4602      	mov	r2, r0
 8010bb4:	460b      	mov	r3, r1
 8010bb6:	2000      	movs	r0, #0
 8010bb8:	494d      	ldr	r1, [pc, #308]	; (8010cf0 <__ieee754_pow+0x3f8>)
 8010bba:	f7ef fb85 	bl	80002c8 <__aeabi_dsub>
 8010bbe:	4622      	mov	r2, r4
 8010bc0:	4680      	mov	r8, r0
 8010bc2:	4689      	mov	r9, r1
 8010bc4:	462b      	mov	r3, r5
 8010bc6:	4620      	mov	r0, r4
 8010bc8:	4629      	mov	r1, r5
 8010bca:	f7ef fd35 	bl	8000638 <__aeabi_dmul>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	460b      	mov	r3, r1
 8010bd2:	4640      	mov	r0, r8
 8010bd4:	4649      	mov	r1, r9
 8010bd6:	f7ef fd2f 	bl	8000638 <__aeabi_dmul>
 8010bda:	a33f      	add	r3, pc, #252	; (adr r3, 8010cd8 <__ieee754_pow+0x3e0>)
 8010bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be0:	f7ef fd2a 	bl	8000638 <__aeabi_dmul>
 8010be4:	4602      	mov	r2, r0
 8010be6:	460b      	mov	r3, r1
 8010be8:	4650      	mov	r0, sl
 8010bea:	4659      	mov	r1, fp
 8010bec:	f7ef fb6c 	bl	80002c8 <__aeabi_dsub>
 8010bf0:	4602      	mov	r2, r0
 8010bf2:	460b      	mov	r3, r1
 8010bf4:	4680      	mov	r8, r0
 8010bf6:	4689      	mov	r9, r1
 8010bf8:	4630      	mov	r0, r6
 8010bfa:	4639      	mov	r1, r7
 8010bfc:	f7ef fb66 	bl	80002cc <__adddf3>
 8010c00:	2000      	movs	r0, #0
 8010c02:	4632      	mov	r2, r6
 8010c04:	463b      	mov	r3, r7
 8010c06:	4604      	mov	r4, r0
 8010c08:	460d      	mov	r5, r1
 8010c0a:	f7ef fb5d 	bl	80002c8 <__aeabi_dsub>
 8010c0e:	4602      	mov	r2, r0
 8010c10:	460b      	mov	r3, r1
 8010c12:	4640      	mov	r0, r8
 8010c14:	4649      	mov	r1, r9
 8010c16:	f7ef fb57 	bl	80002c8 <__aeabi_dsub>
 8010c1a:	9b04      	ldr	r3, [sp, #16]
 8010c1c:	9a06      	ldr	r2, [sp, #24]
 8010c1e:	3b01      	subs	r3, #1
 8010c20:	4313      	orrs	r3, r2
 8010c22:	4682      	mov	sl, r0
 8010c24:	468b      	mov	fp, r1
 8010c26:	f040 81e7 	bne.w	8010ff8 <__ieee754_pow+0x700>
 8010c2a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010ce0 <__ieee754_pow+0x3e8>
 8010c2e:	eeb0 8a47 	vmov.f32	s16, s14
 8010c32:	eef0 8a67 	vmov.f32	s17, s15
 8010c36:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010c3a:	2600      	movs	r6, #0
 8010c3c:	4632      	mov	r2, r6
 8010c3e:	463b      	mov	r3, r7
 8010c40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c44:	f7ef fb40 	bl	80002c8 <__aeabi_dsub>
 8010c48:	4622      	mov	r2, r4
 8010c4a:	462b      	mov	r3, r5
 8010c4c:	f7ef fcf4 	bl	8000638 <__aeabi_dmul>
 8010c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c54:	4680      	mov	r8, r0
 8010c56:	4689      	mov	r9, r1
 8010c58:	4650      	mov	r0, sl
 8010c5a:	4659      	mov	r1, fp
 8010c5c:	f7ef fcec 	bl	8000638 <__aeabi_dmul>
 8010c60:	4602      	mov	r2, r0
 8010c62:	460b      	mov	r3, r1
 8010c64:	4640      	mov	r0, r8
 8010c66:	4649      	mov	r1, r9
 8010c68:	f7ef fb30 	bl	80002cc <__adddf3>
 8010c6c:	4632      	mov	r2, r6
 8010c6e:	463b      	mov	r3, r7
 8010c70:	4680      	mov	r8, r0
 8010c72:	4689      	mov	r9, r1
 8010c74:	4620      	mov	r0, r4
 8010c76:	4629      	mov	r1, r5
 8010c78:	f7ef fcde 	bl	8000638 <__aeabi_dmul>
 8010c7c:	460b      	mov	r3, r1
 8010c7e:	4604      	mov	r4, r0
 8010c80:	460d      	mov	r5, r1
 8010c82:	4602      	mov	r2, r0
 8010c84:	4649      	mov	r1, r9
 8010c86:	4640      	mov	r0, r8
 8010c88:	f7ef fb20 	bl	80002cc <__adddf3>
 8010c8c:	4b19      	ldr	r3, [pc, #100]	; (8010cf4 <__ieee754_pow+0x3fc>)
 8010c8e:	4299      	cmp	r1, r3
 8010c90:	ec45 4b19 	vmov	d9, r4, r5
 8010c94:	4606      	mov	r6, r0
 8010c96:	460f      	mov	r7, r1
 8010c98:	468b      	mov	fp, r1
 8010c9a:	f340 82f0 	ble.w	801127e <__ieee754_pow+0x986>
 8010c9e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010ca2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010ca6:	4303      	orrs	r3, r0
 8010ca8:	f000 81e4 	beq.w	8011074 <__ieee754_pow+0x77c>
 8010cac:	ec51 0b18 	vmov	r0, r1, d8
 8010cb0:	2200      	movs	r2, #0
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	f7ef ff32 	bl	8000b1c <__aeabi_dcmplt>
 8010cb8:	3800      	subs	r0, #0
 8010cba:	bf18      	it	ne
 8010cbc:	2001      	movne	r0, #1
 8010cbe:	e72b      	b.n	8010b18 <__ieee754_pow+0x220>
 8010cc0:	60000000 	.word	0x60000000
 8010cc4:	3ff71547 	.word	0x3ff71547
 8010cc8:	f85ddf44 	.word	0xf85ddf44
 8010ccc:	3e54ae0b 	.word	0x3e54ae0b
 8010cd0:	55555555 	.word	0x55555555
 8010cd4:	3fd55555 	.word	0x3fd55555
 8010cd8:	652b82fe 	.word	0x652b82fe
 8010cdc:	3ff71547 	.word	0x3ff71547
 8010ce0:	00000000 	.word	0x00000000
 8010ce4:	bff00000 	.word	0xbff00000
 8010ce8:	3ff00000 	.word	0x3ff00000
 8010cec:	3fd00000 	.word	0x3fd00000
 8010cf0:	3fe00000 	.word	0x3fe00000
 8010cf4:	408fffff 	.word	0x408fffff
 8010cf8:	4bd5      	ldr	r3, [pc, #852]	; (8011050 <__ieee754_pow+0x758>)
 8010cfa:	402b      	ands	r3, r5
 8010cfc:	2200      	movs	r2, #0
 8010cfe:	b92b      	cbnz	r3, 8010d0c <__ieee754_pow+0x414>
 8010d00:	4bd4      	ldr	r3, [pc, #848]	; (8011054 <__ieee754_pow+0x75c>)
 8010d02:	f7ef fc99 	bl	8000638 <__aeabi_dmul>
 8010d06:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010d0a:	460c      	mov	r4, r1
 8010d0c:	1523      	asrs	r3, r4, #20
 8010d0e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010d12:	4413      	add	r3, r2
 8010d14:	9305      	str	r3, [sp, #20]
 8010d16:	4bd0      	ldr	r3, [pc, #832]	; (8011058 <__ieee754_pow+0x760>)
 8010d18:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010d1c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010d20:	429c      	cmp	r4, r3
 8010d22:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010d26:	dd08      	ble.n	8010d3a <__ieee754_pow+0x442>
 8010d28:	4bcc      	ldr	r3, [pc, #816]	; (801105c <__ieee754_pow+0x764>)
 8010d2a:	429c      	cmp	r4, r3
 8010d2c:	f340 8162 	ble.w	8010ff4 <__ieee754_pow+0x6fc>
 8010d30:	9b05      	ldr	r3, [sp, #20]
 8010d32:	3301      	adds	r3, #1
 8010d34:	9305      	str	r3, [sp, #20]
 8010d36:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010d3a:	2400      	movs	r4, #0
 8010d3c:	00e3      	lsls	r3, r4, #3
 8010d3e:	9307      	str	r3, [sp, #28]
 8010d40:	4bc7      	ldr	r3, [pc, #796]	; (8011060 <__ieee754_pow+0x768>)
 8010d42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010d46:	ed93 7b00 	vldr	d7, [r3]
 8010d4a:	4629      	mov	r1, r5
 8010d4c:	ec53 2b17 	vmov	r2, r3, d7
 8010d50:	eeb0 9a47 	vmov.f32	s18, s14
 8010d54:	eef0 9a67 	vmov.f32	s19, s15
 8010d58:	4682      	mov	sl, r0
 8010d5a:	f7ef fab5 	bl	80002c8 <__aeabi_dsub>
 8010d5e:	4652      	mov	r2, sl
 8010d60:	4606      	mov	r6, r0
 8010d62:	460f      	mov	r7, r1
 8010d64:	462b      	mov	r3, r5
 8010d66:	ec51 0b19 	vmov	r0, r1, d9
 8010d6a:	f7ef faaf 	bl	80002cc <__adddf3>
 8010d6e:	4602      	mov	r2, r0
 8010d70:	460b      	mov	r3, r1
 8010d72:	2000      	movs	r0, #0
 8010d74:	49bb      	ldr	r1, [pc, #748]	; (8011064 <__ieee754_pow+0x76c>)
 8010d76:	f7ef fd89 	bl	800088c <__aeabi_ddiv>
 8010d7a:	ec41 0b1a 	vmov	d10, r0, r1
 8010d7e:	4602      	mov	r2, r0
 8010d80:	460b      	mov	r3, r1
 8010d82:	4630      	mov	r0, r6
 8010d84:	4639      	mov	r1, r7
 8010d86:	f7ef fc57 	bl	8000638 <__aeabi_dmul>
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d90:	9302      	str	r3, [sp, #8]
 8010d92:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010d96:	46ab      	mov	fp, r5
 8010d98:	106d      	asrs	r5, r5, #1
 8010d9a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010d9e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010da2:	ec41 0b18 	vmov	d8, r0, r1
 8010da6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010daa:	2200      	movs	r2, #0
 8010dac:	4640      	mov	r0, r8
 8010dae:	4649      	mov	r1, r9
 8010db0:	4614      	mov	r4, r2
 8010db2:	461d      	mov	r5, r3
 8010db4:	f7ef fc40 	bl	8000638 <__aeabi_dmul>
 8010db8:	4602      	mov	r2, r0
 8010dba:	460b      	mov	r3, r1
 8010dbc:	4630      	mov	r0, r6
 8010dbe:	4639      	mov	r1, r7
 8010dc0:	f7ef fa82 	bl	80002c8 <__aeabi_dsub>
 8010dc4:	ec53 2b19 	vmov	r2, r3, d9
 8010dc8:	4606      	mov	r6, r0
 8010dca:	460f      	mov	r7, r1
 8010dcc:	4620      	mov	r0, r4
 8010dce:	4629      	mov	r1, r5
 8010dd0:	f7ef fa7a 	bl	80002c8 <__aeabi_dsub>
 8010dd4:	4602      	mov	r2, r0
 8010dd6:	460b      	mov	r3, r1
 8010dd8:	4650      	mov	r0, sl
 8010dda:	4659      	mov	r1, fp
 8010ddc:	f7ef fa74 	bl	80002c8 <__aeabi_dsub>
 8010de0:	4642      	mov	r2, r8
 8010de2:	464b      	mov	r3, r9
 8010de4:	f7ef fc28 	bl	8000638 <__aeabi_dmul>
 8010de8:	4602      	mov	r2, r0
 8010dea:	460b      	mov	r3, r1
 8010dec:	4630      	mov	r0, r6
 8010dee:	4639      	mov	r1, r7
 8010df0:	f7ef fa6a 	bl	80002c8 <__aeabi_dsub>
 8010df4:	ec53 2b1a 	vmov	r2, r3, d10
 8010df8:	f7ef fc1e 	bl	8000638 <__aeabi_dmul>
 8010dfc:	ec53 2b18 	vmov	r2, r3, d8
 8010e00:	ec41 0b19 	vmov	d9, r0, r1
 8010e04:	ec51 0b18 	vmov	r0, r1, d8
 8010e08:	f7ef fc16 	bl	8000638 <__aeabi_dmul>
 8010e0c:	a37c      	add	r3, pc, #496	; (adr r3, 8011000 <__ieee754_pow+0x708>)
 8010e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e12:	4604      	mov	r4, r0
 8010e14:	460d      	mov	r5, r1
 8010e16:	f7ef fc0f 	bl	8000638 <__aeabi_dmul>
 8010e1a:	a37b      	add	r3, pc, #492	; (adr r3, 8011008 <__ieee754_pow+0x710>)
 8010e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e20:	f7ef fa54 	bl	80002cc <__adddf3>
 8010e24:	4622      	mov	r2, r4
 8010e26:	462b      	mov	r3, r5
 8010e28:	f7ef fc06 	bl	8000638 <__aeabi_dmul>
 8010e2c:	a378      	add	r3, pc, #480	; (adr r3, 8011010 <__ieee754_pow+0x718>)
 8010e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e32:	f7ef fa4b 	bl	80002cc <__adddf3>
 8010e36:	4622      	mov	r2, r4
 8010e38:	462b      	mov	r3, r5
 8010e3a:	f7ef fbfd 	bl	8000638 <__aeabi_dmul>
 8010e3e:	a376      	add	r3, pc, #472	; (adr r3, 8011018 <__ieee754_pow+0x720>)
 8010e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e44:	f7ef fa42 	bl	80002cc <__adddf3>
 8010e48:	4622      	mov	r2, r4
 8010e4a:	462b      	mov	r3, r5
 8010e4c:	f7ef fbf4 	bl	8000638 <__aeabi_dmul>
 8010e50:	a373      	add	r3, pc, #460	; (adr r3, 8011020 <__ieee754_pow+0x728>)
 8010e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e56:	f7ef fa39 	bl	80002cc <__adddf3>
 8010e5a:	4622      	mov	r2, r4
 8010e5c:	462b      	mov	r3, r5
 8010e5e:	f7ef fbeb 	bl	8000638 <__aeabi_dmul>
 8010e62:	a371      	add	r3, pc, #452	; (adr r3, 8011028 <__ieee754_pow+0x730>)
 8010e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e68:	f7ef fa30 	bl	80002cc <__adddf3>
 8010e6c:	4622      	mov	r2, r4
 8010e6e:	4606      	mov	r6, r0
 8010e70:	460f      	mov	r7, r1
 8010e72:	462b      	mov	r3, r5
 8010e74:	4620      	mov	r0, r4
 8010e76:	4629      	mov	r1, r5
 8010e78:	f7ef fbde 	bl	8000638 <__aeabi_dmul>
 8010e7c:	4602      	mov	r2, r0
 8010e7e:	460b      	mov	r3, r1
 8010e80:	4630      	mov	r0, r6
 8010e82:	4639      	mov	r1, r7
 8010e84:	f7ef fbd8 	bl	8000638 <__aeabi_dmul>
 8010e88:	4642      	mov	r2, r8
 8010e8a:	4604      	mov	r4, r0
 8010e8c:	460d      	mov	r5, r1
 8010e8e:	464b      	mov	r3, r9
 8010e90:	ec51 0b18 	vmov	r0, r1, d8
 8010e94:	f7ef fa1a 	bl	80002cc <__adddf3>
 8010e98:	ec53 2b19 	vmov	r2, r3, d9
 8010e9c:	f7ef fbcc 	bl	8000638 <__aeabi_dmul>
 8010ea0:	4622      	mov	r2, r4
 8010ea2:	462b      	mov	r3, r5
 8010ea4:	f7ef fa12 	bl	80002cc <__adddf3>
 8010ea8:	4642      	mov	r2, r8
 8010eaa:	4682      	mov	sl, r0
 8010eac:	468b      	mov	fp, r1
 8010eae:	464b      	mov	r3, r9
 8010eb0:	4640      	mov	r0, r8
 8010eb2:	4649      	mov	r1, r9
 8010eb4:	f7ef fbc0 	bl	8000638 <__aeabi_dmul>
 8010eb8:	4b6b      	ldr	r3, [pc, #428]	; (8011068 <__ieee754_pow+0x770>)
 8010eba:	2200      	movs	r2, #0
 8010ebc:	4606      	mov	r6, r0
 8010ebe:	460f      	mov	r7, r1
 8010ec0:	f7ef fa04 	bl	80002cc <__adddf3>
 8010ec4:	4652      	mov	r2, sl
 8010ec6:	465b      	mov	r3, fp
 8010ec8:	f7ef fa00 	bl	80002cc <__adddf3>
 8010ecc:	2000      	movs	r0, #0
 8010ece:	4604      	mov	r4, r0
 8010ed0:	460d      	mov	r5, r1
 8010ed2:	4602      	mov	r2, r0
 8010ed4:	460b      	mov	r3, r1
 8010ed6:	4640      	mov	r0, r8
 8010ed8:	4649      	mov	r1, r9
 8010eda:	f7ef fbad 	bl	8000638 <__aeabi_dmul>
 8010ede:	4b62      	ldr	r3, [pc, #392]	; (8011068 <__ieee754_pow+0x770>)
 8010ee0:	4680      	mov	r8, r0
 8010ee2:	4689      	mov	r9, r1
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	4620      	mov	r0, r4
 8010ee8:	4629      	mov	r1, r5
 8010eea:	f7ef f9ed 	bl	80002c8 <__aeabi_dsub>
 8010eee:	4632      	mov	r2, r6
 8010ef0:	463b      	mov	r3, r7
 8010ef2:	f7ef f9e9 	bl	80002c8 <__aeabi_dsub>
 8010ef6:	4602      	mov	r2, r0
 8010ef8:	460b      	mov	r3, r1
 8010efa:	4650      	mov	r0, sl
 8010efc:	4659      	mov	r1, fp
 8010efe:	f7ef f9e3 	bl	80002c8 <__aeabi_dsub>
 8010f02:	ec53 2b18 	vmov	r2, r3, d8
 8010f06:	f7ef fb97 	bl	8000638 <__aeabi_dmul>
 8010f0a:	4622      	mov	r2, r4
 8010f0c:	4606      	mov	r6, r0
 8010f0e:	460f      	mov	r7, r1
 8010f10:	462b      	mov	r3, r5
 8010f12:	ec51 0b19 	vmov	r0, r1, d9
 8010f16:	f7ef fb8f 	bl	8000638 <__aeabi_dmul>
 8010f1a:	4602      	mov	r2, r0
 8010f1c:	460b      	mov	r3, r1
 8010f1e:	4630      	mov	r0, r6
 8010f20:	4639      	mov	r1, r7
 8010f22:	f7ef f9d3 	bl	80002cc <__adddf3>
 8010f26:	4606      	mov	r6, r0
 8010f28:	460f      	mov	r7, r1
 8010f2a:	4602      	mov	r2, r0
 8010f2c:	460b      	mov	r3, r1
 8010f2e:	4640      	mov	r0, r8
 8010f30:	4649      	mov	r1, r9
 8010f32:	f7ef f9cb 	bl	80002cc <__adddf3>
 8010f36:	a33e      	add	r3, pc, #248	; (adr r3, 8011030 <__ieee754_pow+0x738>)
 8010f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f3c:	2000      	movs	r0, #0
 8010f3e:	4604      	mov	r4, r0
 8010f40:	460d      	mov	r5, r1
 8010f42:	f7ef fb79 	bl	8000638 <__aeabi_dmul>
 8010f46:	4642      	mov	r2, r8
 8010f48:	ec41 0b18 	vmov	d8, r0, r1
 8010f4c:	464b      	mov	r3, r9
 8010f4e:	4620      	mov	r0, r4
 8010f50:	4629      	mov	r1, r5
 8010f52:	f7ef f9b9 	bl	80002c8 <__aeabi_dsub>
 8010f56:	4602      	mov	r2, r0
 8010f58:	460b      	mov	r3, r1
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	4639      	mov	r1, r7
 8010f5e:	f7ef f9b3 	bl	80002c8 <__aeabi_dsub>
 8010f62:	a335      	add	r3, pc, #212	; (adr r3, 8011038 <__ieee754_pow+0x740>)
 8010f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f68:	f7ef fb66 	bl	8000638 <__aeabi_dmul>
 8010f6c:	a334      	add	r3, pc, #208	; (adr r3, 8011040 <__ieee754_pow+0x748>)
 8010f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f72:	4606      	mov	r6, r0
 8010f74:	460f      	mov	r7, r1
 8010f76:	4620      	mov	r0, r4
 8010f78:	4629      	mov	r1, r5
 8010f7a:	f7ef fb5d 	bl	8000638 <__aeabi_dmul>
 8010f7e:	4602      	mov	r2, r0
 8010f80:	460b      	mov	r3, r1
 8010f82:	4630      	mov	r0, r6
 8010f84:	4639      	mov	r1, r7
 8010f86:	f7ef f9a1 	bl	80002cc <__adddf3>
 8010f8a:	9a07      	ldr	r2, [sp, #28]
 8010f8c:	4b37      	ldr	r3, [pc, #220]	; (801106c <__ieee754_pow+0x774>)
 8010f8e:	4413      	add	r3, r2
 8010f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f94:	f7ef f99a 	bl	80002cc <__adddf3>
 8010f98:	4682      	mov	sl, r0
 8010f9a:	9805      	ldr	r0, [sp, #20]
 8010f9c:	468b      	mov	fp, r1
 8010f9e:	f7ef fae1 	bl	8000564 <__aeabi_i2d>
 8010fa2:	9a07      	ldr	r2, [sp, #28]
 8010fa4:	4b32      	ldr	r3, [pc, #200]	; (8011070 <__ieee754_pow+0x778>)
 8010fa6:	4413      	add	r3, r2
 8010fa8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010fac:	4606      	mov	r6, r0
 8010fae:	460f      	mov	r7, r1
 8010fb0:	4652      	mov	r2, sl
 8010fb2:	465b      	mov	r3, fp
 8010fb4:	ec51 0b18 	vmov	r0, r1, d8
 8010fb8:	f7ef f988 	bl	80002cc <__adddf3>
 8010fbc:	4642      	mov	r2, r8
 8010fbe:	464b      	mov	r3, r9
 8010fc0:	f7ef f984 	bl	80002cc <__adddf3>
 8010fc4:	4632      	mov	r2, r6
 8010fc6:	463b      	mov	r3, r7
 8010fc8:	f7ef f980 	bl	80002cc <__adddf3>
 8010fcc:	2000      	movs	r0, #0
 8010fce:	4632      	mov	r2, r6
 8010fd0:	463b      	mov	r3, r7
 8010fd2:	4604      	mov	r4, r0
 8010fd4:	460d      	mov	r5, r1
 8010fd6:	f7ef f977 	bl	80002c8 <__aeabi_dsub>
 8010fda:	4642      	mov	r2, r8
 8010fdc:	464b      	mov	r3, r9
 8010fde:	f7ef f973 	bl	80002c8 <__aeabi_dsub>
 8010fe2:	ec53 2b18 	vmov	r2, r3, d8
 8010fe6:	f7ef f96f 	bl	80002c8 <__aeabi_dsub>
 8010fea:	4602      	mov	r2, r0
 8010fec:	460b      	mov	r3, r1
 8010fee:	4650      	mov	r0, sl
 8010ff0:	4659      	mov	r1, fp
 8010ff2:	e610      	b.n	8010c16 <__ieee754_pow+0x31e>
 8010ff4:	2401      	movs	r4, #1
 8010ff6:	e6a1      	b.n	8010d3c <__ieee754_pow+0x444>
 8010ff8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8011048 <__ieee754_pow+0x750>
 8010ffc:	e617      	b.n	8010c2e <__ieee754_pow+0x336>
 8010ffe:	bf00      	nop
 8011000:	4a454eef 	.word	0x4a454eef
 8011004:	3fca7e28 	.word	0x3fca7e28
 8011008:	93c9db65 	.word	0x93c9db65
 801100c:	3fcd864a 	.word	0x3fcd864a
 8011010:	a91d4101 	.word	0xa91d4101
 8011014:	3fd17460 	.word	0x3fd17460
 8011018:	518f264d 	.word	0x518f264d
 801101c:	3fd55555 	.word	0x3fd55555
 8011020:	db6fabff 	.word	0xdb6fabff
 8011024:	3fdb6db6 	.word	0x3fdb6db6
 8011028:	33333303 	.word	0x33333303
 801102c:	3fe33333 	.word	0x3fe33333
 8011030:	e0000000 	.word	0xe0000000
 8011034:	3feec709 	.word	0x3feec709
 8011038:	dc3a03fd 	.word	0xdc3a03fd
 801103c:	3feec709 	.word	0x3feec709
 8011040:	145b01f5 	.word	0x145b01f5
 8011044:	be3e2fe0 	.word	0xbe3e2fe0
 8011048:	00000000 	.word	0x00000000
 801104c:	3ff00000 	.word	0x3ff00000
 8011050:	7ff00000 	.word	0x7ff00000
 8011054:	43400000 	.word	0x43400000
 8011058:	0003988e 	.word	0x0003988e
 801105c:	000bb679 	.word	0x000bb679
 8011060:	08011d18 	.word	0x08011d18
 8011064:	3ff00000 	.word	0x3ff00000
 8011068:	40080000 	.word	0x40080000
 801106c:	08011d38 	.word	0x08011d38
 8011070:	08011d28 	.word	0x08011d28
 8011074:	a3b3      	add	r3, pc, #716	; (adr r3, 8011344 <__ieee754_pow+0xa4c>)
 8011076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801107a:	4640      	mov	r0, r8
 801107c:	4649      	mov	r1, r9
 801107e:	f7ef f925 	bl	80002cc <__adddf3>
 8011082:	4622      	mov	r2, r4
 8011084:	ec41 0b1a 	vmov	d10, r0, r1
 8011088:	462b      	mov	r3, r5
 801108a:	4630      	mov	r0, r6
 801108c:	4639      	mov	r1, r7
 801108e:	f7ef f91b 	bl	80002c8 <__aeabi_dsub>
 8011092:	4602      	mov	r2, r0
 8011094:	460b      	mov	r3, r1
 8011096:	ec51 0b1a 	vmov	r0, r1, d10
 801109a:	f7ef fd5d 	bl	8000b58 <__aeabi_dcmpgt>
 801109e:	2800      	cmp	r0, #0
 80110a0:	f47f ae04 	bne.w	8010cac <__ieee754_pow+0x3b4>
 80110a4:	4aa2      	ldr	r2, [pc, #648]	; (8011330 <__ieee754_pow+0xa38>)
 80110a6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80110aa:	4293      	cmp	r3, r2
 80110ac:	f340 8107 	ble.w	80112be <__ieee754_pow+0x9c6>
 80110b0:	151b      	asrs	r3, r3, #20
 80110b2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80110b6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80110ba:	fa4a fa03 	asr.w	sl, sl, r3
 80110be:	44da      	add	sl, fp
 80110c0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80110c4:	489b      	ldr	r0, [pc, #620]	; (8011334 <__ieee754_pow+0xa3c>)
 80110c6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80110ca:	4108      	asrs	r0, r1
 80110cc:	ea00 030a 	and.w	r3, r0, sl
 80110d0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80110d4:	f1c1 0114 	rsb	r1, r1, #20
 80110d8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80110dc:	fa4a fa01 	asr.w	sl, sl, r1
 80110e0:	f1bb 0f00 	cmp.w	fp, #0
 80110e4:	f04f 0200 	mov.w	r2, #0
 80110e8:	4620      	mov	r0, r4
 80110ea:	4629      	mov	r1, r5
 80110ec:	bfb8      	it	lt
 80110ee:	f1ca 0a00 	rsblt	sl, sl, #0
 80110f2:	f7ef f8e9 	bl	80002c8 <__aeabi_dsub>
 80110f6:	ec41 0b19 	vmov	d9, r0, r1
 80110fa:	4642      	mov	r2, r8
 80110fc:	464b      	mov	r3, r9
 80110fe:	ec51 0b19 	vmov	r0, r1, d9
 8011102:	f7ef f8e3 	bl	80002cc <__adddf3>
 8011106:	a37a      	add	r3, pc, #488	; (adr r3, 80112f0 <__ieee754_pow+0x9f8>)
 8011108:	e9d3 2300 	ldrd	r2, r3, [r3]
 801110c:	2000      	movs	r0, #0
 801110e:	4604      	mov	r4, r0
 8011110:	460d      	mov	r5, r1
 8011112:	f7ef fa91 	bl	8000638 <__aeabi_dmul>
 8011116:	ec53 2b19 	vmov	r2, r3, d9
 801111a:	4606      	mov	r6, r0
 801111c:	460f      	mov	r7, r1
 801111e:	4620      	mov	r0, r4
 8011120:	4629      	mov	r1, r5
 8011122:	f7ef f8d1 	bl	80002c8 <__aeabi_dsub>
 8011126:	4602      	mov	r2, r0
 8011128:	460b      	mov	r3, r1
 801112a:	4640      	mov	r0, r8
 801112c:	4649      	mov	r1, r9
 801112e:	f7ef f8cb 	bl	80002c8 <__aeabi_dsub>
 8011132:	a371      	add	r3, pc, #452	; (adr r3, 80112f8 <__ieee754_pow+0xa00>)
 8011134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011138:	f7ef fa7e 	bl	8000638 <__aeabi_dmul>
 801113c:	a370      	add	r3, pc, #448	; (adr r3, 8011300 <__ieee754_pow+0xa08>)
 801113e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011142:	4680      	mov	r8, r0
 8011144:	4689      	mov	r9, r1
 8011146:	4620      	mov	r0, r4
 8011148:	4629      	mov	r1, r5
 801114a:	f7ef fa75 	bl	8000638 <__aeabi_dmul>
 801114e:	4602      	mov	r2, r0
 8011150:	460b      	mov	r3, r1
 8011152:	4640      	mov	r0, r8
 8011154:	4649      	mov	r1, r9
 8011156:	f7ef f8b9 	bl	80002cc <__adddf3>
 801115a:	4604      	mov	r4, r0
 801115c:	460d      	mov	r5, r1
 801115e:	4602      	mov	r2, r0
 8011160:	460b      	mov	r3, r1
 8011162:	4630      	mov	r0, r6
 8011164:	4639      	mov	r1, r7
 8011166:	f7ef f8b1 	bl	80002cc <__adddf3>
 801116a:	4632      	mov	r2, r6
 801116c:	463b      	mov	r3, r7
 801116e:	4680      	mov	r8, r0
 8011170:	4689      	mov	r9, r1
 8011172:	f7ef f8a9 	bl	80002c8 <__aeabi_dsub>
 8011176:	4602      	mov	r2, r0
 8011178:	460b      	mov	r3, r1
 801117a:	4620      	mov	r0, r4
 801117c:	4629      	mov	r1, r5
 801117e:	f7ef f8a3 	bl	80002c8 <__aeabi_dsub>
 8011182:	4642      	mov	r2, r8
 8011184:	4606      	mov	r6, r0
 8011186:	460f      	mov	r7, r1
 8011188:	464b      	mov	r3, r9
 801118a:	4640      	mov	r0, r8
 801118c:	4649      	mov	r1, r9
 801118e:	f7ef fa53 	bl	8000638 <__aeabi_dmul>
 8011192:	a35d      	add	r3, pc, #372	; (adr r3, 8011308 <__ieee754_pow+0xa10>)
 8011194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011198:	4604      	mov	r4, r0
 801119a:	460d      	mov	r5, r1
 801119c:	f7ef fa4c 	bl	8000638 <__aeabi_dmul>
 80111a0:	a35b      	add	r3, pc, #364	; (adr r3, 8011310 <__ieee754_pow+0xa18>)
 80111a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111a6:	f7ef f88f 	bl	80002c8 <__aeabi_dsub>
 80111aa:	4622      	mov	r2, r4
 80111ac:	462b      	mov	r3, r5
 80111ae:	f7ef fa43 	bl	8000638 <__aeabi_dmul>
 80111b2:	a359      	add	r3, pc, #356	; (adr r3, 8011318 <__ieee754_pow+0xa20>)
 80111b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111b8:	f7ef f888 	bl	80002cc <__adddf3>
 80111bc:	4622      	mov	r2, r4
 80111be:	462b      	mov	r3, r5
 80111c0:	f7ef fa3a 	bl	8000638 <__aeabi_dmul>
 80111c4:	a356      	add	r3, pc, #344	; (adr r3, 8011320 <__ieee754_pow+0xa28>)
 80111c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ca:	f7ef f87d 	bl	80002c8 <__aeabi_dsub>
 80111ce:	4622      	mov	r2, r4
 80111d0:	462b      	mov	r3, r5
 80111d2:	f7ef fa31 	bl	8000638 <__aeabi_dmul>
 80111d6:	a354      	add	r3, pc, #336	; (adr r3, 8011328 <__ieee754_pow+0xa30>)
 80111d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111dc:	f7ef f876 	bl	80002cc <__adddf3>
 80111e0:	4622      	mov	r2, r4
 80111e2:	462b      	mov	r3, r5
 80111e4:	f7ef fa28 	bl	8000638 <__aeabi_dmul>
 80111e8:	4602      	mov	r2, r0
 80111ea:	460b      	mov	r3, r1
 80111ec:	4640      	mov	r0, r8
 80111ee:	4649      	mov	r1, r9
 80111f0:	f7ef f86a 	bl	80002c8 <__aeabi_dsub>
 80111f4:	4604      	mov	r4, r0
 80111f6:	460d      	mov	r5, r1
 80111f8:	4602      	mov	r2, r0
 80111fa:	460b      	mov	r3, r1
 80111fc:	4640      	mov	r0, r8
 80111fe:	4649      	mov	r1, r9
 8011200:	f7ef fa1a 	bl	8000638 <__aeabi_dmul>
 8011204:	2200      	movs	r2, #0
 8011206:	ec41 0b19 	vmov	d9, r0, r1
 801120a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801120e:	4620      	mov	r0, r4
 8011210:	4629      	mov	r1, r5
 8011212:	f7ef f859 	bl	80002c8 <__aeabi_dsub>
 8011216:	4602      	mov	r2, r0
 8011218:	460b      	mov	r3, r1
 801121a:	ec51 0b19 	vmov	r0, r1, d9
 801121e:	f7ef fb35 	bl	800088c <__aeabi_ddiv>
 8011222:	4632      	mov	r2, r6
 8011224:	4604      	mov	r4, r0
 8011226:	460d      	mov	r5, r1
 8011228:	463b      	mov	r3, r7
 801122a:	4640      	mov	r0, r8
 801122c:	4649      	mov	r1, r9
 801122e:	f7ef fa03 	bl	8000638 <__aeabi_dmul>
 8011232:	4632      	mov	r2, r6
 8011234:	463b      	mov	r3, r7
 8011236:	f7ef f849 	bl	80002cc <__adddf3>
 801123a:	4602      	mov	r2, r0
 801123c:	460b      	mov	r3, r1
 801123e:	4620      	mov	r0, r4
 8011240:	4629      	mov	r1, r5
 8011242:	f7ef f841 	bl	80002c8 <__aeabi_dsub>
 8011246:	4642      	mov	r2, r8
 8011248:	464b      	mov	r3, r9
 801124a:	f7ef f83d 	bl	80002c8 <__aeabi_dsub>
 801124e:	460b      	mov	r3, r1
 8011250:	4602      	mov	r2, r0
 8011252:	4939      	ldr	r1, [pc, #228]	; (8011338 <__ieee754_pow+0xa40>)
 8011254:	2000      	movs	r0, #0
 8011256:	f7ef f837 	bl	80002c8 <__aeabi_dsub>
 801125a:	ec41 0b10 	vmov	d0, r0, r1
 801125e:	ee10 3a90 	vmov	r3, s1
 8011262:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8011266:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801126a:	da2b      	bge.n	80112c4 <__ieee754_pow+0x9cc>
 801126c:	4650      	mov	r0, sl
 801126e:	f000 f877 	bl	8011360 <scalbn>
 8011272:	ec51 0b10 	vmov	r0, r1, d0
 8011276:	ec53 2b18 	vmov	r2, r3, d8
 801127a:	f7ff bbee 	b.w	8010a5a <__ieee754_pow+0x162>
 801127e:	4b2f      	ldr	r3, [pc, #188]	; (801133c <__ieee754_pow+0xa44>)
 8011280:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011284:	429e      	cmp	r6, r3
 8011286:	f77f af0d 	ble.w	80110a4 <__ieee754_pow+0x7ac>
 801128a:	4b2d      	ldr	r3, [pc, #180]	; (8011340 <__ieee754_pow+0xa48>)
 801128c:	440b      	add	r3, r1
 801128e:	4303      	orrs	r3, r0
 8011290:	d009      	beq.n	80112a6 <__ieee754_pow+0x9ae>
 8011292:	ec51 0b18 	vmov	r0, r1, d8
 8011296:	2200      	movs	r2, #0
 8011298:	2300      	movs	r3, #0
 801129a:	f7ef fc3f 	bl	8000b1c <__aeabi_dcmplt>
 801129e:	3800      	subs	r0, #0
 80112a0:	bf18      	it	ne
 80112a2:	2001      	movne	r0, #1
 80112a4:	e448      	b.n	8010b38 <__ieee754_pow+0x240>
 80112a6:	4622      	mov	r2, r4
 80112a8:	462b      	mov	r3, r5
 80112aa:	f7ef f80d 	bl	80002c8 <__aeabi_dsub>
 80112ae:	4642      	mov	r2, r8
 80112b0:	464b      	mov	r3, r9
 80112b2:	f7ef fc47 	bl	8000b44 <__aeabi_dcmpge>
 80112b6:	2800      	cmp	r0, #0
 80112b8:	f43f aef4 	beq.w	80110a4 <__ieee754_pow+0x7ac>
 80112bc:	e7e9      	b.n	8011292 <__ieee754_pow+0x99a>
 80112be:	f04f 0a00 	mov.w	sl, #0
 80112c2:	e71a      	b.n	80110fa <__ieee754_pow+0x802>
 80112c4:	ec51 0b10 	vmov	r0, r1, d0
 80112c8:	4619      	mov	r1, r3
 80112ca:	e7d4      	b.n	8011276 <__ieee754_pow+0x97e>
 80112cc:	491a      	ldr	r1, [pc, #104]	; (8011338 <__ieee754_pow+0xa40>)
 80112ce:	2000      	movs	r0, #0
 80112d0:	f7ff bb31 	b.w	8010936 <__ieee754_pow+0x3e>
 80112d4:	2000      	movs	r0, #0
 80112d6:	2100      	movs	r1, #0
 80112d8:	f7ff bb2d 	b.w	8010936 <__ieee754_pow+0x3e>
 80112dc:	4630      	mov	r0, r6
 80112de:	4639      	mov	r1, r7
 80112e0:	f7ff bb29 	b.w	8010936 <__ieee754_pow+0x3e>
 80112e4:	9204      	str	r2, [sp, #16]
 80112e6:	f7ff bb7b 	b.w	80109e0 <__ieee754_pow+0xe8>
 80112ea:	2300      	movs	r3, #0
 80112ec:	f7ff bb65 	b.w	80109ba <__ieee754_pow+0xc2>
 80112f0:	00000000 	.word	0x00000000
 80112f4:	3fe62e43 	.word	0x3fe62e43
 80112f8:	fefa39ef 	.word	0xfefa39ef
 80112fc:	3fe62e42 	.word	0x3fe62e42
 8011300:	0ca86c39 	.word	0x0ca86c39
 8011304:	be205c61 	.word	0xbe205c61
 8011308:	72bea4d0 	.word	0x72bea4d0
 801130c:	3e663769 	.word	0x3e663769
 8011310:	c5d26bf1 	.word	0xc5d26bf1
 8011314:	3ebbbd41 	.word	0x3ebbbd41
 8011318:	af25de2c 	.word	0xaf25de2c
 801131c:	3f11566a 	.word	0x3f11566a
 8011320:	16bebd93 	.word	0x16bebd93
 8011324:	3f66c16c 	.word	0x3f66c16c
 8011328:	5555553e 	.word	0x5555553e
 801132c:	3fc55555 	.word	0x3fc55555
 8011330:	3fe00000 	.word	0x3fe00000
 8011334:	fff00000 	.word	0xfff00000
 8011338:	3ff00000 	.word	0x3ff00000
 801133c:	4090cbff 	.word	0x4090cbff
 8011340:	3f6f3400 	.word	0x3f6f3400
 8011344:	652b82fe 	.word	0x652b82fe
 8011348:	3c971547 	.word	0x3c971547

0801134c <fabs>:
 801134c:	ec51 0b10 	vmov	r0, r1, d0
 8011350:	ee10 2a10 	vmov	r2, s0
 8011354:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011358:	ec43 2b10 	vmov	d0, r2, r3
 801135c:	4770      	bx	lr
	...

08011360 <scalbn>:
 8011360:	b570      	push	{r4, r5, r6, lr}
 8011362:	ec55 4b10 	vmov	r4, r5, d0
 8011366:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801136a:	4606      	mov	r6, r0
 801136c:	462b      	mov	r3, r5
 801136e:	b999      	cbnz	r1, 8011398 <scalbn+0x38>
 8011370:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011374:	4323      	orrs	r3, r4
 8011376:	d03f      	beq.n	80113f8 <scalbn+0x98>
 8011378:	4b35      	ldr	r3, [pc, #212]	; (8011450 <scalbn+0xf0>)
 801137a:	4629      	mov	r1, r5
 801137c:	ee10 0a10 	vmov	r0, s0
 8011380:	2200      	movs	r2, #0
 8011382:	f7ef f959 	bl	8000638 <__aeabi_dmul>
 8011386:	4b33      	ldr	r3, [pc, #204]	; (8011454 <scalbn+0xf4>)
 8011388:	429e      	cmp	r6, r3
 801138a:	4604      	mov	r4, r0
 801138c:	460d      	mov	r5, r1
 801138e:	da10      	bge.n	80113b2 <scalbn+0x52>
 8011390:	a327      	add	r3, pc, #156	; (adr r3, 8011430 <scalbn+0xd0>)
 8011392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011396:	e01f      	b.n	80113d8 <scalbn+0x78>
 8011398:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801139c:	4291      	cmp	r1, r2
 801139e:	d10c      	bne.n	80113ba <scalbn+0x5a>
 80113a0:	ee10 2a10 	vmov	r2, s0
 80113a4:	4620      	mov	r0, r4
 80113a6:	4629      	mov	r1, r5
 80113a8:	f7ee ff90 	bl	80002cc <__adddf3>
 80113ac:	4604      	mov	r4, r0
 80113ae:	460d      	mov	r5, r1
 80113b0:	e022      	b.n	80113f8 <scalbn+0x98>
 80113b2:	460b      	mov	r3, r1
 80113b4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80113b8:	3936      	subs	r1, #54	; 0x36
 80113ba:	f24c 3250 	movw	r2, #50000	; 0xc350
 80113be:	4296      	cmp	r6, r2
 80113c0:	dd0d      	ble.n	80113de <scalbn+0x7e>
 80113c2:	2d00      	cmp	r5, #0
 80113c4:	a11c      	add	r1, pc, #112	; (adr r1, 8011438 <scalbn+0xd8>)
 80113c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113ca:	da02      	bge.n	80113d2 <scalbn+0x72>
 80113cc:	a11c      	add	r1, pc, #112	; (adr r1, 8011440 <scalbn+0xe0>)
 80113ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113d2:	a319      	add	r3, pc, #100	; (adr r3, 8011438 <scalbn+0xd8>)
 80113d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113d8:	f7ef f92e 	bl	8000638 <__aeabi_dmul>
 80113dc:	e7e6      	b.n	80113ac <scalbn+0x4c>
 80113de:	1872      	adds	r2, r6, r1
 80113e0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80113e4:	428a      	cmp	r2, r1
 80113e6:	dcec      	bgt.n	80113c2 <scalbn+0x62>
 80113e8:	2a00      	cmp	r2, #0
 80113ea:	dd08      	ble.n	80113fe <scalbn+0x9e>
 80113ec:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80113f0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80113f4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80113f8:	ec45 4b10 	vmov	d0, r4, r5
 80113fc:	bd70      	pop	{r4, r5, r6, pc}
 80113fe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011402:	da08      	bge.n	8011416 <scalbn+0xb6>
 8011404:	2d00      	cmp	r5, #0
 8011406:	a10a      	add	r1, pc, #40	; (adr r1, 8011430 <scalbn+0xd0>)
 8011408:	e9d1 0100 	ldrd	r0, r1, [r1]
 801140c:	dac0      	bge.n	8011390 <scalbn+0x30>
 801140e:	a10e      	add	r1, pc, #56	; (adr r1, 8011448 <scalbn+0xe8>)
 8011410:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011414:	e7bc      	b.n	8011390 <scalbn+0x30>
 8011416:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801141a:	3236      	adds	r2, #54	; 0x36
 801141c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011420:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011424:	4620      	mov	r0, r4
 8011426:	4b0c      	ldr	r3, [pc, #48]	; (8011458 <scalbn+0xf8>)
 8011428:	2200      	movs	r2, #0
 801142a:	e7d5      	b.n	80113d8 <scalbn+0x78>
 801142c:	f3af 8000 	nop.w
 8011430:	c2f8f359 	.word	0xc2f8f359
 8011434:	01a56e1f 	.word	0x01a56e1f
 8011438:	8800759c 	.word	0x8800759c
 801143c:	7e37e43c 	.word	0x7e37e43c
 8011440:	8800759c 	.word	0x8800759c
 8011444:	fe37e43c 	.word	0xfe37e43c
 8011448:	c2f8f359 	.word	0xc2f8f359
 801144c:	81a56e1f 	.word	0x81a56e1f
 8011450:	43500000 	.word	0x43500000
 8011454:	ffff3cb0 	.word	0xffff3cb0
 8011458:	3c900000 	.word	0x3c900000

0801145c <with_errno>:
 801145c:	b570      	push	{r4, r5, r6, lr}
 801145e:	4604      	mov	r4, r0
 8011460:	460d      	mov	r5, r1
 8011462:	4616      	mov	r6, r2
 8011464:	f7fc ff20 	bl	800e2a8 <__errno>
 8011468:	4629      	mov	r1, r5
 801146a:	6006      	str	r6, [r0, #0]
 801146c:	4620      	mov	r0, r4
 801146e:	bd70      	pop	{r4, r5, r6, pc}

08011470 <xflow>:
 8011470:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011472:	4614      	mov	r4, r2
 8011474:	461d      	mov	r5, r3
 8011476:	b108      	cbz	r0, 801147c <xflow+0xc>
 8011478:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801147c:	e9cd 2300 	strd	r2, r3, [sp]
 8011480:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011484:	4620      	mov	r0, r4
 8011486:	4629      	mov	r1, r5
 8011488:	f7ef f8d6 	bl	8000638 <__aeabi_dmul>
 801148c:	2222      	movs	r2, #34	; 0x22
 801148e:	b003      	add	sp, #12
 8011490:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011494:	f7ff bfe2 	b.w	801145c <with_errno>

08011498 <__math_uflow>:
 8011498:	b508      	push	{r3, lr}
 801149a:	2200      	movs	r2, #0
 801149c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80114a0:	f7ff ffe6 	bl	8011470 <xflow>
 80114a4:	ec41 0b10 	vmov	d0, r0, r1
 80114a8:	bd08      	pop	{r3, pc}

080114aa <__math_oflow>:
 80114aa:	b508      	push	{r3, lr}
 80114ac:	2200      	movs	r2, #0
 80114ae:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80114b2:	f7ff ffdd 	bl	8011470 <xflow>
 80114b6:	ec41 0b10 	vmov	d0, r0, r1
 80114ba:	bd08      	pop	{r3, pc}

080114bc <__ieee754_sqrt>:
 80114bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114c0:	ec55 4b10 	vmov	r4, r5, d0
 80114c4:	4e67      	ldr	r6, [pc, #412]	; (8011664 <__ieee754_sqrt+0x1a8>)
 80114c6:	43ae      	bics	r6, r5
 80114c8:	ee10 0a10 	vmov	r0, s0
 80114cc:	ee10 2a10 	vmov	r2, s0
 80114d0:	4629      	mov	r1, r5
 80114d2:	462b      	mov	r3, r5
 80114d4:	d10d      	bne.n	80114f2 <__ieee754_sqrt+0x36>
 80114d6:	f7ef f8af 	bl	8000638 <__aeabi_dmul>
 80114da:	4602      	mov	r2, r0
 80114dc:	460b      	mov	r3, r1
 80114de:	4620      	mov	r0, r4
 80114e0:	4629      	mov	r1, r5
 80114e2:	f7ee fef3 	bl	80002cc <__adddf3>
 80114e6:	4604      	mov	r4, r0
 80114e8:	460d      	mov	r5, r1
 80114ea:	ec45 4b10 	vmov	d0, r4, r5
 80114ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114f2:	2d00      	cmp	r5, #0
 80114f4:	dc0b      	bgt.n	801150e <__ieee754_sqrt+0x52>
 80114f6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80114fa:	4326      	orrs	r6, r4
 80114fc:	d0f5      	beq.n	80114ea <__ieee754_sqrt+0x2e>
 80114fe:	b135      	cbz	r5, 801150e <__ieee754_sqrt+0x52>
 8011500:	f7ee fee2 	bl	80002c8 <__aeabi_dsub>
 8011504:	4602      	mov	r2, r0
 8011506:	460b      	mov	r3, r1
 8011508:	f7ef f9c0 	bl	800088c <__aeabi_ddiv>
 801150c:	e7eb      	b.n	80114e6 <__ieee754_sqrt+0x2a>
 801150e:	1509      	asrs	r1, r1, #20
 8011510:	f000 808d 	beq.w	801162e <__ieee754_sqrt+0x172>
 8011514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011518:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 801151c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011520:	07c9      	lsls	r1, r1, #31
 8011522:	bf5c      	itt	pl
 8011524:	005b      	lslpl	r3, r3, #1
 8011526:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 801152a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801152e:	bf58      	it	pl
 8011530:	0052      	lslpl	r2, r2, #1
 8011532:	2500      	movs	r5, #0
 8011534:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011538:	1076      	asrs	r6, r6, #1
 801153a:	0052      	lsls	r2, r2, #1
 801153c:	f04f 0e16 	mov.w	lr, #22
 8011540:	46ac      	mov	ip, r5
 8011542:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011546:	eb0c 0001 	add.w	r0, ip, r1
 801154a:	4298      	cmp	r0, r3
 801154c:	bfde      	ittt	le
 801154e:	1a1b      	suble	r3, r3, r0
 8011550:	eb00 0c01 	addle.w	ip, r0, r1
 8011554:	186d      	addle	r5, r5, r1
 8011556:	005b      	lsls	r3, r3, #1
 8011558:	f1be 0e01 	subs.w	lr, lr, #1
 801155c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8011560:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011564:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8011568:	d1ed      	bne.n	8011546 <__ieee754_sqrt+0x8a>
 801156a:	4674      	mov	r4, lr
 801156c:	2720      	movs	r7, #32
 801156e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8011572:	4563      	cmp	r3, ip
 8011574:	eb01 000e 	add.w	r0, r1, lr
 8011578:	dc02      	bgt.n	8011580 <__ieee754_sqrt+0xc4>
 801157a:	d113      	bne.n	80115a4 <__ieee754_sqrt+0xe8>
 801157c:	4290      	cmp	r0, r2
 801157e:	d811      	bhi.n	80115a4 <__ieee754_sqrt+0xe8>
 8011580:	2800      	cmp	r0, #0
 8011582:	eb00 0e01 	add.w	lr, r0, r1
 8011586:	da57      	bge.n	8011638 <__ieee754_sqrt+0x17c>
 8011588:	f1be 0f00 	cmp.w	lr, #0
 801158c:	db54      	blt.n	8011638 <__ieee754_sqrt+0x17c>
 801158e:	f10c 0801 	add.w	r8, ip, #1
 8011592:	eba3 030c 	sub.w	r3, r3, ip
 8011596:	4290      	cmp	r0, r2
 8011598:	bf88      	it	hi
 801159a:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 801159e:	1a12      	subs	r2, r2, r0
 80115a0:	440c      	add	r4, r1
 80115a2:	46c4      	mov	ip, r8
 80115a4:	005b      	lsls	r3, r3, #1
 80115a6:	3f01      	subs	r7, #1
 80115a8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80115ac:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80115b0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80115b4:	d1dd      	bne.n	8011572 <__ieee754_sqrt+0xb6>
 80115b6:	4313      	orrs	r3, r2
 80115b8:	d01b      	beq.n	80115f2 <__ieee754_sqrt+0x136>
 80115ba:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8011668 <__ieee754_sqrt+0x1ac>
 80115be:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 801166c <__ieee754_sqrt+0x1b0>
 80115c2:	e9da 0100 	ldrd	r0, r1, [sl]
 80115c6:	e9db 2300 	ldrd	r2, r3, [fp]
 80115ca:	f7ee fe7d 	bl	80002c8 <__aeabi_dsub>
 80115ce:	e9da 8900 	ldrd	r8, r9, [sl]
 80115d2:	4602      	mov	r2, r0
 80115d4:	460b      	mov	r3, r1
 80115d6:	4640      	mov	r0, r8
 80115d8:	4649      	mov	r1, r9
 80115da:	f7ef faa9 	bl	8000b30 <__aeabi_dcmple>
 80115de:	b140      	cbz	r0, 80115f2 <__ieee754_sqrt+0x136>
 80115e0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80115e4:	e9da 0100 	ldrd	r0, r1, [sl]
 80115e8:	e9db 2300 	ldrd	r2, r3, [fp]
 80115ec:	d126      	bne.n	801163c <__ieee754_sqrt+0x180>
 80115ee:	3501      	adds	r5, #1
 80115f0:	463c      	mov	r4, r7
 80115f2:	106a      	asrs	r2, r5, #1
 80115f4:	0863      	lsrs	r3, r4, #1
 80115f6:	07e9      	lsls	r1, r5, #31
 80115f8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80115fc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011600:	bf48      	it	mi
 8011602:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011606:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 801160a:	461c      	mov	r4, r3
 801160c:	e76d      	b.n	80114ea <__ieee754_sqrt+0x2e>
 801160e:	0ad3      	lsrs	r3, r2, #11
 8011610:	3815      	subs	r0, #21
 8011612:	0552      	lsls	r2, r2, #21
 8011614:	2b00      	cmp	r3, #0
 8011616:	d0fa      	beq.n	801160e <__ieee754_sqrt+0x152>
 8011618:	02dc      	lsls	r4, r3, #11
 801161a:	d50a      	bpl.n	8011632 <__ieee754_sqrt+0x176>
 801161c:	f1c1 0420 	rsb	r4, r1, #32
 8011620:	fa22 f404 	lsr.w	r4, r2, r4
 8011624:	1e4d      	subs	r5, r1, #1
 8011626:	408a      	lsls	r2, r1
 8011628:	4323      	orrs	r3, r4
 801162a:	1b41      	subs	r1, r0, r5
 801162c:	e772      	b.n	8011514 <__ieee754_sqrt+0x58>
 801162e:	4608      	mov	r0, r1
 8011630:	e7f0      	b.n	8011614 <__ieee754_sqrt+0x158>
 8011632:	005b      	lsls	r3, r3, #1
 8011634:	3101      	adds	r1, #1
 8011636:	e7ef      	b.n	8011618 <__ieee754_sqrt+0x15c>
 8011638:	46e0      	mov	r8, ip
 801163a:	e7aa      	b.n	8011592 <__ieee754_sqrt+0xd6>
 801163c:	f7ee fe46 	bl	80002cc <__adddf3>
 8011640:	e9da 8900 	ldrd	r8, r9, [sl]
 8011644:	4602      	mov	r2, r0
 8011646:	460b      	mov	r3, r1
 8011648:	4640      	mov	r0, r8
 801164a:	4649      	mov	r1, r9
 801164c:	f7ef fa66 	bl	8000b1c <__aeabi_dcmplt>
 8011650:	b120      	cbz	r0, 801165c <__ieee754_sqrt+0x1a0>
 8011652:	1ca0      	adds	r0, r4, #2
 8011654:	bf08      	it	eq
 8011656:	3501      	addeq	r5, #1
 8011658:	3402      	adds	r4, #2
 801165a:	e7ca      	b.n	80115f2 <__ieee754_sqrt+0x136>
 801165c:	3401      	adds	r4, #1
 801165e:	f024 0401 	bic.w	r4, r4, #1
 8011662:	e7c6      	b.n	80115f2 <__ieee754_sqrt+0x136>
 8011664:	7ff00000 	.word	0x7ff00000
 8011668:	200001f8 	.word	0x200001f8
 801166c:	20000200 	.word	0x20000200

08011670 <_init>:
 8011670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011672:	bf00      	nop
 8011674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011676:	bc08      	pop	{r3}
 8011678:	469e      	mov	lr, r3
 801167a:	4770      	bx	lr

0801167c <_fini>:
 801167c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801167e:	bf00      	nop
 8011680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011682:	bc08      	pop	{r3}
 8011684:	469e      	mov	lr, r3
 8011686:	4770      	bx	lr
