

================================================================
== Vitis HLS Report for 'pyr_dense_optical_flow_accel'
================================================================
* Date:           Thu Mar 25 14:59:45 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.522 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline |
    |   min   |   max   |    min    |    max    |  min |   max   |   Type   |
    +---------+---------+-----------+-----------+------+---------+----------+
    |     2071|  2165438| 13.807 us | 14.437 ms |  2064|  2165431| dataflow |
    +---------+---------+-----------+-----------+------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |grp_densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_s_fu_372  |densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_s  |     2063|  2165430| 13.754 us | 14.437 ms |  2063|  2165430|   none  |
        |grp_Array2xfMat_32_3_1080_1920_1_s_fu_388                           |Array2xfMat_32_3_1080_1920_1_s                           |       79|  2073678|  0.527 us | 13.825 ms |    79|  2073678|   none  |
        |grp_Array2xfMat_32_0_1080_1920_1_25_fu_398                          |Array2xfMat_32_0_1080_1920_1_25                          |       79|  2073678|  0.527 us | 13.825 ms |    79|  2073678|   none  |
        |grp_Array2xfMat_32_0_1080_1920_1_s_fu_410                           |Array2xfMat_32_0_1080_1920_1_s                           |       79|  2073678|  0.527 us | 13.825 ms |    79|  2073678|   none  |
        |grp_xfMat2Array_32_3_1080_1920_1_s_fu_420                           |xfMat2Array_32_3_1080_1920_1_s                           |        8|  2073676| 53.336 ns | 13.825 ms |     8|  2073676|   none  |
        |call_ret_Block_split2_proc66_fu_430                                 |Block_split2_proc66                                      |        0|        0|    0 ns   |    0 ns   |     0|        0|   none  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%flow_iter_cols_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %flow_iter_cols"   --->   Operation 8 'read' 'flow_iter_cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%flow_iter_rows_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %flow_iter_rows"   --->   Operation 9 'read' 'flow_iter_rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%flow_cols_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %flow_cols"   --->   Operation 10 'read' 'flow_cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%flow_rows_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %flow_rows"   --->   Operation 11 'read' 'flow_rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%next_img_cols_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %next_img_cols"   --->   Operation 12 'read' 'next_img_cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%next_img_rows_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %next_img_rows"   --->   Operation 13 'read' 'next_img_rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%cur_img_cols_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %cur_img_cols"   --->   Operation 14 'read' 'cur_img_cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%cur_img_rows_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %cur_img_rows"   --->   Operation 15 'read' 'cur_img_rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%init_flag_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %init_flag"   --->   Operation 16 'read' 'init_flag_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%scale_in_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %scale_in"   --->   Operation 17 'read' 'scale_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%scale_up_flag_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %scale_up_flag"   --->   Operation 18 'read' 'scale_up_flag_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%level_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %level"   --->   Operation 19 'read' 'level_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%p_streamFlowout_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %p_streamFlowout"   --->   Operation 20 'read' 'p_streamFlowout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%p_streamFlowin_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %p_streamFlowin"   --->   Operation 21 'read' 'p_streamFlowin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%p_next_image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %p_next_image"   --->   Operation 22 'read' 'p_next_image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%p_current_img_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %p_current_img"   --->   Operation 23 'read' 'p_current_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_img_mat_cols_c18 = alloca i64"   --->   Operation 24 'alloca' 'current_img_mat_cols_c18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_img_mat_rows_c17 = alloca i64"   --->   Operation 25 'alloca' 'current_img_mat_rows_c17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%init_flag_c = alloca i64"   --->   Operation 26 'alloca' 'init_flag_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_in_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:26]   --->   Operation 27 'alloca' 'scale_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_up_flag_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:25]   --->   Operation 28 'alloca' 'scale_up_flag_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%level_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:24]   --->   Operation 29 'alloca' 'level_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_streamFlowout_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:23]   --->   Operation 30 'alloca' 'p_streamFlowout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_streamFlowin_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:22]   --->   Operation 31 'alloca' 'p_streamFlowin_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_next_image_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:21]   --->   Operation 32 'alloca' 'p_next_image_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_current_img_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:20]   --->   Operation 33 'alloca' 'p_current_img_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%streamFlowout_mat_cols_c = alloca i64"   --->   Operation 34 'alloca' 'streamFlowout_mat_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%streamFlowout_mat_rows_c = alloca i64"   --->   Operation 35 'alloca' 'streamFlowout_mat_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%streamFlowin_mat_cols_c16 = alloca i64"   --->   Operation 36 'alloca' 'streamFlowin_mat_cols_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%streamFlowin_mat_cols_c = alloca i64"   --->   Operation 37 'alloca' 'streamFlowin_mat_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%streamFlowin_mat_rows_c15 = alloca i64"   --->   Operation 38 'alloca' 'streamFlowin_mat_rows_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%streamFlowin_mat_rows_c = alloca i64"   --->   Operation 39 'alloca' 'streamFlowin_mat_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%current_img_mat_cols_c = alloca i64"   --->   Operation 40 'alloca' 'current_img_mat_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%current_img_mat_rows_c = alloca i64"   --->   Operation 41 'alloca' 'current_img_mat_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%current_img_mat_data = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:63]   --->   Operation 42 'alloca' 'current_img_mat_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%next_img_mat_data = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:70]   --->   Operation 43 'alloca' 'next_img_mat_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%streamFlowin_mat_data = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:77]   --->   Operation 44 'alloca' 'streamFlowin_mat_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1920> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%streamFlowout_mat_data = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:84]   --->   Operation 45 'alloca' 'streamFlowout_mat_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1920> <FIFO>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%call_ret = call i64 @Block_.split2_proc66, i32 %cur_img_rows_read, i32 %cur_img_cols_read, i32 %next_img_rows_read, i32 %next_img_cols_read, i32 %flow_rows_read, i32 %flow_cols_read, i32 %flow_iter_rows_read, i32 %flow_iter_cols_read, i64 %p_current_img_read, i64 %p_next_image_read, i64 %p_streamFlowin_read, i64 %p_streamFlowout_read, i32 %level_read, i32 %scale_up_flag_read, i32 %scale_in_read, i32 %init_flag_read, i32 %current_img_mat_rows_c, i32 %current_img_mat_cols_c, i32 %streamFlowin_mat_rows_c, i32 %streamFlowin_mat_rows_c15, i32 %streamFlowin_mat_cols_c, i32 %streamFlowin_mat_cols_c16, i32 %streamFlowout_mat_rows_c, i32 %streamFlowout_mat_cols_c, i64 %p_current_img_c, i64 %p_next_image_c, i64 %p_streamFlowin_c, i64 %p_streamFlowout_c, i32 %level_c, i32 %scale_up_flag_c, i32 %scale_in_c, i32 %init_flag_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:20]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%next_img_mat_rows_channel = extractvalue i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:20]   --->   Operation 47 'extractvalue' 'next_img_mat_rows_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%next_img_mat_cols_channel = extractvalue i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:20]   --->   Operation 48 'extractvalue' 'next_img_mat_cols_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln94 = call void @Array2xfMat<32, 0, 1080, 1920, 1>25, i32 %gmem1, i8 %current_img_mat_data, i64 %p_current_img_c, i32 %current_img_mat_rows_c, i32 %current_img_mat_cols_c, i32 %current_img_mat_rows_c17, i32 %current_img_mat_cols_c18, i64 %call_ret, i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:94]   --->   Operation 49 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln95 = call void @Array2xfMat<32, 0, 1080, 1920, 1>, i32 %gmem2, i8 %next_img_mat_data, i64 %p_next_image_c, i32 %next_img_mat_rows_channel, i32 %next_img_mat_cols_channel, i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:95]   --->   Operation 50 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln96 = call void @Array2xfMat<32, 3, 1080, 1920, 1>, i32 %gmem3, i32 %streamFlowin_mat_data, i64 %p_streamFlowin_c, i32 %streamFlowin_mat_rows_c, i32 %streamFlowin_mat_cols_c, i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:96]   --->   Operation 51 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln94 = call void @Array2xfMat<32, 0, 1080, 1920, 1>25, i32 %gmem1, i8 %current_img_mat_data, i64 %p_current_img_c, i32 %current_img_mat_rows_c, i32 %current_img_mat_cols_c, i32 %current_img_mat_rows_c17, i32 %current_img_mat_cols_c18, i64 %call_ret, i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:94]   --->   Operation 52 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln95 = call void @Array2xfMat<32, 0, 1080, 1920, 1>, i32 %gmem2, i8 %next_img_mat_data, i64 %p_next_image_c, i32 %next_img_mat_rows_channel, i32 %next_img_mat_cols_channel, i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:95]   --->   Operation 53 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln96 = call void @Array2xfMat<32, 3, 1080, 1920, 1>, i32 %gmem3, i32 %streamFlowin_mat_data, i64 %p_streamFlowin_c, i32 %streamFlowin_mat_rows_c, i32 %streamFlowin_mat_cols_c, i64 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:96]   --->   Operation 54 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln98 = call void @densePyrOpticalFlow<5, 50, 11, 16, 10, 0, 1080, 1920, 1, false>, i8 %current_img_mat_data, i8 %next_img_mat_data, i32 %streamFlowin_mat_data, i32 %streamFlowout_mat_data, i32 %current_img_mat_rows_c17, i32 %current_img_mat_cols_c18, i32 %streamFlowin_mat_rows_c15, i32 %streamFlowin_mat_cols_c16, i32 %level_c, i32 %scale_up_flag_c, i32 %scale_in_c, i32 %init_flag_c, void %call_ln96, void %call_ln95, void %call_ln94, void %call_ln94" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:98]   --->   Operation 55 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln98 = call void @densePyrOpticalFlow<5, 50, 11, 16, 10, 0, 1080, 1920, 1, false>, i8 %current_img_mat_data, i8 %next_img_mat_data, i32 %streamFlowin_mat_data, i32 %streamFlowout_mat_data, i32 %current_img_mat_rows_c17, i32 %current_img_mat_cols_c18, i32 %streamFlowin_mat_rows_c15, i32 %streamFlowin_mat_cols_c16, i32 %level_c, i32 %scale_up_flag_c, i32 %scale_in_c, i32 %init_flag_c, void %call_ln96, void %call_ln95, void %call_ln94, void %call_ln94" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:98]   --->   Operation 56 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln102 = call void @xfMat2Array<32, 3, 1080, 1920, 1>, i32 %streamFlowout_mat_data, i32 %gmem4, i32 %streamFlowout_mat_rows_c, i32 %streamFlowout_mat_cols_c, i64 %p_streamFlowout_c, void %call_ln98, void %call_ln98" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:102]   --->   Operation 57 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_25"   --->   Operation 58 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31"   --->   Operation 59 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_21, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_21, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_21, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_21, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem4"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_current_img, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_22, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_current_img, void @empty_24, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_next_image, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_50, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_next_image, void @empty_24, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_streamFlowin, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_37, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_streamFlowin, void @empty_24, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_streamFlowout, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_38, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_streamFlowout, void @empty_24, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_10"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %level"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %level, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_39, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %level, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale_up_flag"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_up_flag, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_41, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_up_flag, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale_in"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_in, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_17, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_in, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_flag"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_flag, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_33, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_flag, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cur_img_rows"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cur_img_rows, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_19, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cur_img_rows, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cur_img_cols"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cur_img_cols, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_44, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cur_img_cols, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %next_img_rows"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %next_img_rows, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_26, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %next_img_rows, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %next_img_cols"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %next_img_cols, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_27, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %next_img_cols, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flow_rows"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_rows, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_28, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_rows, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flow_cols"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_cols, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_29, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_cols, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flow_iter_rows"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_iter_rows, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_30, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_iter_rows, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flow_iter_cols"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_iter_cols, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_42, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flow_iter_cols, void @empty_40, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_48, i32, i32, void @empty_25, i32, i32, void @empty_34, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @current_img_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %current_img_mat_data, i8 %current_img_mat_data"   --->   Operation 114 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %current_img_mat_data, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @next_img_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i8 %next_img_mat_data, i8 %next_img_mat_data"   --->   Operation 116 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %next_img_mat_data, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowin_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowin_mat_data, i32 %streamFlowin_mat_data"   --->   Operation 118 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_data, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowout_mat_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowout_mat_data, i32 %streamFlowout_mat_data"   --->   Operation 120 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowout_mat_data, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @current_img_mat_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %current_img_mat_rows_c, i32 %current_img_mat_rows_c"   --->   Operation 122 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %current_img_mat_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @current_img_mat_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %current_img_mat_cols_c, i32 %current_img_mat_cols_c"   --->   Operation 124 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %current_img_mat_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowin_mat_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowin_mat_rows_c, i32 %streamFlowin_mat_rows_c"   --->   Operation 126 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowin_mat_OC_rows_c15_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowin_mat_rows_c15, i32 %streamFlowin_mat_rows_c15"   --->   Operation 128 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_rows_c15, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowin_mat_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowin_mat_cols_c, i32 %streamFlowin_mat_cols_c"   --->   Operation 130 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowin_mat_OC_cols_c16_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowin_mat_cols_c16, i32 %streamFlowin_mat_cols_c16"   --->   Operation 132 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_cols_c16, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowout_mat_OC_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowout_mat_rows_c, i32 %streamFlowout_mat_rows_c"   --->   Operation 134 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowout_mat_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @streamFlowout_mat_OC_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %streamFlowout_mat_cols_c, i32 %streamFlowout_mat_cols_c"   --->   Operation 136 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowout_mat_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @p_current_img_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %p_current_img_c, i64 %p_current_img_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:20]   --->   Operation 138 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln20 = specinterface void @_ssdm_op_SpecInterface, i64 %p_current_img_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:20]   --->   Operation 139 'specinterface' 'specinterface_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @p_next_image_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %p_next_image_c, i64 %p_next_image_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:21]   --->   Operation 140 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i64 %p_next_image_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:21]   --->   Operation 141 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @p_streamFlowin_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %p_streamFlowin_c, i64 %p_streamFlowin_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:22]   --->   Operation 142 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i64 %p_streamFlowin_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:22]   --->   Operation 143 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @p_streamFlowout_c_str, i32, void @p_str, void @p_str, i32, i32, i64 %p_streamFlowout_c, i64 %p_streamFlowout_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:23]   --->   Operation 144 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i64 %p_streamFlowout_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:23]   --->   Operation 145 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @level_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %level_c, i32 %level_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:24]   --->   Operation 146 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln24 = specinterface void @_ssdm_op_SpecInterface, i32 %level_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:24]   --->   Operation 147 'specinterface' 'specinterface_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @scale_up_flag_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %scale_up_flag_c, i32 %scale_up_flag_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:25]   --->   Operation 148 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln25 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_up_flag_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:25]   --->   Operation 149 'specinterface' 'specinterface_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @scale_in_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %scale_in_c, i32 %scale_in_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:26]   --->   Operation 150 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln26 = specinterface void @_ssdm_op_SpecInterface, i32 %scale_in_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:26]   --->   Operation 151 'specinterface' 'specinterface_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @init_flag_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %init_flag_c, i32 %init_flag_c"   --->   Operation 152 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln304 = specinterface void @_ssdm_op_SpecInterface, i32 %init_flag_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 153 'specinterface' 'specinterface_ln304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @current_img_mat_OC_rows_c17_str, i32, void @p_str, void @p_str, i32, i32, i32 %current_img_mat_rows_c17, i32 %current_img_mat_rows_c17"   --->   Operation 154 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %current_img_mat_rows_c17, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @current_img_mat_OC_cols_c18_str, i32, void @p_str, void @p_str, i32, i32, i32 %current_img_mat_cols_c18, i32 %current_img_mat_cols_c18"   --->   Operation 156 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %current_img_mat_cols_c18, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln102 = call void @xfMat2Array<32, 3, 1080, 1920, 1>, i32 %streamFlowout_mat_data, i32 %gmem4, i32 %streamFlowout_mat_rows_c, i32 %streamFlowout_mat_cols_c, i64 %p_streamFlowout_c, void %call_ln98, void %call_ln98" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:102]   --->   Operation 158 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/src/xf_pyr_dense_optical_flow_accel.cpp:103]   --->   Operation 159 'ret' 'ret_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_current_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_next_image]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_streamFlowin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_streamFlowout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ level]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_up_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cur_img_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cur_img_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_img_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ next_img_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flow_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flow_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flow_iter_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flow_iter_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
flow_iter_cols_read       (read                ) [ 00000000]
flow_iter_rows_read       (read                ) [ 00000000]
flow_cols_read            (read                ) [ 00000000]
flow_rows_read            (read                ) [ 00000000]
next_img_cols_read        (read                ) [ 00000000]
next_img_rows_read        (read                ) [ 00000000]
cur_img_cols_read         (read                ) [ 00000000]
cur_img_rows_read         (read                ) [ 00000000]
init_flag_read            (read                ) [ 00000000]
scale_in_read             (read                ) [ 00000000]
scale_up_flag_read        (read                ) [ 00000000]
level_read                (read                ) [ 00000000]
p_streamFlowout_read      (read                ) [ 00000000]
p_streamFlowin_read       (read                ) [ 00000000]
p_next_image_read         (read                ) [ 00000000]
p_current_img_read        (read                ) [ 00000000]
current_img_mat_cols_c18  (alloca              ) [ 00111111]
current_img_mat_rows_c17  (alloca              ) [ 00111111]
init_flag_c               (alloca              ) [ 01111111]
scale_in_c                (alloca              ) [ 01111111]
scale_up_flag_c           (alloca              ) [ 01111111]
level_c                   (alloca              ) [ 01111111]
p_streamFlowout_c         (alloca              ) [ 01111111]
p_streamFlowin_c          (alloca              ) [ 01111111]
p_next_image_c            (alloca              ) [ 01111111]
p_current_img_c           (alloca              ) [ 01111111]
streamFlowout_mat_cols_c  (alloca              ) [ 01111111]
streamFlowout_mat_rows_c  (alloca              ) [ 01111111]
streamFlowin_mat_cols_c16 (alloca              ) [ 01111111]
streamFlowin_mat_cols_c   (alloca              ) [ 01111111]
streamFlowin_mat_rows_c15 (alloca              ) [ 01111111]
streamFlowin_mat_rows_c   (alloca              ) [ 01111111]
current_img_mat_cols_c    (alloca              ) [ 01111111]
current_img_mat_rows_c    (alloca              ) [ 01111111]
current_img_mat_data      (alloca              ) [ 00111111]
next_img_mat_data         (alloca              ) [ 00111111]
streamFlowin_mat_data     (alloca              ) [ 00111111]
streamFlowout_mat_data    (alloca              ) [ 00111111]
call_ret                  (call                ) [ 00000000]
next_img_mat_rows_channel (extractvalue        ) [ 00110000]
next_img_mat_cols_channel (extractvalue        ) [ 00110000]
call_ln94                 (call                ) [ 00000000]
call_ln95                 (call                ) [ 00000000]
call_ln96                 (call                ) [ 00000000]
call_ln98                 (call                ) [ 00000000]
specdataflowpipeline_ln0  (specdataflowpipeline) [ 00000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_159                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_160                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_161                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_162                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_163                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_164                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_165                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_166                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_167                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_168                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_169                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_170                 (specchannel         ) [ 00000000]
specinterface_ln20        (specinterface       ) [ 00000000]
empty_171                 (specchannel         ) [ 00000000]
specinterface_ln21        (specinterface       ) [ 00000000]
empty_172                 (specchannel         ) [ 00000000]
specinterface_ln22        (specinterface       ) [ 00000000]
empty_173                 (specchannel         ) [ 00000000]
specinterface_ln23        (specinterface       ) [ 00000000]
empty_174                 (specchannel         ) [ 00000000]
specinterface_ln24        (specinterface       ) [ 00000000]
empty_175                 (specchannel         ) [ 00000000]
specinterface_ln25        (specinterface       ) [ 00000000]
empty_176                 (specchannel         ) [ 00000000]
specinterface_ln26        (specinterface       ) [ 00000000]
empty_177                 (specchannel         ) [ 00000000]
specinterface_ln304       (specinterface       ) [ 00000000]
empty_178                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_179                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln102                (call                ) [ 00000000]
ret_ln103                 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_current_img">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_current_img"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_next_image">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_next_image"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_streamFlowin">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_streamFlowin"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_streamFlowout">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_streamFlowout"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="level">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="level"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="scale_up_flag">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_up_flag"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="scale_in">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_in"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="init_flag">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_flag"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cur_img_rows">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_img_rows"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cur_img_cols">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_img_cols"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="next_img_rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_img_rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="next_img_cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_img_cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="flow_rows">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flow_rows"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="flow_cols">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flow_cols"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="flow_iter_rows">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flow_iter_rows"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="flow_iter_cols">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flow_iter_cols"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.float"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split2_proc66"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<32, 0, 1080, 1920, 1>25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<32, 0, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Array2xfMat<32, 3, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="densePyrOpticalFlow<5, 50, 11, 16, 10, 0, 1080, 1920, 1, false>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2Array<32, 3, 1080, 1920, 1>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_img_mat_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowin_mat_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowout_mat_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowin_mat_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowin_mat_OC_rows_c15_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowin_mat_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowin_mat_OC_cols_c16_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowout_mat_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowout_mat_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_current_img_c_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_next_image_c_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_streamFlowin_c_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_streamFlowout_c_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="level_c_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_up_flag_c_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_in_c_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_flag_c_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_OC_rows_c17_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_OC_cols_c18_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="current_img_mat_cols_c18_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_img_mat_cols_c18/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="current_img_mat_rows_c17_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_img_mat_rows_c17/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="init_flag_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_flag_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="scale_in_c_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_in_c/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="scale_up_flag_c_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_up_flag_c/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="level_c_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="level_c/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_streamFlowout_c_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_streamFlowout_c/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_streamFlowin_c_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_streamFlowin_c/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_next_image_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_next_image_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_current_img_c_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_current_img_c/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="streamFlowout_mat_cols_c_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowout_mat_cols_c/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="streamFlowout_mat_rows_c_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowout_mat_rows_c/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="streamFlowin_mat_cols_c16_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowin_mat_cols_c16/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="streamFlowin_mat_cols_c_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowin_mat_cols_c/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="streamFlowin_mat_rows_c15_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowin_mat_rows_c15/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="streamFlowin_mat_rows_c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowin_mat_rows_c/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="current_img_mat_cols_c_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_img_mat_cols_c/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="current_img_mat_rows_c_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_img_mat_rows_c/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="current_img_mat_data_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_img_mat_data/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="next_img_mat_data_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_img_mat_data/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="streamFlowin_mat_data_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowin_mat_data/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="streamFlowout_mat_data_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamFlowout_mat_data/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="flow_iter_cols_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flow_iter_cols_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="flow_iter_rows_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flow_iter_rows_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="flow_cols_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flow_cols_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="flow_rows_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flow_rows_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="next_img_cols_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_img_cols_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="next_img_rows_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="next_img_rows_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="cur_img_cols_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cur_img_cols_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cur_img_rows_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cur_img_rows_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="init_flag_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_flag_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="scale_in_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_in_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="scale_up_flag_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_up_flag_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="level_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="level_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_streamFlowout_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_streamFlowout_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_streamFlowin_read_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_streamFlowin_read/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_next_image_read_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_next_image_read/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_current_img_read_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_current_img_read/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="3"/>
<pin id="375" dir="0" index="2" bw="8" slack="3"/>
<pin id="376" dir="0" index="3" bw="32" slack="3"/>
<pin id="377" dir="0" index="4" bw="32" slack="3"/>
<pin id="378" dir="0" index="5" bw="32" slack="3"/>
<pin id="379" dir="0" index="6" bw="32" slack="3"/>
<pin id="380" dir="0" index="7" bw="32" slack="3"/>
<pin id="381" dir="0" index="8" bw="32" slack="3"/>
<pin id="382" dir="0" index="9" bw="32" slack="3"/>
<pin id="383" dir="0" index="10" bw="32" slack="3"/>
<pin id="384" dir="0" index="11" bw="32" slack="3"/>
<pin id="385" dir="0" index="12" bw="32" slack="3"/>
<pin id="386" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_Array2xfMat_32_3_1080_1920_1_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="0" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="1"/>
<pin id="392" dir="0" index="3" bw="64" slack="1"/>
<pin id="393" dir="0" index="4" bw="32" slack="1"/>
<pin id="394" dir="0" index="5" bw="32" slack="1"/>
<pin id="395" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_Array2xfMat_32_0_1080_1920_1_25_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="1"/>
<pin id="402" dir="0" index="3" bw="64" slack="1"/>
<pin id="403" dir="0" index="4" bw="32" slack="1"/>
<pin id="404" dir="0" index="5" bw="32" slack="1"/>
<pin id="405" dir="0" index="6" bw="32" slack="1"/>
<pin id="406" dir="0" index="7" bw="32" slack="1"/>
<pin id="407" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_Array2xfMat_32_0_1080_1920_1_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="0" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="1"/>
<pin id="414" dir="0" index="3" bw="64" slack="1"/>
<pin id="415" dir="0" index="4" bw="32" slack="1"/>
<pin id="416" dir="0" index="5" bw="32" slack="1"/>
<pin id="417" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_xfMat2Array_32_3_1080_1920_1_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="5"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="0" index="3" bw="32" slack="5"/>
<pin id="425" dir="0" index="4" bw="32" slack="5"/>
<pin id="426" dir="0" index="5" bw="64" slack="5"/>
<pin id="427" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="call_ret_Block_split2_proc66_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="0" index="3" bw="32" slack="0"/>
<pin id="435" dir="0" index="4" bw="32" slack="0"/>
<pin id="436" dir="0" index="5" bw="32" slack="0"/>
<pin id="437" dir="0" index="6" bw="32" slack="0"/>
<pin id="438" dir="0" index="7" bw="32" slack="0"/>
<pin id="439" dir="0" index="8" bw="32" slack="0"/>
<pin id="440" dir="0" index="9" bw="64" slack="0"/>
<pin id="441" dir="0" index="10" bw="64" slack="0"/>
<pin id="442" dir="0" index="11" bw="64" slack="0"/>
<pin id="443" dir="0" index="12" bw="64" slack="0"/>
<pin id="444" dir="0" index="13" bw="32" slack="0"/>
<pin id="445" dir="0" index="14" bw="32" slack="0"/>
<pin id="446" dir="0" index="15" bw="32" slack="0"/>
<pin id="447" dir="0" index="16" bw="32" slack="0"/>
<pin id="448" dir="0" index="17" bw="32" slack="0"/>
<pin id="449" dir="0" index="18" bw="32" slack="0"/>
<pin id="450" dir="0" index="19" bw="32" slack="0"/>
<pin id="451" dir="0" index="20" bw="32" slack="0"/>
<pin id="452" dir="0" index="21" bw="32" slack="0"/>
<pin id="453" dir="0" index="22" bw="32" slack="0"/>
<pin id="454" dir="0" index="23" bw="32" slack="0"/>
<pin id="455" dir="0" index="24" bw="32" slack="0"/>
<pin id="456" dir="0" index="25" bw="64" slack="0"/>
<pin id="457" dir="0" index="26" bw="64" slack="0"/>
<pin id="458" dir="0" index="27" bw="64" slack="0"/>
<pin id="459" dir="0" index="28" bw="64" slack="0"/>
<pin id="460" dir="0" index="29" bw="32" slack="0"/>
<pin id="461" dir="0" index="30" bw="32" slack="0"/>
<pin id="462" dir="0" index="31" bw="32" slack="0"/>
<pin id="463" dir="0" index="32" bw="32" slack="0"/>
<pin id="464" dir="1" index="33" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="next_img_mat_rows_channel_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="next_img_mat_rows_channel/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="next_img_mat_cols_channel_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="next_img_mat_cols_channel/1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="current_img_mat_cols_c18_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_img_mat_cols_c18 "/>
</bind>
</comp>

<comp id="496" class="1005" name="current_img_mat_rows_c17_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_img_mat_rows_c17 "/>
</bind>
</comp>

<comp id="502" class="1005" name="init_flag_c_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="init_flag_c "/>
</bind>
</comp>

<comp id="508" class="1005" name="scale_in_c_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="scale_in_c "/>
</bind>
</comp>

<comp id="514" class="1005" name="scale_up_flag_c_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="scale_up_flag_c "/>
</bind>
</comp>

<comp id="520" class="1005" name="level_c_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="level_c "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_streamFlowout_c_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_streamFlowout_c "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_streamFlowin_c_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_streamFlowin_c "/>
</bind>
</comp>

<comp id="538" class="1005" name="p_next_image_c_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_next_image_c "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_current_img_c_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_current_img_c "/>
</bind>
</comp>

<comp id="550" class="1005" name="streamFlowout_mat_cols_c_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="streamFlowout_mat_cols_c "/>
</bind>
</comp>

<comp id="556" class="1005" name="streamFlowout_mat_rows_c_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="streamFlowout_mat_rows_c "/>
</bind>
</comp>

<comp id="562" class="1005" name="streamFlowin_mat_cols_c16_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="streamFlowin_mat_cols_c16 "/>
</bind>
</comp>

<comp id="568" class="1005" name="streamFlowin_mat_cols_c_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="streamFlowin_mat_cols_c "/>
</bind>
</comp>

<comp id="574" class="1005" name="streamFlowin_mat_rows_c15_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="streamFlowin_mat_rows_c15 "/>
</bind>
</comp>

<comp id="580" class="1005" name="streamFlowin_mat_rows_c_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="streamFlowin_mat_rows_c "/>
</bind>
</comp>

<comp id="586" class="1005" name="current_img_mat_cols_c_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_img_mat_cols_c "/>
</bind>
</comp>

<comp id="592" class="1005" name="current_img_mat_rows_c_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_img_mat_rows_c "/>
</bind>
</comp>

<comp id="598" class="1005" name="current_img_mat_data_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="current_img_mat_data "/>
</bind>
</comp>

<comp id="604" class="1005" name="next_img_mat_data_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="next_img_mat_data "/>
</bind>
</comp>

<comp id="610" class="1005" name="streamFlowin_mat_data_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamFlowin_mat_data "/>
</bind>
</comp>

<comp id="616" class="1005" name="streamFlowout_mat_data_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="3"/>
<pin id="618" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="streamFlowout_mat_data "/>
</bind>
</comp>

<comp id="622" class="1005" name="next_img_mat_rows_channel_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_img_mat_rows_channel "/>
</bind>
</comp>

<comp id="627" class="1005" name="next_img_mat_cols_channel_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_img_mat_cols_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="10" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="466"><net_src comp="318" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="467"><net_src comp="312" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="468"><net_src comp="306" pin="2"/><net_sink comp="430" pin=3"/></net>

<net id="469"><net_src comp="300" pin="2"/><net_sink comp="430" pin=4"/></net>

<net id="470"><net_src comp="294" pin="2"/><net_sink comp="430" pin=5"/></net>

<net id="471"><net_src comp="288" pin="2"/><net_sink comp="430" pin=6"/></net>

<net id="472"><net_src comp="282" pin="2"/><net_sink comp="430" pin=7"/></net>

<net id="473"><net_src comp="276" pin="2"/><net_sink comp="430" pin=8"/></net>

<net id="474"><net_src comp="366" pin="2"/><net_sink comp="430" pin=9"/></net>

<net id="475"><net_src comp="360" pin="2"/><net_sink comp="430" pin=10"/></net>

<net id="476"><net_src comp="354" pin="2"/><net_sink comp="430" pin=11"/></net>

<net id="477"><net_src comp="348" pin="2"/><net_sink comp="430" pin=12"/></net>

<net id="478"><net_src comp="342" pin="2"/><net_sink comp="430" pin=13"/></net>

<net id="479"><net_src comp="336" pin="2"/><net_sink comp="430" pin=14"/></net>

<net id="480"><net_src comp="330" pin="2"/><net_sink comp="430" pin=15"/></net>

<net id="481"><net_src comp="324" pin="2"/><net_sink comp="430" pin=16"/></net>

<net id="485"><net_src comp="430" pin="33"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="430" pin="33"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="188" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="398" pin=7"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="372" pin=6"/></net>

<net id="499"><net_src comp="192" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="398" pin=6"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="372" pin=5"/></net>

<net id="505"><net_src comp="196" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="430" pin=32"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="372" pin=12"/></net>

<net id="511"><net_src comp="200" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="430" pin=31"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="372" pin=11"/></net>

<net id="517"><net_src comp="204" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="430" pin=30"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="372" pin=10"/></net>

<net id="523"><net_src comp="208" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="430" pin=29"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="372" pin=9"/></net>

<net id="529"><net_src comp="212" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="430" pin=28"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="420" pin=5"/></net>

<net id="535"><net_src comp="216" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="430" pin=27"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="541"><net_src comp="220" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="430" pin=26"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="410" pin=3"/></net>

<net id="547"><net_src comp="224" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="430" pin=25"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="553"><net_src comp="228" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="430" pin=24"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="559"><net_src comp="232" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="430" pin=23"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="420" pin=3"/></net>

<net id="565"><net_src comp="236" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="430" pin=22"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="372" pin=8"/></net>

<net id="571"><net_src comp="240" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="430" pin=21"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="388" pin=5"/></net>

<net id="577"><net_src comp="244" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="430" pin=20"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="372" pin=7"/></net>

<net id="583"><net_src comp="248" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="430" pin=19"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="388" pin=4"/></net>

<net id="589"><net_src comp="252" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="430" pin=18"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="398" pin=5"/></net>

<net id="595"><net_src comp="256" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="430" pin=17"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="601"><net_src comp="260" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="607"><net_src comp="264" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="613"><net_src comp="268" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="619"><net_src comp="272" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="625"><net_src comp="482" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="630"><net_src comp="486" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="410" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem4 | {6 7 }
 - Input state : 
	Port: pyr_dense_optical_flow_accel : gmem1 | {2 3 }
	Port: pyr_dense_optical_flow_accel : gmem2 | {2 3 }
	Port: pyr_dense_optical_flow_accel : gmem3 | {2 3 }
	Port: pyr_dense_optical_flow_accel : p_current_img | {1 }
	Port: pyr_dense_optical_flow_accel : p_next_image | {1 }
	Port: pyr_dense_optical_flow_accel : p_streamFlowin | {1 }
	Port: pyr_dense_optical_flow_accel : p_streamFlowout | {1 }
	Port: pyr_dense_optical_flow_accel : level | {1 }
	Port: pyr_dense_optical_flow_accel : scale_up_flag | {1 }
	Port: pyr_dense_optical_flow_accel : scale_in | {1 }
	Port: pyr_dense_optical_flow_accel : init_flag | {1 }
	Port: pyr_dense_optical_flow_accel : cur_img_rows | {1 }
	Port: pyr_dense_optical_flow_accel : cur_img_cols | {1 }
	Port: pyr_dense_optical_flow_accel : next_img_rows | {1 }
	Port: pyr_dense_optical_flow_accel : next_img_cols | {1 }
	Port: pyr_dense_optical_flow_accel : flow_rows | {1 }
	Port: pyr_dense_optical_flow_accel : flow_cols | {1 }
	Port: pyr_dense_optical_flow_accel : flow_iter_rows | {1 }
	Port: pyr_dense_optical_flow_accel : flow_iter_cols | {1 }
  - Chain level:
	State 1
		call_ret : 1
		next_img_mat_rows_channel : 2
		next_img_mat_cols_channel : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_densePyrOpticalFlow_5_50_11_16_10_0_1080_1920_1_false_s_fu_372 |   150   |    79   | 262.958 |  20396  |  39265  |
|          |              grp_Array2xfMat_32_3_1080_1920_1_s_fu_388             |    0    |    5    |   3.28  |   1239  |   1683  |
|   call   |             grp_Array2xfMat_32_0_1080_1920_1_25_fu_398             |    0    |    5    |   3.28  |   1187  |   1406  |
|          |              grp_Array2xfMat_32_0_1080_1920_1_s_fu_410             |    0    |    5    |   3.28  |   1187  |   1406  |
|          |              grp_xfMat2Array_32_3_1080_1920_1_s_fu_420             |    0    |    6    |  4.592  |   1018  |   893   |
|          |                 call_ret_Block_split2_proc66_fu_430                |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   flow_iter_cols_read_read_fu_276                  |    0    |    0    |    0    |    0    |    0    |
|          |                   flow_iter_rows_read_read_fu_282                  |    0    |    0    |    0    |    0    |    0    |
|          |                     flow_cols_read_read_fu_288                     |    0    |    0    |    0    |    0    |    0    |
|          |                     flow_rows_read_read_fu_294                     |    0    |    0    |    0    |    0    |    0    |
|          |                   next_img_cols_read_read_fu_300                   |    0    |    0    |    0    |    0    |    0    |
|          |                   next_img_rows_read_read_fu_306                   |    0    |    0    |    0    |    0    |    0    |
|          |                    cur_img_cols_read_read_fu_312                   |    0    |    0    |    0    |    0    |    0    |
|   read   |                    cur_img_rows_read_read_fu_318                   |    0    |    0    |    0    |    0    |    0    |
|          |                     init_flag_read_read_fu_324                     |    0    |    0    |    0    |    0    |    0    |
|          |                      scale_in_read_read_fu_330                     |    0    |    0    |    0    |    0    |    0    |
|          |                   scale_up_flag_read_read_fu_336                   |    0    |    0    |    0    |    0    |    0    |
|          |                       level_read_read_fu_342                       |    0    |    0    |    0    |    0    |    0    |
|          |                  p_streamFlowout_read_read_fu_348                  |    0    |    0    |    0    |    0    |    0    |
|          |                   p_streamFlowin_read_read_fu_354                  |    0    |    0    |    0    |    0    |    0    |
|          |                    p_next_image_read_read_fu_360                   |    0    |    0    |    0    |    0    |    0    |
|          |                   p_current_img_read_read_fu_366                   |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|                  next_img_mat_rows_channel_fu_482                  |    0    |    0    |    0    |    0    |    0    |
|          |                  next_img_mat_cols_channel_fu_486                  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                    |   150   |   100   |  277.39 |  25027  |  44653  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
| current_img_mat_cols_c18_reg_490|   32   |
|  current_img_mat_cols_c_reg_586 |   32   |
|   current_img_mat_data_reg_598  |    8   |
| current_img_mat_rows_c17_reg_496|   32   |
|  current_img_mat_rows_c_reg_592 |   32   |
|       init_flag_c_reg_502       |   32   |
|         level_c_reg_520         |   32   |
|next_img_mat_cols_channel_reg_627|   32   |
|    next_img_mat_data_reg_604    |    8   |
|next_img_mat_rows_channel_reg_622|   32   |
|     p_current_img_c_reg_544     |   64   |
|      p_next_image_c_reg_538     |   64   |
|     p_streamFlowin_c_reg_532    |   64   |
|    p_streamFlowout_c_reg_526    |   64   |
|        scale_in_c_reg_508       |   32   |
|     scale_up_flag_c_reg_514     |   32   |
|streamFlowin_mat_cols_c16_reg_562|   32   |
| streamFlowin_mat_cols_c_reg_568 |   32   |
|  streamFlowin_mat_data_reg_610  |   32   |
|streamFlowin_mat_rows_c15_reg_574|   32   |
| streamFlowin_mat_rows_c_reg_580 |   32   |
| streamFlowout_mat_cols_c_reg_550|   32   |
|  streamFlowout_mat_data_reg_616 |   32   |
| streamFlowout_mat_rows_c_reg_556|   32   |
+---------------------------------+--------+
|              Total              |   848  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   150  |   100  |   277  |  25027 |  44653 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   848  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   150  |   100  |   277  |  25875 |  44653 |
+-----------+--------+--------+--------+--------+--------+
