Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 35c17c93f6c348a08bb5122108a86534 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port ram_sel_o [D:/Cpu/CPU_temp/CPU_temp.srcs/sources_1/new/openmips_min_sopc.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [D:/Cpu/CPU_temp/CPU_temp.srcs/sources_1/new/openmips_min_sopc.v:35]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [D:/Cpu/CPU_temp/CPU_temp.srcs/sources_1/new/openmips.v:328]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port sel [D:/Cpu/CPU_temp/CPU_temp.srcs/sources_1/new/openmips_min_sopc.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
