Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/p_package.vhd" in Library work.
Architecture st7735r_p_package of Entity st7735r_p_package is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/rdff.vhd" in Library work.
Architecture archrdff1 of Entity rdff1 is up to date.
Architecture archrdff1b of Entity rdff1b is up to date.
Architecture archrdff of Entity rdff is up to date.
Compiling vhdl file "/home/user/workspace/VHDLBOOK/CH6/BASIC/BASIC/pdff.vhd" in Library work.
Architecture archpdff1 of Entity pdff1 is up to date.
Architecture archpdff2 of Entity pdff2 is up to date.
Architecture archpdff of Entity pdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/p_screen.vhd" in Library work.
Architecture st7735r_p_screen of Entity st7735r_p_screen is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/my_spi.vhd" in Library work.
Architecture behavioral of Entity my_spi is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/st7735_initialize.vhd" in Library work.
Architecture behavioral of Entity st7735r_initialize is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/clockmux_old.vhd" in Library work.
Architecture a2 of Entity clockmux_old is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" in Library work.
Architecture archarbiter of Entity arbiter is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ov7670_capture.vhd" in Library work.
Entity <ov7670_capture> compiled.
Entity <ov7670_capture> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ov7670_registers.vhd" in Library work.
Architecture behavioral of Entity ov7670_registers is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	DCM_SIM_MODE = "SAFE"
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20
	SPI_SPEED_MODE = 8

Analyzing hierarchy for entity <my_spi> in library <work> (architecture <behavioral>) with generics.
	C_CLOCK_COUNTER = 8

Analyzing hierarchy for entity <st7735r_initialize> in library <work> (architecture <behavioral>) with generics.
	C_CLOCK_COUNTER = 8

Analyzing hierarchy for entity <clockmux_old> in library <work> (architecture <a2>).

Analyzing hierarchy for entity <arbiter> in library <work> (architecture <archarbiter>).

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 19200

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>) with generics.
	FE_WAIT_BITS = 20

Analyzing hierarchy for entity <rdff1b> in library <work> (architecture <archrdff1b>).

Analyzing hierarchy for entity <rdff1> in library <work> (architecture <archrdff1>).

Analyzing hierarchy for entity <pdff1> in library <work> (architecture <archpdff1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	DCM_SIM_MODE = "SAFE"
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20
	SPI_SPEED_MODE = 8
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 50: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 51: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 52: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 53: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 54: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 55: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd" line 888: Instantiating black box module <frame_buffer>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKFX_MULTIPLY =  6" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_xcam> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <xcam_bufa> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf4a> in unit <Top>.
INFO:Xst:2679 - Register <initialize_color> in unit <Top> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing generic Entity <my_spi> in library <work> (Architecture <behavioral>).
	C_CLOCK_COUNTER = 8
Entity <my_spi> analyzed. Unit <my_spi> generated.

Analyzing generic Entity <st7735r_initialize> in library <work> (Architecture <behavioral>).
	C_CLOCK_COUNTER = 8
Entity <st7735r_initialize> analyzed. Unit <st7735r_initialize> generated.

Analyzing Entity <clockmux_old> in library <work> (Architecture <a2>).
Entity <clockmux_old> analyzed. Unit <clockmux_old> generated.

Analyzing Entity <rdff1b> in library <work> (Architecture <archrdff1b>).
Entity <rdff1b> analyzed. Unit <rdff1b> generated.

Analyzing Entity <arbiter> in library <work> (Architecture <archarbiter>).
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 17: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <arbiter> analyzed. Unit <arbiter> generated.

Analyzing Entity <rdff1> in library <work> (Architecture <archrdff1>).
Entity <rdff1> analyzed. Unit <rdff1> generated.

Analyzing Entity <pdff1> in library <work> (Architecture <archpdff1>).
Entity <pdff1> analyzed. Unit <pdff1> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	PIXELS = 19200
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing generic Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
	FE_WAIT_BITS = 20
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <my_spi>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/my_spi.vhd".
    Found 1-bit register for signal <ck>.
    Found 3-bit register for signal <clock_counter>.
    Found 3-bit adder for signal <clock_counter$addsub0000> created at line 71.
    Found 1-bit register for signal <clock_data>.
    Found 1-bit register for signal <clock_divider>.
    Found 1-bit register for signal <d<0>>.
    Found 3-bit register for signal <data_index>.
    Found 3-bit adder for signal <data_index$addsub0000> created at line 103.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <my_spi> synthesized.


Synthesizing Unit <st7735r_initialize>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/st7735_initialize.vhd".
    Found 166x8-bit ROM for signal <data_byte$rom0000> created at line 195.
    Found 22x8-bit ROM for signal <data_byte$rom0001> created at line 317.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 40                                             |
    | Transitions        | 78                                             |
    | Inputs             | 11                                             |
    | Outputs            | 40                                             |
    | Clock              | i_clock                   (rising_edge)        |
    | Reset              | i_reset                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <$mux0000>.
    Using one-hot encoding for signal <$mux0001>.
    Found 21x6-bit ROM for signal <$mux0001> created at line 319.
    Found 165x43-bit ROM for signal <$mux0000> created at line 197.
    Found 1-bit register for signal <cs>.
    Found 8-bit register for signal <data_byte>.
    Found 16-bit register for signal <data_index>.
    Found 16-bit adder for signal <data_index$share0000> created at line 105.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <initialized>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <rs>.
    Found 26-bit register for signal <w0_index>.
    Found 26-bit adder for signal <w0_index$share0000> created at line 105.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred  55 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <st7735r_initialize> synthesized.


Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Found 8-bit up counter for signal <v>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ov7670_capture.vhd".
WARNING:Xst:1780 - Signal <row> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <href_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 70.
    Found 16-bit register for signal <d_latch>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ov7670_registers.vhd".
    Found 47x16-bit ROM for signal <cmd_reg$rom0000> created at line 146.
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <busy_sr$mux0001>.
    Found 20-bit up counter for signal <counter>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <data_sr$mux0001>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <rdff1b>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/rdff.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <qb>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rdff1b> synthesized.


Synthesizing Unit <rdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/rdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rdff1> synthesized.


Synthesizing Unit <pdff1>.
    Related source file is "/home/user/workspace/VHDLBOOK/CH6/BASIC/BASIC/pdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pdff1> synthesized.


Synthesizing Unit <clockmux_old>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/clockmux_old.vhd".
WARNING:Xst:1780 - Signal <t2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clockn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <clockp<3:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <clockmux_old> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/arbiter.vhd".
WARNING:Xst:1780 - Signal <activityin8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <arbiter> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/new_init_qqvga_st7735/Top.vhd".
WARNING:Xst:647 - Input <clk50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <o_jc<7:4>> is never assigned.
WARNING:Xst:1780 - Signal <wren4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_vsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vga_hsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk4buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk3buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk2buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk1buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <initialize_cs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ddd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <collision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk50buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk25> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ccc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carrier> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bbb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <b1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aaa> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 53                                             |
    | Transitions        | 95                                             |
    | Inputs             | 5                                              |
    | Outputs            | 53                                             |
    | Clock              | cc                        (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clkcambuf                 (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | cc                        (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <done_pixels>.
    Found 1-bit register for signal <initialize_run>.
    Found 1-bit register for signal <pstop_capture>.
    Found 1-bit register for signal <pvs>.
    Found 15-bit register for signal <rd_a1>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <resetdcm>.
    Found 1-bit register for signal <resetdcm1>.
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <send_pixels>.
    Found 1-bit register for signal <spi_data>.
    Found 8-bit register for signal <spi_data_byte_data>.
    Found 1-bit register for signal <spi_enable_data>.
    Found 1-bit register for signal <spi_rs_data>.
    Found 1-bit register for signal <stop_capture>.
    Found 3-bit register for signal <w0_index>.
    Found 3-bit adder for signal <w0_index$addsub0000>.
    Found 15-bit register for signal <w1_index>.
    Found 15-bit adder for signal <w1_index$addsub0000> created at line 796.
    Found 20-bit register for signal <w4dcmcnt>.
    Found 20-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  91 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 165x43-bit ROM                                        : 1
 166x8-bit ROM                                         : 1
 21x6-bit ROM                                          : 1
 22x8-bit ROM                                          : 1
 47x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 13-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 3
# Counters                                             : 5
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 70
 1-bit register                                        : 53
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 3
 20-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 2
 8-bit register                                        : 3
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state1/FSM> on signal <state1[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 000000000000001
 0001  | 000000000000010
 0010  | 000100000000000
 0011  | 000000000000100
 0100  | 000000000001000
 0101  | 000000000010000
 0110  | 000000000100000
 0111  | 000000001000000
 1000  | 000000010000000
 1001  | 000000100000000
 1010  | 000001000000000
 1011  | 000010000000000
 1100  | 001000000000000
 1101  | 010000000000000
 1110  | 100000000000000
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state0/FSM> on signal <state0[1:53]> with one-hot encoding.
-----------------------------------------------------------------
 State  | Encoding
-----------------------------------------------------------------
 000000 | 00000000000000000000000000000000000000000000000000001
 000001 | 00000000000000000000000000000000000000000000000000010
 000010 | 00000000000000000000000000000000000000000000000000100
 000011 | 00000000000000000000000000000000000000000000000001000
 000100 | 00000000000000000000000000000000000000000000000010000
 000101 | 00000000000000000000000000000000000000000000000100000
 000110 | 00000000000000000000000000000000000000000000001000000
 000111 | 00000000000000000000000000000000000000000000010000000
 001000 | 00000000000000000000000000000000000000000000100000000
 001001 | 00000000000000000000000000000000000000000001000000000
 001010 | 00000000000000000000000000000000000000000010000000000
 001011 | 00000000000000000000000000000000000000000100000000000
 001100 | 00000000000000000000000000000000000000001000000000000
 001101 | 00000000000000000000000000000000000000010000000000000
 001110 | 00000000000000000000000000000000000000100000000000000
 001111 | 00000000000000000000000000000000000001000000000000000
 010000 | 00000000000000000000000000000000000010000000000000000
 010001 | 00000000000000000000000000000000000100000000000000000
 010010 | 00000000000000000000000000000000001000000000000000000
 010011 | 00000000000000000000000000000000010000000000000000000
 010100 | 00000000000000000000000000000000100000000000000000000
 010101 | 00000000000000000000000000000001000000000000000000000
 010110 | 00000000000000000000000000000010000000000000000000000
 010111 | 00000000000000000000000000000100000000000000000000000
 011000 | 00000000000000000000000000001000000000000000000000000
 011001 | 00000000000000000000000000010000000000000000000000000
 011010 | 00000000000000000000000000100000000000000000000000000
 011011 | 00000000000000000000000001000000000000000000000000000
 011100 | 00000000000000000000000010000000000000000000000000000
 011101 | 00000000000000000000000100000000000000000000000000000
 011110 | 00000000000000000000001000000000000000000000000000000
 011111 | 00000000000000000000010000000000000000000000000000000
 100000 | 00000000000000000000100000000000000000000000000000000
 100001 | 00000000000000000001000000000000000000000000000000000
 100010 | 00000000000000000010000000000000000000000000000000000
 100011 | 00000000000000000100000000000000000000000000000000000
 100100 | 00000000000000001000000000000000000000000000000000000
 100101 | 00000000000000010000000000000000000000000000000000000
 100110 | 00000000000000100000000000000000000000000000000000000
 100111 | 00000000000001000000000000000000000000000000000000000
 101000 | 00000000000010000000000000000000000000000000000000000
 101001 | 00000000000100000000000000000000000000000000000000000
 101010 | 00000000001000000000000000000000000000000000000000000
 101011 | 00000000010000000000000000000000000000000000000000000
 101100 | 00000000100000000000000000000000000000000000000000000
 101101 | 00000001000000000000000000000000000000000000000000000
 101110 | 00000010000000000000000000000000000000000000000000000
 101111 | 00000100000000000000000000000000000000000000000000000
 110000 | 00001000000000000000000000000000000000000000000000000
 110001 | 00010000000000000000000000000000000000000000000000000
 110010 | 00100000000000000000000000000000000000000000000000000
 110011 | 01000000000000000000000000000000000000000000000000000
 110100 | 10000000000000000000000000000000000000000000000000000
-----------------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c1/state/FSM> on signal <state[1:40]> with one-hot encoding.
----------------------------------------------------------------
 State              | Encoding
----------------------------------------------------------------
 idle               | 0000000000000000000000000000000000000001
 smallwait0         | 0000000000000000000000000000000000000010
 smallwait1         | 0000000000000000000000000000000000000100
 smallwait2         | 0000000000000000000000000000000000001000
 swreset            | 0000000000000000000000000000000000010000
 initwait0          | 0000000000000000000000000000000000100000
 initwait0a         | 0000000000000000000000000000000001000000
 slpout             | 0000000000000000000000000000000010000000
 initwait1          | 0000000000000000000000000000000100000000
 initwait1a         | 0000000000000000000000000000001000000000
 start              | 0000000000000000000000000000010000000000
 check_index        | 0000000000000000000000000000100000000000
 initwait4          | 0000000000000000000000000001000000000000
 wait0              | 0000000000000000000000000010000000000000
 wait1              | 0000000000000000000000000100000000000000
 initwait4a         | 0000000000000000000000001000000000000000
 noron              | 0000000000000000000000010000000000000000
 initwait2          | 0000000000000000000000100000000000000000
 initwait2a         | 0000000000000000000001000000000000000000
 dispon             | 0000000000000000000010000000000000000000
 initwait3          | 0000000000000000000100000000000000000000
 initwait3a         | 0000000000000000001000000000000000000000
 csup               | 0000000000000000010000000000000000000000
 bsinitwait         | 0000000000000000100000000000000000000000
 bsstart            | 0000000000000001000000000000000000000000
 bs_check_index     | 0000000000000010000000000000000000000000
 bswaitdata0        | 0000000000000100000000000000000000000000
 bswait0            | 0000000000001000000000000000000000000000
 bswait1            | 0000000000010000000000000000000000000000
 bswaitdata0a       | 0000000000100000000000000000000000000000
 bsfillbytel        | 0000000001000000000000000000000000000000
 bsfillbytelwait0   | 0000000010000000000000000000000000000000
 bsfillbytelwait0a  | 0000000100000000000000000000000000000000
 bsfillbyteh        | 0000001000000000000000000000000000000000
 bsfillbytehwait0   | 0000010000000000000000000000000000000000
 bsfillbytehwait0a  | 0000100000000000000000000000000000000000
 bsfill_check_index | 0001000000000000000000000000000000000000
 bscsup             | 0010000000000000000000000000000000000000
 bsfillwait0        | 0100000000000000000000000000000000000000
 bsfillwait1        | 1000000000000000000000000000000000000000
----------------------------------------------------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
WARNING:Xst:1290 - Hierarchical block <u10> is unconnected in block <u2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u11> is unconnected in block <u2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 5
 165x43-bit ROM                                        : 1
 166x8-bit ROM                                         : 1
 21x6-bit ROM                                          : 1
 22x8-bit ROM                                          : 1
 47x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 13-bit adder                                          : 1
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 3
# Counters                                             : 5
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 302
 Flip-Flops                                            : 302
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance DCM_xcam in unit Top of type DCM has been replaced by DCM_SP
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <my_spi> ...

Optimizing unit <st7735r_initialize> ...

Optimizing unit <debounce_circuit> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Optimizing unit <clockmux_old> ...

Optimizing unit <arbiter> ...
WARNING:Xst:2677 - Node <c1/cs> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <u2/u10/q> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <u2/u11/q> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 8.
FlipFlop initialize_run has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 475
 Flip-Flops                                            : 475

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 92

Cell Usage :
# BELS                             : 1707
#      AND2                        : 5
#      GND                         : 2
#      INV                         : 17
#      LUT1                        : 154
#      LUT2                        : 114
#      LUT2_L                      : 2
#      LUT3                        : 224
#      LUT3_D                      : 1
#      LUT3_L                      : 6
#      LUT4                        : 536
#      LUT4_D                      : 8
#      LUT4_L                      : 2
#      MUXCY                       : 186
#      MUXF5                       : 165
#      MUXF6                       : 70
#      MUXF7                       : 32
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 165
# FlipFlops/Latches                : 480
#      FDC                         : 258
#      FDC_1                       : 10
#      FDCE                        : 117
#      FDE                         : 18
#      FDP                         : 11
#      FDPE                        : 33
#      FDRE                        : 33
# RAMS                             : 19
#      RAMB16_S18_S18              : 1
#      RAMB16_S1_S1                : 16
#      RAMB16_S9_S9                : 2
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 87
#      IBUF                        : 45
#      IBUFG                       : 5
#      OBUF                        : 37
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      673  out of   8672     7%  
 Number of Slice Flip Flops:            480  out of  17344     2%  
 Number of 4 input LUTs:               1064  out of  17344     6%  
 Number of IOs:                          92
 Number of bonded IOBs:                  87  out of    250    34%  
 Number of BRAMs:                        19  out of     28    67%  
 Number of GCLKs:                         8  out of     24    33%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                              | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
o_jc_0_OBUF1(u1/rxclk:O)           | BUFG(*)(inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4)| 66    |
clkcam                             | IBUFG+BUFG                                                                                                         | 218   |
clkcam                             | DCM_xcam:CLKFX                                                                                                     | 201   |
c0/clock_data                      | NONE(c0/data_index_2)                                                                                              | 3     |
c0/clock_divider                   | NONE(c0/d_0)                                                                                                       | 3     |
u1/clockp_0                        | NONE(u1/g0[0].u0/qb)                                                                                               | 2     |
u1/clockp_1                        | NONE(u1/g0[1].u0/qb)                                                                                               | 2     |
u1/clockp_2                        | NONE(u1/g0[2].u0/qb)                                                                                               | 2     |
u1/clockp_3                        | NONE(u1/g0[3].u0/qb)                                                                                               | 2     |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+---------------------------------+-------+
Control Signal                              | Buffer(FF name)                 | Load  |
--------------------------------------------+---------------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)       | 387   |
stop_capture(stop_capture:Q)                | NONE(inst_ov7670capt1/address_0)| 42    |
--------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.960ns (Maximum Frequency: 125.628MHz)
   Minimum input arrival time before clock: 7.780ns
   Maximum output required time after clock: 9.099ns
   Maximum combinational path delay: 9.198ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'o_jc_0_OBUF1'
  Clock period: 7.960ns (frequency: 125.628MHz)
  Total number of paths / destination ports: 776 / 389
-------------------------------------------------------------------------
Delay:               3.980ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      o_jc_0_OBUF1 falling
  Destination Clock: o_jc_0_OBUF1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           16   0.591   1.113  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.980ns (1.850ns logic, 2.130ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 6.655ns (frequency: 150.263MHz)
  Total number of paths / destination ports: 19781 / 620
-------------------------------------------------------------------------
Delay:               6.655ns (Levels of Logic = 8)
  Source:            inst_debounce/counter_8 (FF)
  Destination:       inst_debounce/counter_23 (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising

  Data Path: inst_debounce/counter_8 to inst_debounce/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  inst_debounce/counter_8 (inst_debounce/counter_8)
     LUT4:I0->O            1   0.704   0.000  inst_debounce/counter_cmp_eq0000_wg_lut<0> (inst_debounce/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<0> (inst_debounce/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<1> (inst_debounce/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<2> (inst_debounce/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<3> (inst_debounce/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<4> (inst_debounce/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           5   0.459   0.712  inst_debounce/counter_cmp_eq0000_wg_cy<5> (inst_debounce/counter_cmp_eq0000)
     LUT3:I1->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDRE:R                    0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      6.655ns (4.069ns logic, 2.586ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clock_data'
  Clock period: 2.665ns (frequency: 375.234MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.665ns (Levels of Logic = 1)
  Source:            c0/data_index_2 (FF)
  Destination:       c0/data_index_2 (FF)
  Source Clock:      c0/clock_data rising
  Destination Clock: c0/clock_data rising

  Data Path: c0/data_index_2 to c0/data_index_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.062  c0/data_index_2 (c0/data_index_2)
     LUT4:I1->O            1   0.704   0.000  c0/data_index_mux0002<0>1 (c0/data_index_mux0002<0>)
     FDC:D                     0.308          c0/data_index_2
    ----------------------------------------
    Total                      2.665ns (1.603ns logic, 1.062ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clock_divider'
  Clock period: 2.129ns (frequency: 469.704MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.129ns (Levels of Logic = 1)
  Source:            c0/d_0 (FF)
  Destination:       c0/d_0 (FF)
  Source Clock:      c0/clock_divider rising
  Destination Clock: c0/clock_divider rising

  Data Path: c0/d_0 to c0/d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  c0/d_0 (c0/d_0)
     LUT2:I1->O            1   0.704   0.000  c0/d_0_mux00001 (c0/d_0_mux0000)
     FDC:D                     0.308          c0/d_0
    ----------------------------------------
    Total                      2.129ns (1.603ns logic, 0.526ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 98 / 53
-------------------------------------------------------------------------
Offset:              7.780ns (Levels of Logic = 5)
  Source:            sw<0> (PAD)
  Destination:       stop_capture (FF)
  Destination Clock: clkcam rising 0.2X

  Data Path: sw<0> to stop_capture
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O           20   0.704   1.137  ov7670_hrefmux21 (ov7670_datamux<0>21)
     LUT3:I2->O            1   0.704   0.000  ov7670_vsyncmux66_G (N181)
     MUXF5:I1->O           5   0.321   0.808  ov7670_vsyncmux66 (o_jc_1_OBUF)
     LUT4:I0->O            1   0.704   0.420  stop_capture_not00021 (stop_capture_not0002)
     FDCE:CE                   0.555          stop_capture
    ----------------------------------------
    Total                      7.780ns (4.206ns logic, 3.574ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'o_jc_0_OBUF1'
  Total number of paths / destination ports: 130 / 10
-------------------------------------------------------------------------
Offset:              5.601ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: o_jc_0_OBUF1 falling

  Data Path: sw<0> to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O           20   0.704   1.137  ov7670_hrefmux21 (ov7670_datamux<0>21)
     LUT3:I2->O            1   0.704   0.000  ov7670_hrefmux66_G (N163)
     MUXF5:I1->O           2   0.321   0.000  ov7670_hrefmux66 (o_jc_2_OBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_href
    ----------------------------------------
    Total                      5.601ns (3.255ns logic, 2.346ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcam'
  Total number of paths / destination ports: 124 / 22
-------------------------------------------------------------------------
Offset:              9.099ns (Levels of Logic = 4)
  Source:            spi_data (FF)
  Destination:       o_do (PAD)
  Source Clock:      clkcam rising

  Data Path: spi_data to o_do
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.591   0.917  spi_data (spi_data)
     LUT4:I2->O           15   0.704   1.192  spi_enable11 (spi_enable)
     LUT4:I0->O            1   0.704   0.595  o_do337 (o_do337)
     LUT4:I0->O            1   0.704   0.420  o_do342 (o_do_OBUF)
     OBUF:I->O                 3.272          o_do_OBUF (o_do)
    ----------------------------------------
    Total                      9.099ns (5.975ns logic, 3.124ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clock_divider'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.609ns (Levels of Logic = 2)
  Source:            c0/ck (FF)
  Destination:       o_ck (PAD)
  Source Clock:      c0/clock_divider rising

  Data Path: c0/ck to o_ck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  c0/ck (c0/ck)
     LUT4:I0->O            1   0.704   0.420  o_ck1 (o_ck_OBUF)
     OBUF:I->O                 3.272          o_ck_OBUF (o_ck)
    ----------------------------------------
    Total                      5.609ns (4.567ns logic, 1.042ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clock_data'
  Total number of paths / destination ports: 13 / 1
-------------------------------------------------------------------------
Offset:              8.828ns (Levels of Logic = 5)
  Source:            c0/data_index_2 (FF)
  Destination:       o_do (PAD)
  Source Clock:      c0/clock_data rising

  Data Path: c0/data_index_2 to o_do
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.158  c0/data_index_2 (c0/data_index_2)
     LUT4:I0->O            1   0.704   0.000  o_do1731 (o_do1731)
     MUXF5:I1->O           1   0.321   0.499  o_do173_f5 (o_do173)
     LUT4:I1->O            1   0.704   0.455  o_do292 (o_do292)
     LUT4:I2->O            1   0.704   0.420  o_do342 (o_do_OBUF)
     OBUF:I->O                 3.272          o_do_OBUF (o_do)
    ----------------------------------------
    Total                      8.828ns (6.296ns logic, 2.532ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clockp_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.593ns (Levels of Logic = 3)
  Source:            u1/g0[3].u0/q (FF)
  Destination:       o_jc<0> (PAD)
  Source Clock:      u1/clockp_3 rising

  Data Path: u1/g0[3].u0/q to o_jc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  u1/g0[3].u0/q (u1/g0[3].u0/q)
     AND2:I0->O            1   0.704   0.455  u1/g0[3].u2 (u1/andout<3>)
     LUT4:I2->O            2   0.704   0.447  u1/rxclk (o_jc_0_OBUF1)
     OBUF:I->O                 3.272          o_jc_0_OBUF (o_jc<0>)
    ----------------------------------------
    Total                      6.593ns (5.271ns logic, 1.322ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clockp_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.861ns (Levels of Logic = 4)
  Source:            u1/g0[2].u0/q (FF)
  Destination:       o_jc<0> (PAD)
  Source Clock:      u1/clockp_2 rising

  Data Path: u1/g0[2].u0/q to o_jc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  u1/g0[2].u0/q (u1/g0[2].u0/q)
     AND2:I0->O            1   0.704   0.595  u1/g0[2].u2 (u1/andout<2>)
     LUT3:I0->O            1   0.704   0.424  u1/rxclk_SW0 (N70)
     LUT4:I3->O            2   0.704   0.447  u1/rxclk (o_jc_0_OBUF1)
     OBUF:I->O                 3.272          o_jc_0_OBUF (o_jc<0>)
    ----------------------------------------
    Total                      7.861ns (5.975ns logic, 1.886ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clockp_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.765ns (Levels of Logic = 4)
  Source:            u1/g0[1].u0/q (FF)
  Destination:       o_jc<0> (PAD)
  Source Clock:      u1/clockp_1 rising

  Data Path: u1/g0[1].u0/q to o_jc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  u1/g0[1].u0/q (u1/g0[1].u0/q)
     AND2:I0->O            1   0.704   0.499  u1/g0[1].u2 (u1/andout<1>)
     LUT3:I1->O            1   0.704   0.424  u1/rxclk_SW0 (N70)
     LUT4:I3->O            2   0.704   0.447  u1/rxclk (o_jc_0_OBUF1)
     OBUF:I->O                 3.272          o_jc_0_OBUF (o_jc<0>)
    ----------------------------------------
    Total                      7.765ns (5.975ns logic, 1.790ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clockp_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.721ns (Levels of Logic = 4)
  Source:            u1/g0[0].u0/q (FF)
  Destination:       o_jc<0> (PAD)
  Source Clock:      u1/clockp_0 rising

  Data Path: u1/g0[0].u0/q to o_jc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  u1/g0[0].u0/q (u1/g0[0].u0/q)
     AND2:I0->O            1   0.704   0.455  u1/g0[0].u2 (u1/andout<0>)
     LUT3:I2->O            1   0.704   0.424  u1/rxclk_SW0 (N70)
     LUT4:I3->O            2   0.704   0.447  u1/rxclk (o_jc_0_OBUF1)
     OBUF:I->O                 3.272          o_jc_0_OBUF (o_jc<0>)
    ----------------------------------------
    Total                      7.721ns (5.975ns logic, 1.746ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 7
-------------------------------------------------------------------------
Delay:               9.198ns (Levels of Logic = 5)
  Source:            sw<0> (PAD)
  Destination:       o_jc<1> (PAD)

  Data Path: sw<0> to o_jc<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O           20   0.704   1.137  ov7670_hrefmux21 (ov7670_datamux<0>21)
     LUT3:I2->O            1   0.704   0.000  ov7670_vsyncmux66_G (N181)
     MUXF5:I1->O           5   0.321   0.633  ov7670_vsyncmux66 (o_jc_1_OBUF)
     OBUF:I->O                 3.272          o_jc_1_OBUF (o_jc<1>)
    ----------------------------------------
    Total                      9.198ns (6.219ns logic, 2.979ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.70 secs
 
--> 


Total memory usage is 559108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :   18 (   0 filtered)

