# Generated by Yosys 0.9+2406 (git sha1 470f9532, gcc 9.3.0 -fPIC -Os)

.model Simon_bit_serial_top
.inputs clk data_in data_rdy(0) data_rdy(1)
.outputs cipher_out
.names $false
.names $true
1
.names $undef
.subckt logic_1 a=key_exp.Z(0)
.subckt logic_0 a=key_exp.Z(1)
.subckt out_buff A=datapath.cipher_out Q=cipher_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:5.14-5.46"
.subckt in_buff A=clk Q=datapath.clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45"
.subckt in_buff A=data_in Q=datapath.data_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45"
.subckt in_buff A=data_rdy(0) Q=datapath.shifter_enable1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45"
.subckt in_buff A=data_rdy(1) Q=key_exp.fifo_ff_enable
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_io_map.v:12.13-12.45"
.subckt LUT4 I0=datapath.cipher_out I1=datapath.shift_in2 I2=datapath.shift_in1_LUT4_O_I2 I3=datapath.round_counter O=datapath.fifo_ff_input_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 0000101000001100
.subckt LUT4 I0=cipher_out_LUT4_O_I0 I1=cipher_out_LUT4_O_I1 I2=datapath.key_in I3=datapath.shift_out2 O=datapath.cipher_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1001011001101001
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.fifo_ff_enable I2=datapath.data_in I3=datapath.shifter_enable1 O=key_exp.shift_in1_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*I2*I3)"
.param INIT 00010000
.subckt ff CQZ=bit_counter(5) D=datapath.bit_counter_ff_CQZ_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=bit_counter(4) D=datapath.bit_counter_ff_CQZ_1_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=datapath.shifter_enable1 I1=key_exp.fifo_ff_enable I2=datapath.bit_counter_ff_CQZ_1_D_LUT4_O_I2 I3=bit_counter(4) O=datapath.bit_counter_ff_CQZ_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 0000111011100000
.subckt LUT4 I0=bit_counter(1) I1=bit_counter(0) I2=bit_counter(2) I3=bit_counter(3) O=datapath.bit_counter_ff_CQZ_1_D_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*I1*I2*I3)"
.param INIT 1000000000000000
.subckt ff CQZ=bit_counter(3) D=datapath.bit_counter_ff_CQZ_2_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_2_D_LUT4_O_I1 I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 00001110
.subckt LUT4 I0=bit_counter(1) I1=bit_counter(0) I2=bit_counter(2) I3=bit_counter(3) O=datapath.bit_counter_ff_CQZ_2_D_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)"
.param INIT 1000000001111111
.subckt ff CQZ=bit_counter(2) D=datapath.bit_counter_ff_CQZ_3_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_3_D_LUT4_O_I1 I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 00001110
.subckt LUT4 I0=key_exp.Z(1) I1=bit_counter(2) I2=bit_counter(0) I3=bit_counter(1) O=datapath.bit_counter_ff_CQZ_3_D_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*I2*I3)"
.param INIT 10000111
.subckt ff CQZ=bit_counter(1) D=datapath.bit_counter_ff_CQZ_4_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=datapath.shifter_enable1 I1=key_exp.fifo_ff_enable I2=bit_counter(1) I3=bit_counter(0) O=datapath.bit_counter_ff_CQZ_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 0000111011100000
.subckt ff CQZ=bit_counter(0) D=datapath.bit_counter_ff_CQZ_5_D QCK=datapath.clk QEN=datapath.bit_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:210.1-218.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=bit_counter(0) I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 00001110
.subckt LUT4 I0=datapath.shifter_enable1 I1=key_exp.fifo_ff_enable I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2 I3=bit_counter(5) O=datapath.bit_counter_ff_CQZ_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 0000111011100000
.subckt LUT4 I0=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2 I1=datapath.shifter_enable1 I2=key_exp.fifo_ff_enable I3=bit_counter(5) O=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*I1*I2*I3)"
.param INIT 1000000000000000
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=key_exp.round_counter_ff_CQZ_QEN
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 11110001
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=bit_counter(4) I3=datapath.bit_counter_ff_CQZ_1_D_LUT4_O_I2 O=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(I0*I1*I2*I3)"
.param INIT 1000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.fifo_ff_enable I3=datapath.shifter_enable1 O=datapath.bit_counter_ff_CQZ_QEN
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*~I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1001
.subckt ff CQZ=datapath.fifo_ff56 D=datapath.fifo_ff57 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.fifo_ff57 D=datapath.fifo_ff58 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.fifo_ff58 D=datapath.fifo_ff59 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.fifo_ff59 D=datapath.fifo_ff60 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.fifo_ff60 D=datapath.fifo_ff61 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.fifo_ff61 D=datapath.fifo_ff62 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.fifo_ff62 D=datapath.fifo_ff63 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.fifo_ff63 I2=datapath.fifo_ff56 I3=datapath.round_counter O=datapath.fifo_ff63_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 01000000
.subckt ff CQZ=datapath.fifo_ff63 D=datapath.fifo_ff_input QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:76.1-89.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.fifo_ff_input_LUT4_O_I1 I2=datapath.shift_in1_LUT4_O_I2 I3=datapath.data_in O=datapath.fifo_ff_input
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 11111000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.key_in I3=key_exp.shift_out1 O=datapath.key_in_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"
.param INIT 0110
.subckt ff CQZ=datapath.key_in D=key_exp.shifter2(1) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=datapath.lut_ff56 I1=datapath.lut_ff63 I2=datapath.round_counter I3=datapath.fifo_ff63_LUT4_I1_O O=cipher_out_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)"
.param INIT 0000000001111111
.subckt ff CQZ=datapath.lut_ff56 D=datapath.lut_ff57 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt ff CQZ=datapath.lut_ff57 D=datapath.lut_ff58 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt ff CQZ=datapath.lut_ff58 D=datapath.lut_ff59 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt ff CQZ=datapath.lut_ff59 D=datapath.lut_ff60 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt ff CQZ=datapath.lut_ff60 D=datapath.lut_ff61 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt ff CQZ=datapath.lut_ff61 D=datapath.lut_ff62 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.round_counter I2=datapath.fifo_ff62 I3=datapath.lut_ff62 O=cipher_out_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 10101100
.subckt ff CQZ=datapath.lut_ff62 D=datapath.lut_ff63 QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt ff CQZ=datapath.lut_ff63 D=datapath.lut_ff_input QCK=datapath.clk QEN=key_exp.Z(0) QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:93.1-103.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:22.8-22.87"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.round_counter I2=datapath.shift_in2 I3=datapath.cipher_out O=datapath.lut_ff_input
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 11001010
.subckt ff CQZ=datapath.round_counter D=datapath.round_counter_ff_CQZ_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I3=datapath.round_counter O=datapath.round_counter_ff_CQZ_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 0100
.subckt LUT4 I0=datapath.lut_ff56 I1=datapath.fifo_ff56 I2=datapath.shift_in1_LUT4_O_I2 I3=datapath.shift_in1_LUT4_O_I3 O=datapath.shift_in1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1100110011001010
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=datapath.shift_in1_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 0100
.subckt LUT4 I0=bit_counter(5) I1=bit_counter(3) I2=bit_counter(4) I3=datapath.round_counter O=datapath.shift_in1_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1111111000000001
.subckt ff CQZ=datapath.shift_in2 D=datapath.shifter1(1) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shift_out2 D=datapath.shifter2(1) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(55) D=datapath.shift_in1 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(54) D=datapath.shifter1(55) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(45) D=datapath.shifter1(46) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(44) D=datapath.shifter1(45) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(43) D=datapath.shifter1(44) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(42) D=datapath.shifter1(43) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(41) D=datapath.shifter1(42) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(40) D=datapath.shifter1(41) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(39) D=datapath.shifter1(40) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(38) D=datapath.shifter1(39) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(37) D=datapath.shifter1(38) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(36) D=datapath.shifter1(37) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(53) D=datapath.shifter1(54) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(35) D=datapath.shifter1(36) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(34) D=datapath.shifter1(35) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(33) D=datapath.shifter1(34) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(32) D=datapath.shifter1(33) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(31) D=datapath.shifter1(32) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(30) D=datapath.shifter1(31) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(29) D=datapath.shifter1(30) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(28) D=datapath.shifter1(29) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(27) D=datapath.shifter1(28) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(26) D=datapath.shifter1(27) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(52) D=datapath.shifter1(53) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(25) D=datapath.shifter1(26) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(24) D=datapath.shifter1(25) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(23) D=datapath.shifter1(24) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(22) D=datapath.shifter1(23) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(21) D=datapath.shifter1(22) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(20) D=datapath.shifter1(21) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(19) D=datapath.shifter1(20) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(18) D=datapath.shifter1(19) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(17) D=datapath.shifter1(18) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(16) D=datapath.shifter1(17) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(51) D=datapath.shifter1(52) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(15) D=datapath.shifter1(16) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(14) D=datapath.shifter1(15) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(13) D=datapath.shifter1(14) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(12) D=datapath.shifter1(13) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(11) D=datapath.shifter1(12) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(10) D=datapath.shifter1(11) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(9) D=datapath.shifter1(10) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(8) D=datapath.shifter1(9) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(7) D=datapath.shifter1(8) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(6) D=datapath.shifter1(7) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(50) D=datapath.shifter1(51) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(5) D=datapath.shifter1(6) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(4) D=datapath.shifter1(5) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(3) D=datapath.shifter1(4) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(2) D=datapath.shifter1(3) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(1) D=datapath.shifter1(2) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(49) D=datapath.shifter1(50) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(48) D=datapath.shifter1(49) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(47) D=datapath.shifter1(48) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter1(46) D=datapath.shifter1(47) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:49.1-55.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(63) D=datapath.shift_in2 QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(62) D=datapath.shifter2(63) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(53) D=datapath.shifter2(54) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(52) D=datapath.shifter2(53) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(51) D=datapath.shifter2(52) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(50) D=datapath.shifter2(51) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(49) D=datapath.shifter2(50) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(48) D=datapath.shifter2(49) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(47) D=datapath.shifter2(48) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(46) D=datapath.shifter2(47) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(45) D=datapath.shifter2(46) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(44) D=datapath.shifter2(45) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(61) D=datapath.shifter2(62) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(43) D=datapath.shifter2(44) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(42) D=datapath.shifter2(43) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(41) D=datapath.shifter2(42) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(40) D=datapath.shifter2(41) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(39) D=datapath.shifter2(40) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(38) D=datapath.shifter2(39) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(37) D=datapath.shifter2(38) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(36) D=datapath.shifter2(37) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(35) D=datapath.shifter2(36) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(34) D=datapath.shifter2(35) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(60) D=datapath.shifter2(61) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(33) D=datapath.shifter2(34) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(32) D=datapath.shifter2(33) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(31) D=datapath.shifter2(32) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(30) D=datapath.shifter2(31) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(29) D=datapath.shifter2(30) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(28) D=datapath.shifter2(29) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(27) D=datapath.shifter2(28) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(26) D=datapath.shifter2(27) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(25) D=datapath.shifter2(26) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(24) D=datapath.shifter2(25) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(59) D=datapath.shifter2(60) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(23) D=datapath.shifter2(24) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(22) D=datapath.shifter2(23) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(21) D=datapath.shifter2(22) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(20) D=datapath.shifter2(21) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(19) D=datapath.shifter2(20) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(18) D=datapath.shifter2(19) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(17) D=datapath.shifter2(18) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(16) D=datapath.shifter2(17) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(15) D=datapath.shifter2(16) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(14) D=datapath.shifter2(15) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(58) D=datapath.shifter2(59) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(13) D=datapath.shifter2(14) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(12) D=datapath.shifter2(13) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(11) D=datapath.shifter2(12) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(10) D=datapath.shifter2(11) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(9) D=datapath.shifter2(10) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(8) D=datapath.shifter2(9) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(7) D=datapath.shifter2(8) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(6) D=datapath.shifter2(7) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(5) D=datapath.shifter2(6) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(4) D=datapath.shifter2(5) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(57) D=datapath.shifter2(58) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(3) D=datapath.shifter2(4) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(2) D=datapath.shifter2(3) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(1) D=datapath.shifter2(2) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(56) D=datapath.shifter2(57) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(55) D=datapath.shifter2(56) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=datapath.shifter2(54) D=datapath.shifter2(55) QCK=datapath.clk QEN=datapath.shifter_enable1 QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:38.25-39.97|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_datapath_FPGA.v:62.1-68.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.fifo_ff0 D=key_exp.fifo_ff1 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.fifo_ff1 D=key_exp.fifo_ff2 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.fifo_ff2 D=key_exp.fifo_ff3 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.fifo_ff3 D=key_exp.shift_out1 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:89.1-98.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.lut_ff0 I1=key_exp.lut_ff0_LUT4_I0_I1 I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=key_exp.lut_ff0_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"
.param INIT 1000111100000000
.subckt LUT4 I0=bit_counter(5) I1=bit_counter(2) I2=bit_counter(3) I3=bit_counter(4) O=key_exp.lut_ff0_LUT4_I0_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)"
.param INIT 0000000000000001
.subckt ff CQZ=key_exp.lut_ff0 D=key_exp.lut_ff1 QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.lut_ff1 D=key_exp.lut_ff2 QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.lut_ff2 D=key_exp.lut_ff3 QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.lut_ff3 I1=key_exp.fifo_ff3 I2=key_exp.lut_ff3_LUT4_I0_I2 I3=datapath.key_in_LUT4_I2_O O=key_exp.lut_out_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1010110001010011
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I3 I2=bit_counter(0) I3=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 O=key_exp.lut_ff3_LUT4_I0_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*I2*I3)"
.param INIT 00010000
.subckt ff CQZ=key_exp.lut_ff3 D=key_exp.lut_out QCK=datapath.clk QEN=key_exp.lut_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:101.1-110.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.fifo_ff_enable I2=datapath.shifter_enable1 I3=key_exp.lut_ff0_LUT4_I0_I1 O=key_exp.lut_ff_enable
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*I1*I2*I3)"
.param INIT 10000000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.lut_out_LUT4_O_I2 I3=key_exp.lut_out_LUT4_O_I3 O=key_exp.lut_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"
.param INIT 0110
.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0 I1=key_exp.round_counter(1) I2=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2 I3=key_exp.lut_out_LUT4_O_I3_LUT4_O_I3 O=key_exp.lut_out_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)"
.param INIT 0100111100000000
.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0 I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1 I2=key_exp.round_counter(5) I3=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3 O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1100111110100000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.round_counter(2) I2=key_exp.round_counter(3) I3=datapath.round_counter O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 11101001
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.round_counter I2=key_exp.round_counter(2) I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"
.param INIT 00011100
.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0 I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1 I2=key_exp.round_counter(5) I3=key_exp.round_counter(4) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1111110000001010
.subckt LUT4 I0=key_exp.round_counter(6) I1=datapath.round_counter I2=key_exp.round_counter(3) I3=key_exp.round_counter(2) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 0000111111111011
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.round_counter(2) I2=datapath.round_counter I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I0_LUT4_O_I3_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 00001101
.subckt LUT4 I0=key_exp.Z(1) I1=bit_counter(0) I2=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2 I3=key_exp.round_counter(1) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)"
.param INIT 00001011
.subckt LUT4 I0=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0 I1=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1 I2=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2 I3=datapath.round_counter O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"
.param INIT 0001000100001111
.subckt LUT4 I0=key_exp.round_counter(4) I1=key_exp.round_counter(3) I2=key_exp.round_counter(5) I3=key_exp.round_counter(2) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1110001100000000
.subckt LUT4 I0=key_exp.round_counter(2) I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*I3)+(~I0*I1*I2*I3)"
.param INIT 0100000100000000
.subckt LUT4 I0=key_exp.round_counter(2) I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=key_exp.round_counter(3) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I2_LUT4_O_I2_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1110110001010011
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.lut_ff0_LUT4_I0_I1 I3=bit_counter(1) O=key_exp.lut_out_LUT4_O_I3_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 0100
.subckt ff CQZ=key_exp.round_counter(6) D=key_exp.round_counter_ff_CQZ_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.round_counter(5) D=key_exp.round_counter_ff_CQZ_1_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O O=key_exp.round_counter_ff_CQZ_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"
.param INIT 0111100000000000
.subckt ff CQZ=key_exp.round_counter(4) D=key_exp.round_counter_ff_CQZ_2_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I2=key_exp.round_counter(4) I3=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 O=key_exp.round_counter_ff_CQZ_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"
.param INIT 01100000
.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(2) I3=key_exp.round_counter(3) O=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*I1*I2*I3)"
.param INIT 1000000000000000
.subckt ff CQZ=key_exp.round_counter(3) D=key_exp.round_counter_ff_CQZ_3_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I3=key_exp.round_counter_ff_CQZ_3_D_LUT4_O_I3 O=key_exp.round_counter_ff_CQZ_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 0100
.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(2) I3=key_exp.round_counter(3) O=key_exp.round_counter_ff_CQZ_3_D_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)"
.param INIT 1000000001111111
.subckt ff CQZ=key_exp.round_counter(2) D=key_exp.round_counter_ff_CQZ_4_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(2) I3=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O O=key_exp.round_counter_ff_CQZ_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"
.param INIT 0111100000000000
.subckt ff CQZ=key_exp.round_counter(1) D=key_exp.round_counter_ff_CQZ_5_D QCK=datapath.clk QEN=key_exp.round_counter_ff_CQZ_QEN QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:207.1-215.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt LUT4 I0=key_exp.Z(1) I1=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I2=key_exp.round_counter(1) I3=datapath.round_counter O=key_exp.round_counter_ff_CQZ_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"
.param INIT 01100000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=datapath.bit_counter_ff_CQZ_D_LUT4_O_I2_LUT4_I0_O I3=key_exp.round_counter_ff_CQZ_D_LUT4_O_I3 O=key_exp.round_counter_ff_CQZ_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 0100
.subckt LUT4 I0=key_exp.round_counter_ff_CQZ_2_D_LUT4_O_I3 I1=key_exp.round_counter(4) I2=key_exp.round_counter(5) I3=key_exp.round_counter(6) O=key_exp.round_counter_ff_CQZ_D_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*I3)"
.param INIT 1000000001111111
.subckt LUT4 I0=key_exp.shift_in1_LUT4_O_I0 I1=key_exp.shift_in1_LUT4_O_I1 I2=key_exp.fifo_ff0 I3=key_exp.shift_in1_LUT4_O_I3 O=key_exp.shift_in1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1111000000010001
.subckt LUT4 I0=key_exp.lut_ff_enable I1=key_exp.lut_out_LUT4_O_I2 I2=key_exp.lut_out_LUT4_O_I3 I3=key_exp.lut_ff0_LUT4_I0_O O=key_exp.shift_in1_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)"
.param INIT 0000000011101011
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 I3=key_exp.lut_ff_enable O=key_exp.shift_in1_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(I0*I1*I2*I3)"
.param INIT 1000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.shift_in2_LUT4_O_I1 I2=key_exp.lut_ff0 I3=key_exp.fifo_ff0 O=key_exp.shift_in2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 10101100
.subckt LUT4 I0=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0 I1=key_exp.lut_ff0_LUT4_I0_I1 I2=datapath.shifter_enable1 I3=key_exp.fifo_ff_enable O=key_exp.shift_in2_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"
.param INIT 1011111100000000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1 I2=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2 I3=key_exp.round_counter(5) O=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:20.41-20.110"
.param EQN "(~I0*I1*I2*I3)"
.param INIT 01000000
.subckt LUT4 I0=key_exp.Z(1) I1=key_exp.Z(1) I2=key_exp.round_counter(3) I3=key_exp.round_counter(2) O=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:16.41-16.110"
.param EQN "(~I0*~I1*I2*I3)"
.param INIT 0001
.subckt LUT4 I0=datapath.round_counter I1=key_exp.round_counter(1) I2=key_exp.round_counter(4) I3=key_exp.round_counter(6) O=key_exp.shift_in2_LUT4_O_I1_LUT4_O_I0_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_lut_map.v:23.41-23.109"
.param EQN "(~I0*~I1*~I2*~I3)"
.param INIT 0000000000000001
.subckt ff CQZ=key_exp.shift_out1 D=key_exp.shifter1(1) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(59) D=key_exp.shift_in1 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(58) D=key_exp.shifter1(59) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(49) D=key_exp.shifter1(50) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(48) D=key_exp.shifter1(49) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(47) D=key_exp.shifter1(48) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(46) D=key_exp.shifter1(47) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(45) D=key_exp.shifter1(46) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(44) D=key_exp.shifter1(45) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(43) D=key_exp.shifter1(44) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(42) D=key_exp.shifter1(43) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(41) D=key_exp.shifter1(42) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(40) D=key_exp.shifter1(41) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(57) D=key_exp.shifter1(58) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(39) D=key_exp.shifter1(40) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(38) D=key_exp.shifter1(39) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(37) D=key_exp.shifter1(38) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(36) D=key_exp.shifter1(37) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(35) D=key_exp.shifter1(36) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(34) D=key_exp.shifter1(35) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(33) D=key_exp.shifter1(34) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(32) D=key_exp.shifter1(33) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(31) D=key_exp.shifter1(32) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(30) D=key_exp.shifter1(31) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(56) D=key_exp.shifter1(57) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(29) D=key_exp.shifter1(30) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(28) D=key_exp.shifter1(29) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(27) D=key_exp.shifter1(28) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(26) D=key_exp.shifter1(27) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(25) D=key_exp.shifter1(26) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(24) D=key_exp.shifter1(25) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(23) D=key_exp.shifter1(24) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(22) D=key_exp.shifter1(23) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(21) D=key_exp.shifter1(22) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(20) D=key_exp.shifter1(21) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(55) D=key_exp.shifter1(56) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(19) D=key_exp.shifter1(20) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(18) D=key_exp.shifter1(19) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(17) D=key_exp.shifter1(18) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(16) D=key_exp.shifter1(17) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(15) D=key_exp.shifter1(16) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(14) D=key_exp.shifter1(15) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(13) D=key_exp.shifter1(14) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(12) D=key_exp.shifter1(13) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(11) D=key_exp.shifter1(12) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(10) D=key_exp.shifter1(11) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(54) D=key_exp.shifter1(55) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(9) D=key_exp.shifter1(10) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(8) D=key_exp.shifter1(9) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(7) D=key_exp.shifter1(8) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(6) D=key_exp.shifter1(7) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(5) D=key_exp.shifter1(6) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(4) D=key_exp.shifter1(5) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(3) D=key_exp.shifter1(4) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(2) D=key_exp.shifter1(3) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(1) D=key_exp.shifter1(2) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(53) D=key_exp.shifter1(54) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(52) D=key_exp.shifter1(53) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(51) D=key_exp.shifter1(52) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter1(50) D=key_exp.shifter1(51) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:64.1-70.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(10) D=key_exp.shifter2(11) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(9) D=key_exp.shifter2(10) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(63) D=key_exp.shift_in2 QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(62) D=key_exp.shifter2(63) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(61) D=key_exp.shifter2(62) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(60) D=key_exp.shifter2(61) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(59) D=key_exp.shifter2(60) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(58) D=key_exp.shifter2(59) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(57) D=key_exp.shifter2(58) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(56) D=key_exp.shifter2(57) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(55) D=key_exp.shifter2(56) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(54) D=key_exp.shifter2(55) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(8) D=key_exp.shifter2(9) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(53) D=key_exp.shifter2(54) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(52) D=key_exp.shifter2(53) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(51) D=key_exp.shifter2(52) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(50) D=key_exp.shifter2(51) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(49) D=key_exp.shifter2(50) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(48) D=key_exp.shifter2(49) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(47) D=key_exp.shifter2(48) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(46) D=key_exp.shifter2(47) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(45) D=key_exp.shifter2(46) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(44) D=key_exp.shifter2(45) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(7) D=key_exp.shifter2(8) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(43) D=key_exp.shifter2(44) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(42) D=key_exp.shifter2(43) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(41) D=key_exp.shifter2(42) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(40) D=key_exp.shifter2(41) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(39) D=key_exp.shifter2(40) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(38) D=key_exp.shifter2(39) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(37) D=key_exp.shifter2(38) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(36) D=key_exp.shifter2(37) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(35) D=key_exp.shifter2(36) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(34) D=key_exp.shifter2(35) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(6) D=key_exp.shifter2(7) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(33) D=key_exp.shifter2(34) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(32) D=key_exp.shifter2(33) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(31) D=key_exp.shifter2(32) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(30) D=key_exp.shifter2(31) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(29) D=key_exp.shifter2(30) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(28) D=key_exp.shifter2(29) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(27) D=key_exp.shifter2(28) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(26) D=key_exp.shifter2(27) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(25) D=key_exp.shifter2(26) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(24) D=key_exp.shifter2(25) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(5) D=key_exp.shifter2(6) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(23) D=key_exp.shifter2(24) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(22) D=key_exp.shifter2(23) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(21) D=key_exp.shifter2(22) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(20) D=key_exp.shifter2(21) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(19) D=key_exp.shifter2(20) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(18) D=key_exp.shifter2(19) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(17) D=key_exp.shifter2(18) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(16) D=key_exp.shifter2(17) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(15) D=key_exp.shifter2(16) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(14) D=key_exp.shifter2(15) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(4) D=key_exp.shifter2(5) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(13) D=key_exp.shifter2(14) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(12) D=key_exp.shifter2(13) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(11) D=key_exp.shifter2(12) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(3) D=key_exp.shifter2(4) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(2) D=key_exp.shifter2(3) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.subckt ff CQZ=key_exp.shifter2(1) D=key_exp.shifter2(2) QCK=datapath.clk QEN=key_exp.fifo_ff_enable QRT=key_exp.Z(1) QST=key_exp.Z(1)
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_top_module.v:41.30-42.49|/home/tpagarani/git/yosys-testing/Designs/Simon_bit_serial_top_module/rtl/Simon_bit_serial_key_expansion_FPGA.v:77.1-83.4|/home/tpagarani/antmicro_install/bin/../share/yosys/quicklogic/ap3_ffs_map.v:120.8-120.84"
.end
