
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version B-2008.09-SP3 for amd64 -- Jan 19, 2009
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list alu.v and2_16bit.v and2.v and3.v btr_mod.v cla_16bit.v clu_16bit.v clu_4bit.v cond_set.v control.v decoder3_8.v decode.v dff_16bit.v dff.v execution.v ext_mod11_16.v ext_mod5_16.v ext_mod8_16.v fetch.v fulladder_16bit.v fulladder.v inner_module.v inverter_16bit.v lsb_module.v memory2c.syn.v msb_module.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1_4bit.v mux4_1.v mux8_1_16bit.v nand2.v nor2.v not1_16bit.v not1.v or2_16bit.v or2.v pc_ctr.v proc.v reg_16bit.v reg_64bit.v rf.v sf_left8bit.v sh_1.v sh_2.v sh_4.v sh_8.v shifter.v special_control.v writeback.v xor2_16bit.v xor2.v zero_detect.v  ]
alu.v and2_16bit.v and2.v and3.v btr_mod.v cla_16bit.v clu_16bit.v clu_4bit.v cond_set.v control.v decoder3_8.v decode.v dff_16bit.v dff.v execution.v ext_mod11_16.v ext_mod5_16.v ext_mod8_16.v fetch.v fulladder_16bit.v fulladder.v inner_module.v inverter_16bit.v lsb_module.v memory2c.syn.v msb_module.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1_4bit.v mux4_1.v mux8_1_16bit.v nand2.v nor2.v not1_16bit.v not1.v or2_16bit.v or2.v pc_ctr.v proc.v reg_16bit.v reg_64bit.v rf.v sf_left8bit.v sh_1.v sh_2.v sh_4.v sh_8.v shifter.v special_control.v writeback.v xor2_16bit.v xor2.v zero_detect.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Searching for ./alu.v
Searching for ./and2_16bit.v
Searching for ./and2.v
Searching for ./and3.v
Searching for ./btr_mod.v
Searching for ./cla_16bit.v
Searching for ./clu_16bit.v
Searching for ./clu_4bit.v
Searching for ./cond_set.v
Searching for ./control.v
Searching for ./decoder3_8.v
Searching for ./decode.v
Searching for ./dff_16bit.v
Searching for ./dff.v
Searching for ./execution.v
Searching for ./ext_mod11_16.v
Searching for ./ext_mod5_16.v
Searching for ./ext_mod8_16.v
Searching for ./fetch.v
Searching for ./fulladder_16bit.v
Searching for ./fulladder.v
Searching for ./inner_module.v
Searching for ./inverter_16bit.v
Searching for ./lsb_module.v
Searching for ./memory2c.syn.v
Searching for ./msb_module.v
Searching for ./mux2_1_16bit.v
Searching for ./mux2_1.v
Searching for ./mux4_1_16bit.v
Searching for ./mux4_1_4bit.v
Searching for ./mux4_1.v
Searching for ./mux8_1_16bit.v
Searching for ./nand2.v
Searching for ./nor2.v
Searching for ./not1_16bit.v
Searching for ./not1.v
Searching for ./or2_16bit.v
Searching for ./or2.v
Searching for ./pc_ctr.v
Searching for ./proc.v
Searching for ./reg_16bit.v
Searching for ./reg_64bit.v
Searching for ./rf.v
Searching for ./sf_left8bit.v
Searching for ./sh_1.v
Searching for ./sh_2.v
Searching for ./sh_4.v
Searching for ./sh_8.v
Searching for ./shifter.v
Searching for ./special_control.v
Searching for ./writeback.v
Searching for ./xor2_16bit.v
Searching for ./xor2.v
Searching for ./zero_detect.v
Compiling source file ./alu.v
Compiling source file ./and2_16bit.v
Compiling source file ./and2.v
Compiling source file ./and3.v
Compiling source file ./btr_mod.v
Compiling source file ./cla_16bit.v
Compiling source file ./clu_16bit.v
Compiling source file ./clu_4bit.v
Compiling source file ./cond_set.v
Compiling source file ./control.v
Compiling source file ./decoder3_8.v
Compiling source file ./decode.v
Compiling source file ./dff_16bit.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./execution.v
Compiling source file ./ext_mod11_16.v
Compiling source file ./ext_mod5_16.v
Compiling source file ./ext_mod8_16.v
Compiling source file ./fetch.v
Compiling source file ./fulladder_16bit.v
Compiling source file ./fulladder.v
Compiling source file ./inner_module.v
Compiling source file ./inverter_16bit.v
Compiling source file ./lsb_module.v
Compiling source file ./memory2c.syn.v
Compiling source file ./msb_module.v
Warning:  ./memory2c.syn.v:71: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./mux2_1_16bit.v
Compiling source file ./mux2_1.v
Compiling source file ./mux4_1_16bit.v
Compiling source file ./mux4_1_4bit.v
Compiling source file ./mux4_1.v
Compiling source file ./mux8_1_16bit.v
Compiling source file ./nand2.v
Compiling source file ./nor2.v
Compiling source file ./not1_16bit.v
Compiling source file ./not1.v
Compiling source file ./or2_16bit.v
Compiling source file ./or2.v
Compiling source file ./pc_ctr.v
Compiling source file ./proc.v
Compiling source file ./reg_16bit.v
Compiling source file ./reg_64bit.v
Compiling source file ./rf.v
Compiling source file ./sf_left8bit.v
Compiling source file ./sh_1.v
Compiling source file ./sh_2.v
Compiling source file ./sh_4.v
Compiling source file ./sh_8.v
Compiling source file ./shifter.v
Compiling source file ./special_control.v
Compiling source file ./writeback.v
Compiling source file ./xor2_16bit.v
Compiling source file ./xor2.v
Compiling source file ./zero_detect.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'fetch'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'decode'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'execution'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory'. (HDL-193)
Warning: Can't find the design 'memory'
	in the library 'WORK'. (LBR-1)
Information: Building the design 'writeback'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'memory2c'. (HDL-193)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  ./memory2c.syn.v:84: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./memory2c.syn.v:60: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./memory2c.syn.v:60: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)
Warning:  ./memory2c.syn.v:83: Potential simulation-synthesis mismatch if index exceeds size of array 'mem'. (ELAB-349)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  504  |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   memory2c/60    |   64   |    8    |      6       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'cla_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'special_control'. (HDL-193)

Statistics for case statements in always block at line 5 in file
	'./special_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'control'. (HDL-193)

Statistics for case statements in always block at line 40 in file
	'./control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rf'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1_4bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ext_mod8_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ext_mod11_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ext_mod5_16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'btr_mod'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sf_left8bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux8_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'cond_set'. (HDL-193)
Warning:  ./cond_set.v:9: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully.
Information: Building the design 'pc_ctr'. (HDL-193)
Warning:  ./pc_ctr.v:9: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully.
Information: Building the design 'mux2_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fulladder_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clu_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'or2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'decoder3_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4_1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inverter_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and2_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'or2_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'zero_detect'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nand2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'nor2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fulladder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clu_4bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and3'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_4'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sh_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'msb_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'inner_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'lsb_module'. (HDL-193)
Presto compilation completed successfully.
Warning: Design 'proc' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
echo "********** CS552 Linking all modules begin ********************"
********** CS552 Linking all modules begin ********************
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

Information: Building the design 'memory'. (HDL-193)
Warning: Can't find the design 'memory'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'memory' in 'proc'. (LINK-5)
0
echo "********** CS552 Linking all modules end **********************"
********** CS552 Linking all modules end **********************
echo "********** CS552 Checking design of all modules begin**********"
********** CS552 Checking design of all modules begin**********
check_design -summary
Information: Building the design 'memory'. (HDL-193)
Warning: Can't find the design 'memory'
	in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'memory' in 'proc'. (LINK-5)
Warning: In design 'proc', there are 2 input ports that are connected to multiple-driver nets. (LINT-30)
Warning: In design 'proc', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'proc', there are 35 three-state busses with non three-state drivers. (LINT-30)
Warning: In design 'fetch', there are 2 nets with no loads. (LINT-30)
Warning: In design 'fetch', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'fetch', there are 3 submodules connected to power or ground. (LINT-30)
Warning: In design 'fetch', there are 2 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'decode', there are 2 nets with no loads. (LINT-30)
Warning: In design 'decode', there is 1 submodule connected to power or ground. (LINT-30)
Warning: In design 'decode', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'execution', there are 4 nets with no loads. (LINT-30)
Information: In design 'execution', there are 3 wired-AND nets. (LINT-44)
Warning: In design 'execution', there are 14 ports not connected to any nets. (LINT-30)
Warning: In design 'execution', there are 7 submodules connected to power or ground. (LINT-30)
Warning: In design 'execution', there are 5 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'writeback', there is 1 net with no loads. (LINT-30)
Warning: In design 'writeback', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'memory2c', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'control', there is 1 output port shorted to another output port. (LINT-30)
Warning: In design 'control', there are 2 output ports connected directly to power or ground. (LINT-30)
Warning: In design 'rf', there is 1 port not connected to any nets. (LINT-30)
Warning: In design 'ext_mod8_16', there are 8 feedthroughs. (LINT-30)
Warning: In design 'ext_mod11_16', there are 11 feedthroughs. (LINT-30)
Warning: In design 'ext_mod5_16', there are 5 feedthroughs. (LINT-30)
Warning: In design 'btr_mod', there are 16 feedthroughs. (LINT-30)
Warning: In design 'sf_left8bit', there are 8 ports not connected to any nets. (LINT-30)
Warning: In design 'sf_left8bit', there are 8 feedthroughs. (LINT-30)
Warning: In design 'sf_left8bit', there are 7 output ports shorted to other output ports. (LINT-30)
Warning: In design 'sf_left8bit', there are 8 output ports connected directly to power or ground. (LINT-30)
Warning: In design 'cond_set', there are 14 output ports shorted to other output ports. (LINT-30)
Warning: In design 'cond_set', there are 15 output ports connected directly to power or ground. (LINT-30)
Warning: In design 'clu_16bit', there is 1 net with no loads. (LINT-30)
Information: In design 'clu_16bit', there is 1 wired-AND net. (LINT-44)
Warning: In design 'clu_16bit', there are 4 submodules with pins connected to the same net. (LINT-30)
Warning: In design 'sh_1', there are 2 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_1', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'sh_2', there are 4 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_2', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'sh_4', there are 8 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_4', there is 1 submodule with pins connected to the same net. (LINT-30)
Warning: In design 'sh_8', there are 16 submodules connected to power or ground. (LINT-30)
Warning: In design 'sh_8', there are 9 submodules with pins connected to the same net. (LINT-30)
Information: Design 'proc' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
echo "********** CS552 Checking design of all modules end************"
********** CS552 Checking design of all modules end************
report_hierarchy > synth/hierarchy.txt
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -f verilog $my_toplevel -output synth/$filename -hierarchy
Warning: Design 'proc' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/project/demo1/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Module dff contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module memory2c contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module control contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ext_mod8_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ext_mod11_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ext_mod5_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
quit
Information: Defining new variable 'filename'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'my_verilog_files'. (CMD-041)

Thank you...
