LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Exercicio_1 IS
PORT (D: IN std_logic_Vector (0 to 4);
		Y: OUT std_logic);
END ENTITY;

ARCHITECTURE funcao Of Exercicio_1 IS
	SIGNAL aux: std_logic_vector (0 to 3);
BEGIN
	aux(0);
	
	
END funcao;