<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>mmult_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <outer_j_block>
                <Slack>8.00</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>16777216</max>
                    </range>
                </TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <tile_i>
                    <Slack>8.00</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>268435456</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>553</min>
                            <max>-2</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>5530</min>
                            <max>-20</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>553</min>
                            <max>-1</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                    <tile_j>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>268435456</max>
                            </range>
                        </TripCount>
                        <Latency>
                            <range>
                                <min>551</min>
                                <max>-2</max>
                            </range>
                        </Latency>
                        <AbsoluteTimeLatency>
                            <range>
                                <min>5510</min>
                                <max>-20</max>
                            </range>
                        </AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>551</min>
                                <max>76235669771</max>
                            </range>
                        </IterationLatency>
                        <InstanceList/>
                        <k_loop>
                            <Slack>8.00</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>268435456</max>
                                </range>
                            </TripCount>
                            <Latency>
                                <range>
                                    <min>284</min>
                                    <max>76235669504</max>
                                </range>
                            </Latency>
                            <AbsoluteTimeLatency>
                                <range>
                                    <min>2840</min>
                                    <max>762356695040</max>
                                </range>
                            </AbsoluteTimeLatency>
                            <IterationLatency>284</IterationLatency>
                            <InstanceList/>
                        </k_loop>
                    </tile_j>
                </tile_i>
            </outer_j_block>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../mmult_accel.cpp:19</SourceLocation>
            <SummaryOfLoopViolations>
                <outer_j_block>
                    <Name>outer_j_block</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:70</SourceLocation>
                    <tile_i>
                        <Name>tile_i</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../mmult_accel.cpp:92</SourceLocation>
                        <tile_j>
                            <Name>tile_j</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:94</SourceLocation>
                            <k_loop>
                                <Name>k_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../mmult_accel.cpp:125</SourceLocation>
                            </k_loop>
                        </tile_j>
                    </tile_i>
                </outer_j_block>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>126</BRAM_18K>
            <DSP>272</DSP>
            <FF>21127</FF>
            <LUT>15782</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mmult_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mmult_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mmult_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWADDR</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWLEN</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWSIZE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWBURST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWLOCK</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWCACHE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWPROT</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWQOS</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWREGION</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_AWUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WDATA</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WSTRB</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WLAST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_WUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARADDR</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARLEN</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARSIZE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARBURST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARLOCK</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARCACHE</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARPROT</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARQOS</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARREGION</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_ARUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RDATA</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RLAST</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_RRESP</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BVALID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BREADY</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BRESP</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BID</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemA_BUSER</name>
            <Object>gmemA</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWADDR</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWLEN</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWSIZE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWBURST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWLOCK</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWCACHE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWPROT</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWQOS</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWREGION</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_AWUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WDATA</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WSTRB</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WLAST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_WUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARADDR</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARLEN</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARSIZE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARBURST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARLOCK</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARCACHE</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARPROT</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARQOS</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARREGION</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_ARUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RDATA</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RLAST</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_RRESP</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BVALID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BREADY</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BRESP</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BID</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemB_BUSER</name>
            <Object>gmemB</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWADDR</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWLEN</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWSIZE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWBURST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWLOCK</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWCACHE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWPROT</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWQOS</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWREGION</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_AWUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WDATA</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WSTRB</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WLAST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_WUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARADDR</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARLEN</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARSIZE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARBURST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARLOCK</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARCACHE</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARPROT</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARQOS</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARREGION</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_ARUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RDATA</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RLAST</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_RRESP</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BVALID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BREADY</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BRESP</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BID</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmemC_BUSER</name>
            <Object>gmemC</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mmult_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_copy_A_VITIS_LOOP_58_1_fu_4449</InstName>
                    <ModuleName>mmult_accel_Pipeline_copy_A_VITIS_LOOP_58_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4449</ID>
                    <BindInstances>icmp_ln58_fu_174_p2 icmp_ln57_fu_146_p2 add_ln57_1_fu_151_p2 add_ln57_fu_182_p2 select_ln57_fu_188_p3 select_ln57_1_fu_196_p3 sub_ln61_fu_228_p2 add_ln61_fu_238_p2 add_ln58_fu_244_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_80_2_fu_4460</InstName>
                    <ModuleName>mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_80_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4460</ID>
                    <BindInstances>icmp_ln80_fu_199_p2 icmp_ln79_fu_204_p2 add_ln79_1_fu_209_p2 add_ln79_fu_218_p2 select_ln79_fu_224_p3 select_ln79_1_fu_232_p3 first_iter_1_fu_244_p2 mul_31ns_32ns_63_1_1_U6 add_ln83_fu_283_p2 add_ln80_fu_289_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_loadA_VITIS_LOOP_129_4_fu_4473</InstName>
                    <ModuleName>mmult_accel_Pipeline_loadA_VITIS_LOOP_129_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4473</ID>
                    <BindInstances>icmp_ln128_fu_405_p2 add_ln128_1_fu_411_p2 add_ln128_fu_423_p2 icmp_ln129_fu_429_p2 select_ln128_fu_435_p3 select_ln128_1_fu_443_p3 empty_fu_459_p2 sub_ln135_fu_489_p2 cmp83_fu_499_p2 add_ln133_fu_509_p2 add_ln135_fu_519_p2 icmp_ln134_fu_530_p2 and_ln134_fu_536_p2 storemerge_fu_582_p3 add_ln129_fu_542_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_loadB_VITIS_LOOP_144_5_fu_4499</InstName>
                    <ModuleName>mmult_accel_Pipeline_loadB_VITIS_LOOP_144_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4499</ID>
                    <BindInstances>icmp_ln143_fu_401_p2 add_ln143_1_fu_407_p2 add_ln143_fu_419_p2 icmp_ln144_fu_425_p2 select_ln143_fu_431_p3 select_ln143_1_fu_439_p3 empty_fu_451_p2 cmp118_fu_469_p2 add_ln147_fu_483_p2 add_ln149_fu_493_p2 icmp_ln148_fu_504_p2 and_ln148_fu_510_p2 storemerge732_fu_556_p3 add_ln144_fu_516_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_writeC_VITIS_LOOP_181_8_fu_4524</InstName>
                    <ModuleName>mmult_accel_Pipeline_writeC_VITIS_LOOP_181_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4524</ID>
                    <BindInstances>icmp_ln180_fu_2277_p2 add_ln180_1_fu_2283_p2 add_ln180_fu_2295_p2 icmp_ln181_fu_2301_p2 select_ln180_fu_2307_p3 select_ln180_1_fu_2315_p3 empty_fu_2331_p2 cmp198_fu_2342_p2 mul_32ns_32s_62_1_1_U859 add_ln184_fu_2356_p2 icmp_ln185_fu_2362_p2 and_ln185_fu_2368_p2 sparsemux_33_4_32_1_1_U860 sparsemux_33_4_32_1_1_U861 sparsemux_33_4_32_1_1_U862 sparsemux_33_4_32_1_1_U863 sparsemux_33_4_32_1_1_U864 sparsemux_33_4_32_1_1_U865 sparsemux_33_4_32_1_1_U866 sparsemux_33_4_32_1_1_U867 sparsemux_33_4_32_1_1_U868 sparsemux_33_4_32_1_1_U869 sparsemux_33_4_32_1_1_U870 sparsemux_33_4_32_1_1_U871 sparsemux_33_4_32_1_1_U872 sparsemux_33_4_32_1_1_U873 sparsemux_33_4_32_1_1_U874 sparsemux_33_4_32_1_1_U875 sparsemux_33_4_32_1_1_U876 add_ln186_2_fu_3622_p2 add_ln181_fu_3648_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_accel_Pipeline_compute_fu_5049</InstName>
                    <ModuleName>mmult_accel_Pipeline_compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5049</ID>
                    <BindInstances>icmp_ln158_fu_7176_p2 add_ln158_fu_7182_p2 mac_muladd_8s_8s_32s_32_4_1_U58 mac_muladd_8s_8s_32s_32_4_1_U58 mac_muladd_8s_8s_32s_32_4_1_U58 mac_muladd_8s_8s_32s_32_4_1_U59 mac_muladd_8s_8s_32s_32_4_1_U59 mac_muladd_8s_8s_32s_32_4_1_U59 mac_muladd_8s_8s_32s_32_4_1_U60 mac_muladd_8s_8s_32s_32_4_1_U60 mac_muladd_8s_8s_32s_32_4_1_U60 mac_muladd_8s_8s_32s_32_4_1_U61 mac_muladd_8s_8s_32s_32_4_1_U61 mac_muladd_8s_8s_32s_32_4_1_U61 mac_muladd_8s_8s_32s_32_4_1_U62 mac_muladd_8s_8s_32s_32_4_1_U62 mac_muladd_8s_8s_32s_32_4_1_U62 mac_muladd_8s_8s_32s_32_4_1_U63 mac_muladd_8s_8s_32s_32_4_1_U63 mac_muladd_8s_8s_32s_32_4_1_U63 mac_muladd_8s_8s_32s_32_4_1_U64 mac_muladd_8s_8s_32s_32_4_1_U64 mac_muladd_8s_8s_32s_32_4_1_U64 mac_muladd_8s_8s_32s_32_4_1_U65 mac_muladd_8s_8s_32s_32_4_1_U65 mac_muladd_8s_8s_32s_32_4_1_U65 mac_muladd_8s_8s_32s_32_4_1_U66 mac_muladd_8s_8s_32s_32_4_1_U66 mac_muladd_8s_8s_32s_32_4_1_U66 mac_muladd_8s_8s_32s_32_4_1_U67 mac_muladd_8s_8s_32s_32_4_1_U67 mac_muladd_8s_8s_32s_32_4_1_U67 mac_muladd_8s_8s_32s_32_4_1_U68 mac_muladd_8s_8s_32s_32_4_1_U68 mac_muladd_8s_8s_32s_32_4_1_U68 mac_muladd_8s_8s_32s_32_4_1_U69 mac_muladd_8s_8s_32s_32_4_1_U69 mac_muladd_8s_8s_32s_32_4_1_U69 mac_muladd_8s_8s_32s_32_4_1_U70 mac_muladd_8s_8s_32s_32_4_1_U70 mac_muladd_8s_8s_32s_32_4_1_U70 mac_muladd_8s_8s_32s_32_4_1_U71 mac_muladd_8s_8s_32s_32_4_1_U71 mac_muladd_8s_8s_32s_32_4_1_U71 mac_muladd_8s_8s_32s_32_4_1_U72 mac_muladd_8s_8s_32s_32_4_1_U72 mac_muladd_8s_8s_32s_32_4_1_U72 mac_muladd_8s_8s_32s_32_4_1_U73 mac_muladd_8s_8s_32s_32_4_1_U73 mac_muladd_8s_8s_32s_32_4_1_U73 mac_muladd_8s_8s_32s_32_4_1_U74 mac_muladd_8s_8s_32s_32_4_1_U74 mac_muladd_8s_8s_32s_32_4_1_U74 mac_muladd_8s_8s_32s_32_4_1_U75 mac_muladd_8s_8s_32s_32_4_1_U75 mac_muladd_8s_8s_32s_32_4_1_U75 mac_muladd_8s_8s_32s_32_4_1_U76 mac_muladd_8s_8s_32s_32_4_1_U76 mac_muladd_8s_8s_32s_32_4_1_U76 mac_muladd_8s_8s_32s_32_4_1_U77 mac_muladd_8s_8s_32s_32_4_1_U77 mac_muladd_8s_8s_32s_32_4_1_U77 mac_muladd_8s_8s_32s_32_4_1_U78 mac_muladd_8s_8s_32s_32_4_1_U78 mac_muladd_8s_8s_32s_32_4_1_U78 mac_muladd_8s_8s_32s_32_4_1_U79 mac_muladd_8s_8s_32s_32_4_1_U79 mac_muladd_8s_8s_32s_32_4_1_U79 mac_muladd_8s_8s_32s_32_4_1_U80 mac_muladd_8s_8s_32s_32_4_1_U80 mac_muladd_8s_8s_32s_32_4_1_U80 mac_muladd_8s_8s_32s_32_4_1_U81 mac_muladd_8s_8s_32s_32_4_1_U81 mac_muladd_8s_8s_32s_32_4_1_U81 mac_muladd_8s_8s_32s_32_4_1_U82 mac_muladd_8s_8s_32s_32_4_1_U82 mac_muladd_8s_8s_32s_32_4_1_U82 mac_muladd_8s_8s_32s_32_4_1_U83 mac_muladd_8s_8s_32s_32_4_1_U83 mac_muladd_8s_8s_32s_32_4_1_U83 mac_muladd_8s_8s_32s_32_4_1_U84 mac_muladd_8s_8s_32s_32_4_1_U84 mac_muladd_8s_8s_32s_32_4_1_U84 mac_muladd_8s_8s_32s_32_4_1_U85 mac_muladd_8s_8s_32s_32_4_1_U85 mac_muladd_8s_8s_32s_32_4_1_U85 mac_muladd_8s_8s_32s_32_4_1_U86 mac_muladd_8s_8s_32s_32_4_1_U86 mac_muladd_8s_8s_32s_32_4_1_U86 mac_muladd_8s_8s_32s_32_4_1_U87 mac_muladd_8s_8s_32s_32_4_1_U87 mac_muladd_8s_8s_32s_32_4_1_U87 mac_muladd_8s_8s_32s_32_4_1_U88 mac_muladd_8s_8s_32s_32_4_1_U88 mac_muladd_8s_8s_32s_32_4_1_U88 mac_muladd_8s_8s_32s_32_4_1_U89 mac_muladd_8s_8s_32s_32_4_1_U89 mac_muladd_8s_8s_32s_32_4_1_U89 mac_muladd_8s_8s_32s_32_4_1_U90 mac_muladd_8s_8s_32s_32_4_1_U90 mac_muladd_8s_8s_32s_32_4_1_U90 mac_muladd_8s_8s_32s_32_4_1_U91 mac_muladd_8s_8s_32s_32_4_1_U91 mac_muladd_8s_8s_32s_32_4_1_U91 mac_muladd_8s_8s_32s_32_4_1_U92 mac_muladd_8s_8s_32s_32_4_1_U92 mac_muladd_8s_8s_32s_32_4_1_U92 mac_muladd_8s_8s_32s_32_4_1_U93 mac_muladd_8s_8s_32s_32_4_1_U93 mac_muladd_8s_8s_32s_32_4_1_U93 mac_muladd_8s_8s_32s_32_4_1_U94 mac_muladd_8s_8s_32s_32_4_1_U94 mac_muladd_8s_8s_32s_32_4_1_U94 mac_muladd_8s_8s_32s_32_4_1_U95 mac_muladd_8s_8s_32s_32_4_1_U95 mac_muladd_8s_8s_32s_32_4_1_U95 mac_muladd_8s_8s_32s_32_4_1_U96 mac_muladd_8s_8s_32s_32_4_1_U96 mac_muladd_8s_8s_32s_32_4_1_U96 mac_muladd_8s_8s_32s_32_4_1_U97 mac_muladd_8s_8s_32s_32_4_1_U97 mac_muladd_8s_8s_32s_32_4_1_U97 mac_muladd_8s_8s_32s_32_4_1_U98 mac_muladd_8s_8s_32s_32_4_1_U98 mac_muladd_8s_8s_32s_32_4_1_U98 mac_muladd_8s_8s_32s_32_4_1_U99 mac_muladd_8s_8s_32s_32_4_1_U99 mac_muladd_8s_8s_32s_32_4_1_U99 mac_muladd_8s_8s_32s_32_4_1_U100 mac_muladd_8s_8s_32s_32_4_1_U100 mac_muladd_8s_8s_32s_32_4_1_U100 mac_muladd_8s_8s_32s_32_4_1_U101 mac_muladd_8s_8s_32s_32_4_1_U101 mac_muladd_8s_8s_32s_32_4_1_U101 mac_muladd_8s_8s_32s_32_4_1_U102 mac_muladd_8s_8s_32s_32_4_1_U102 mac_muladd_8s_8s_32s_32_4_1_U102 mac_muladd_8s_8s_32s_32_4_1_U103 mac_muladd_8s_8s_32s_32_4_1_U103 mac_muladd_8s_8s_32s_32_4_1_U103 mac_muladd_8s_8s_32s_32_4_1_U104 mac_muladd_8s_8s_32s_32_4_1_U104 mac_muladd_8s_8s_32s_32_4_1_U104 mac_muladd_8s_8s_32s_32_4_1_U105 mac_muladd_8s_8s_32s_32_4_1_U105 mac_muladd_8s_8s_32s_32_4_1_U105 mac_muladd_8s_8s_32s_32_4_1_U106 mac_muladd_8s_8s_32s_32_4_1_U106 mac_muladd_8s_8s_32s_32_4_1_U106 mac_muladd_8s_8s_32s_32_4_1_U107 mac_muladd_8s_8s_32s_32_4_1_U107 mac_muladd_8s_8s_32s_32_4_1_U107 mac_muladd_8s_8s_32s_32_4_1_U108 mac_muladd_8s_8s_32s_32_4_1_U108 mac_muladd_8s_8s_32s_32_4_1_U108 mac_muladd_8s_8s_32s_32_4_1_U109 mac_muladd_8s_8s_32s_32_4_1_U109 mac_muladd_8s_8s_32s_32_4_1_U109 mac_muladd_8s_8s_32s_32_4_1_U110 mac_muladd_8s_8s_32s_32_4_1_U110 mac_muladd_8s_8s_32s_32_4_1_U110 mac_muladd_8s_8s_32s_32_4_1_U111 mac_muladd_8s_8s_32s_32_4_1_U111 mac_muladd_8s_8s_32s_32_4_1_U111 mac_muladd_8s_8s_32s_32_4_1_U112 mac_muladd_8s_8s_32s_32_4_1_U112 mac_muladd_8s_8s_32s_32_4_1_U112 mac_muladd_8s_8s_32s_32_4_1_U113 mac_muladd_8s_8s_32s_32_4_1_U113 mac_muladd_8s_8s_32s_32_4_1_U113 mac_muladd_8s_8s_32s_32_4_1_U114 mac_muladd_8s_8s_32s_32_4_1_U114 mac_muladd_8s_8s_32s_32_4_1_U114 mac_muladd_8s_8s_32s_32_4_1_U115 mac_muladd_8s_8s_32s_32_4_1_U115 mac_muladd_8s_8s_32s_32_4_1_U115 mac_muladd_8s_8s_32s_32_4_1_U116 mac_muladd_8s_8s_32s_32_4_1_U116 mac_muladd_8s_8s_32s_32_4_1_U116 mac_muladd_8s_8s_32s_32_4_1_U117 mac_muladd_8s_8s_32s_32_4_1_U117 mac_muladd_8s_8s_32s_32_4_1_U117 mac_muladd_8s_8s_32s_32_4_1_U118 mac_muladd_8s_8s_32s_32_4_1_U118 mac_muladd_8s_8s_32s_32_4_1_U118 mac_muladd_8s_8s_32s_32_4_1_U119 mac_muladd_8s_8s_32s_32_4_1_U119 mac_muladd_8s_8s_32s_32_4_1_U119 mac_muladd_8s_8s_32s_32_4_1_U120 mac_muladd_8s_8s_32s_32_4_1_U120 mac_muladd_8s_8s_32s_32_4_1_U120 mac_muladd_8s_8s_32s_32_4_1_U121 mac_muladd_8s_8s_32s_32_4_1_U121 mac_muladd_8s_8s_32s_32_4_1_U121 mac_muladd_8s_8s_32s_32_4_1_U122 mac_muladd_8s_8s_32s_32_4_1_U122 mac_muladd_8s_8s_32s_32_4_1_U122 mac_muladd_8s_8s_32s_32_4_1_U123 mac_muladd_8s_8s_32s_32_4_1_U123 mac_muladd_8s_8s_32s_32_4_1_U123 mac_muladd_8s_8s_32s_32_4_1_U124 mac_muladd_8s_8s_32s_32_4_1_U124 mac_muladd_8s_8s_32s_32_4_1_U124 mac_muladd_8s_8s_32s_32_4_1_U125 mac_muladd_8s_8s_32s_32_4_1_U125 mac_muladd_8s_8s_32s_32_4_1_U125 mac_muladd_8s_8s_32s_32_4_1_U126 mac_muladd_8s_8s_32s_32_4_1_U126 mac_muladd_8s_8s_32s_32_4_1_U126 mac_muladd_8s_8s_32s_32_4_1_U127 mac_muladd_8s_8s_32s_32_4_1_U127 mac_muladd_8s_8s_32s_32_4_1_U127 mac_muladd_8s_8s_32s_32_4_1_U128 mac_muladd_8s_8s_32s_32_4_1_U128 mac_muladd_8s_8s_32s_32_4_1_U128 mac_muladd_8s_8s_32s_32_4_1_U129 mac_muladd_8s_8s_32s_32_4_1_U129 mac_muladd_8s_8s_32s_32_4_1_U129 mac_muladd_8s_8s_32s_32_4_1_U130 mac_muladd_8s_8s_32s_32_4_1_U130 mac_muladd_8s_8s_32s_32_4_1_U130 mac_muladd_8s_8s_32s_32_4_1_U131 mac_muladd_8s_8s_32s_32_4_1_U131 mac_muladd_8s_8s_32s_32_4_1_U131 mac_muladd_8s_8s_32s_32_4_1_U132 mac_muladd_8s_8s_32s_32_4_1_U132 mac_muladd_8s_8s_32s_32_4_1_U132 mac_muladd_8s_8s_32s_32_4_1_U133 mac_muladd_8s_8s_32s_32_4_1_U133 mac_muladd_8s_8s_32s_32_4_1_U133 mac_muladd_8s_8s_32s_32_4_1_U134 mac_muladd_8s_8s_32s_32_4_1_U134 mac_muladd_8s_8s_32s_32_4_1_U134 mac_muladd_8s_8s_32s_32_4_1_U135 mac_muladd_8s_8s_32s_32_4_1_U135 mac_muladd_8s_8s_32s_32_4_1_U135 mac_muladd_8s_8s_32s_32_4_1_U136 mac_muladd_8s_8s_32s_32_4_1_U136 mac_muladd_8s_8s_32s_32_4_1_U136 mac_muladd_8s_8s_32s_32_4_1_U137 mac_muladd_8s_8s_32s_32_4_1_U137 mac_muladd_8s_8s_32s_32_4_1_U137 mac_muladd_8s_8s_32s_32_4_1_U138 mac_muladd_8s_8s_32s_32_4_1_U138 mac_muladd_8s_8s_32s_32_4_1_U138 mac_muladd_8s_8s_32s_32_4_1_U139 mac_muladd_8s_8s_32s_32_4_1_U139 mac_muladd_8s_8s_32s_32_4_1_U139 mac_muladd_8s_8s_32s_32_4_1_U140 mac_muladd_8s_8s_32s_32_4_1_U140 mac_muladd_8s_8s_32s_32_4_1_U140 mac_muladd_8s_8s_32s_32_4_1_U141 mac_muladd_8s_8s_32s_32_4_1_U141 mac_muladd_8s_8s_32s_32_4_1_U141 mac_muladd_8s_8s_32s_32_4_1_U142 mac_muladd_8s_8s_32s_32_4_1_U142 mac_muladd_8s_8s_32s_32_4_1_U142 mac_muladd_8s_8s_32s_32_4_1_U143 mac_muladd_8s_8s_32s_32_4_1_U143 mac_muladd_8s_8s_32s_32_4_1_U143 mac_muladd_8s_8s_32s_32_4_1_U144 mac_muladd_8s_8s_32s_32_4_1_U144 mac_muladd_8s_8s_32s_32_4_1_U144 mac_muladd_8s_8s_32s_32_4_1_U145 mac_muladd_8s_8s_32s_32_4_1_U145 mac_muladd_8s_8s_32s_32_4_1_U145 mac_muladd_8s_8s_32s_32_4_1_U146 mac_muladd_8s_8s_32s_32_4_1_U146 mac_muladd_8s_8s_32s_32_4_1_U146 mac_muladd_8s_8s_32s_32_4_1_U147 mac_muladd_8s_8s_32s_32_4_1_U147 mac_muladd_8s_8s_32s_32_4_1_U147 mac_muladd_8s_8s_32s_32_4_1_U148 mac_muladd_8s_8s_32s_32_4_1_U148 mac_muladd_8s_8s_32s_32_4_1_U148 mac_muladd_8s_8s_32s_32_4_1_U149 mac_muladd_8s_8s_32s_32_4_1_U149 mac_muladd_8s_8s_32s_32_4_1_U149 mac_muladd_8s_8s_32s_32_4_1_U150 mac_muladd_8s_8s_32s_32_4_1_U150 mac_muladd_8s_8s_32s_32_4_1_U150 mac_muladd_8s_8s_32s_32_4_1_U151 mac_muladd_8s_8s_32s_32_4_1_U151 mac_muladd_8s_8s_32s_32_4_1_U151 mac_muladd_8s_8s_32s_32_4_1_U152 mac_muladd_8s_8s_32s_32_4_1_U152 mac_muladd_8s_8s_32s_32_4_1_U152 mac_muladd_8s_8s_32s_32_4_1_U153 mac_muladd_8s_8s_32s_32_4_1_U153 mac_muladd_8s_8s_32s_32_4_1_U153 mac_muladd_8s_8s_32s_32_4_1_U154 mac_muladd_8s_8s_32s_32_4_1_U154 mac_muladd_8s_8s_32s_32_4_1_U154 mac_muladd_8s_8s_32s_32_4_1_U155 mac_muladd_8s_8s_32s_32_4_1_U155 mac_muladd_8s_8s_32s_32_4_1_U155 mac_muladd_8s_8s_32s_32_4_1_U156 mac_muladd_8s_8s_32s_32_4_1_U156 mac_muladd_8s_8s_32s_32_4_1_U156 mac_muladd_8s_8s_32s_32_4_1_U157 mac_muladd_8s_8s_32s_32_4_1_U157 mac_muladd_8s_8s_32s_32_4_1_U157 mac_muladd_8s_8s_32s_32_4_1_U158 mac_muladd_8s_8s_32s_32_4_1_U158 mac_muladd_8s_8s_32s_32_4_1_U158 mac_muladd_8s_8s_32s_32_4_1_U159 mac_muladd_8s_8s_32s_32_4_1_U159 mac_muladd_8s_8s_32s_32_4_1_U159 mac_muladd_8s_8s_32s_32_4_1_U160 mac_muladd_8s_8s_32s_32_4_1_U160 mac_muladd_8s_8s_32s_32_4_1_U160 mac_muladd_8s_8s_32s_32_4_1_U161 mac_muladd_8s_8s_32s_32_4_1_U161 mac_muladd_8s_8s_32s_32_4_1_U161 mac_muladd_8s_8s_32s_32_4_1_U162 mac_muladd_8s_8s_32s_32_4_1_U162 mac_muladd_8s_8s_32s_32_4_1_U162 mac_muladd_8s_8s_32s_32_4_1_U163 mac_muladd_8s_8s_32s_32_4_1_U163 mac_muladd_8s_8s_32s_32_4_1_U163 mac_muladd_8s_8s_32s_32_4_1_U164 mac_muladd_8s_8s_32s_32_4_1_U164 mac_muladd_8s_8s_32s_32_4_1_U164 mac_muladd_8s_8s_32s_32_4_1_U165 mac_muladd_8s_8s_32s_32_4_1_U165 mac_muladd_8s_8s_32s_32_4_1_U165 mac_muladd_8s_8s_32s_32_4_1_U166 mac_muladd_8s_8s_32s_32_4_1_U166 mac_muladd_8s_8s_32s_32_4_1_U166 mac_muladd_8s_8s_32s_32_4_1_U167 mac_muladd_8s_8s_32s_32_4_1_U167 mac_muladd_8s_8s_32s_32_4_1_U167 mac_muladd_8s_8s_32s_32_4_1_U168 mac_muladd_8s_8s_32s_32_4_1_U168 mac_muladd_8s_8s_32s_32_4_1_U168 mac_muladd_8s_8s_32s_32_4_1_U169 mac_muladd_8s_8s_32s_32_4_1_U169 mac_muladd_8s_8s_32s_32_4_1_U169 mac_muladd_8s_8s_32s_32_4_1_U170 mac_muladd_8s_8s_32s_32_4_1_U170 mac_muladd_8s_8s_32s_32_4_1_U170 mac_muladd_8s_8s_32s_32_4_1_U171 mac_muladd_8s_8s_32s_32_4_1_U171 mac_muladd_8s_8s_32s_32_4_1_U171 mac_muladd_8s_8s_32s_32_4_1_U172 mac_muladd_8s_8s_32s_32_4_1_U172 mac_muladd_8s_8s_32s_32_4_1_U172 mac_muladd_8s_8s_32s_32_4_1_U173 mac_muladd_8s_8s_32s_32_4_1_U173 mac_muladd_8s_8s_32s_32_4_1_U173 mac_muladd_8s_8s_32s_32_4_1_U174 mac_muladd_8s_8s_32s_32_4_1_U174 mac_muladd_8s_8s_32s_32_4_1_U174 mac_muladd_8s_8s_32s_32_4_1_U175 mac_muladd_8s_8s_32s_32_4_1_U175 mac_muladd_8s_8s_32s_32_4_1_U175 mac_muladd_8s_8s_32s_32_4_1_U176 mac_muladd_8s_8s_32s_32_4_1_U176 mac_muladd_8s_8s_32s_32_4_1_U176 mac_muladd_8s_8s_32s_32_4_1_U177 mac_muladd_8s_8s_32s_32_4_1_U177 mac_muladd_8s_8s_32s_32_4_1_U177 mac_muladd_8s_8s_32s_32_4_1_U178 mac_muladd_8s_8s_32s_32_4_1_U178 mac_muladd_8s_8s_32s_32_4_1_U178 mac_muladd_8s_8s_32s_32_4_1_U179 mac_muladd_8s_8s_32s_32_4_1_U179 mac_muladd_8s_8s_32s_32_4_1_U179 mac_muladd_8s_8s_32s_32_4_1_U180 mac_muladd_8s_8s_32s_32_4_1_U180 mac_muladd_8s_8s_32s_32_4_1_U180 mac_muladd_8s_8s_32s_32_4_1_U181 mac_muladd_8s_8s_32s_32_4_1_U181 mac_muladd_8s_8s_32s_32_4_1_U181 mac_muladd_8s_8s_32s_32_4_1_U182 mac_muladd_8s_8s_32s_32_4_1_U182 mac_muladd_8s_8s_32s_32_4_1_U182 mac_muladd_8s_8s_32s_32_4_1_U183 mac_muladd_8s_8s_32s_32_4_1_U183 mac_muladd_8s_8s_32s_32_4_1_U183 mac_muladd_8s_8s_32s_32_4_1_U184 mac_muladd_8s_8s_32s_32_4_1_U184 mac_muladd_8s_8s_32s_32_4_1_U184 mac_muladd_8s_8s_32s_32_4_1_U185 mac_muladd_8s_8s_32s_32_4_1_U185 mac_muladd_8s_8s_32s_32_4_1_U185 mac_muladd_8s_8s_32s_32_4_1_U186 mac_muladd_8s_8s_32s_32_4_1_U186 mac_muladd_8s_8s_32s_32_4_1_U186 mac_muladd_8s_8s_32s_32_4_1_U187 mac_muladd_8s_8s_32s_32_4_1_U187 mac_muladd_8s_8s_32s_32_4_1_U187 mac_muladd_8s_8s_32s_32_4_1_U188 mac_muladd_8s_8s_32s_32_4_1_U188 mac_muladd_8s_8s_32s_32_4_1_U188 mac_muladd_8s_8s_32s_32_4_1_U189 mac_muladd_8s_8s_32s_32_4_1_U189 mac_muladd_8s_8s_32s_32_4_1_U189 mac_muladd_8s_8s_32s_32_4_1_U190 mac_muladd_8s_8s_32s_32_4_1_U190 mac_muladd_8s_8s_32s_32_4_1_U190 mac_muladd_8s_8s_32s_32_4_1_U191 mac_muladd_8s_8s_32s_32_4_1_U191 mac_muladd_8s_8s_32s_32_4_1_U191 mac_muladd_8s_8s_32s_32_4_1_U192 mac_muladd_8s_8s_32s_32_4_1_U192 mac_muladd_8s_8s_32s_32_4_1_U192 mac_muladd_8s_8s_32s_32_4_1_U193 mac_muladd_8s_8s_32s_32_4_1_U193 mac_muladd_8s_8s_32s_32_4_1_U193 mac_muladd_8s_8s_32s_32_4_1_U194 mac_muladd_8s_8s_32s_32_4_1_U194 mac_muladd_8s_8s_32s_32_4_1_U194 mac_muladd_8s_8s_32s_32_4_1_U195 mac_muladd_8s_8s_32s_32_4_1_U195 mac_muladd_8s_8s_32s_32_4_1_U195 mac_muladd_8s_8s_32s_32_4_1_U196 mac_muladd_8s_8s_32s_32_4_1_U196 mac_muladd_8s_8s_32s_32_4_1_U196 mac_muladd_8s_8s_32s_32_4_1_U197 mac_muladd_8s_8s_32s_32_4_1_U197 mac_muladd_8s_8s_32s_32_4_1_U197 mac_muladd_8s_8s_32s_32_4_1_U198 mac_muladd_8s_8s_32s_32_4_1_U198 mac_muladd_8s_8s_32s_32_4_1_U198 mac_muladd_8s_8s_32s_32_4_1_U199 mac_muladd_8s_8s_32s_32_4_1_U199 mac_muladd_8s_8s_32s_32_4_1_U199 mac_muladd_8s_8s_32s_32_4_1_U200 mac_muladd_8s_8s_32s_32_4_1_U200 mac_muladd_8s_8s_32s_32_4_1_U200 mac_muladd_8s_8s_32s_32_4_1_U201 mac_muladd_8s_8s_32s_32_4_1_U201 mac_muladd_8s_8s_32s_32_4_1_U201 mac_muladd_8s_8s_32s_32_4_1_U202 mac_muladd_8s_8s_32s_32_4_1_U202 mac_muladd_8s_8s_32s_32_4_1_U202 mac_muladd_8s_8s_32s_32_4_1_U203 mac_muladd_8s_8s_32s_32_4_1_U203 mac_muladd_8s_8s_32s_32_4_1_U203 mac_muladd_8s_8s_32s_32_4_1_U204 mac_muladd_8s_8s_32s_32_4_1_U204 mac_muladd_8s_8s_32s_32_4_1_U204 mac_muladd_8s_8s_32s_32_4_1_U205 mac_muladd_8s_8s_32s_32_4_1_U205 mac_muladd_8s_8s_32s_32_4_1_U205 mac_muladd_8s_8s_32s_32_4_1_U206 mac_muladd_8s_8s_32s_32_4_1_U206 mac_muladd_8s_8s_32s_32_4_1_U206 mac_muladd_8s_8s_32s_32_4_1_U207 mac_muladd_8s_8s_32s_32_4_1_U207 mac_muladd_8s_8s_32s_32_4_1_U207 mac_muladd_8s_8s_32s_32_4_1_U208 mac_muladd_8s_8s_32s_32_4_1_U208 mac_muladd_8s_8s_32s_32_4_1_U208 mac_muladd_8s_8s_32s_32_4_1_U209 mac_muladd_8s_8s_32s_32_4_1_U209 mac_muladd_8s_8s_32s_32_4_1_U209 mac_muladd_8s_8s_32s_32_4_1_U210 mac_muladd_8s_8s_32s_32_4_1_U210 mac_muladd_8s_8s_32s_32_4_1_U210 mac_muladd_8s_8s_32s_32_4_1_U211 mac_muladd_8s_8s_32s_32_4_1_U211 mac_muladd_8s_8s_32s_32_4_1_U211 mac_muladd_8s_8s_32s_32_4_1_U212 mac_muladd_8s_8s_32s_32_4_1_U212 mac_muladd_8s_8s_32s_32_4_1_U212 mac_muladd_8s_8s_32s_32_4_1_U213 mac_muladd_8s_8s_32s_32_4_1_U213 mac_muladd_8s_8s_32s_32_4_1_U213 mac_muladd_8s_8s_32s_32_4_1_U214 mac_muladd_8s_8s_32s_32_4_1_U214 mac_muladd_8s_8s_32s_32_4_1_U214 mac_muladd_8s_8s_32s_32_4_1_U215 mac_muladd_8s_8s_32s_32_4_1_U215 mac_muladd_8s_8s_32s_32_4_1_U215 mac_muladd_8s_8s_32s_32_4_1_U216 mac_muladd_8s_8s_32s_32_4_1_U216 mac_muladd_8s_8s_32s_32_4_1_U216 mac_muladd_8s_8s_32s_32_4_1_U217 mac_muladd_8s_8s_32s_32_4_1_U217 mac_muladd_8s_8s_32s_32_4_1_U217 mac_muladd_8s_8s_32s_32_4_1_U218 mac_muladd_8s_8s_32s_32_4_1_U218 mac_muladd_8s_8s_32s_32_4_1_U218 mac_muladd_8s_8s_32s_32_4_1_U219 mac_muladd_8s_8s_32s_32_4_1_U219 mac_muladd_8s_8s_32s_32_4_1_U219 mac_muladd_8s_8s_32s_32_4_1_U220 mac_muladd_8s_8s_32s_32_4_1_U220 mac_muladd_8s_8s_32s_32_4_1_U220 mac_muladd_8s_8s_32s_32_4_1_U221 mac_muladd_8s_8s_32s_32_4_1_U221 mac_muladd_8s_8s_32s_32_4_1_U221 mac_muladd_8s_8s_32s_32_4_1_U222 mac_muladd_8s_8s_32s_32_4_1_U222 mac_muladd_8s_8s_32s_32_4_1_U222 mac_muladd_8s_8s_32s_32_4_1_U223 mac_muladd_8s_8s_32s_32_4_1_U223 mac_muladd_8s_8s_32s_32_4_1_U223 mac_muladd_8s_8s_32s_32_4_1_U224 mac_muladd_8s_8s_32s_32_4_1_U224 mac_muladd_8s_8s_32s_32_4_1_U224 mac_muladd_8s_8s_32s_32_4_1_U225 mac_muladd_8s_8s_32s_32_4_1_U225 mac_muladd_8s_8s_32s_32_4_1_U225 mac_muladd_8s_8s_32s_32_4_1_U226 mac_muladd_8s_8s_32s_32_4_1_U226 mac_muladd_8s_8s_32s_32_4_1_U226 mac_muladd_8s_8s_32s_32_4_1_U227 mac_muladd_8s_8s_32s_32_4_1_U227 mac_muladd_8s_8s_32s_32_4_1_U227 mac_muladd_8s_8s_32s_32_4_1_U228 mac_muladd_8s_8s_32s_32_4_1_U228 mac_muladd_8s_8s_32s_32_4_1_U228 mac_muladd_8s_8s_32s_32_4_1_U229 mac_muladd_8s_8s_32s_32_4_1_U229 mac_muladd_8s_8s_32s_32_4_1_U229 mac_muladd_8s_8s_32s_32_4_1_U230 mac_muladd_8s_8s_32s_32_4_1_U230 mac_muladd_8s_8s_32s_32_4_1_U230 mac_muladd_8s_8s_32s_32_4_1_U231 mac_muladd_8s_8s_32s_32_4_1_U231 mac_muladd_8s_8s_32s_32_4_1_U231 mac_muladd_8s_8s_32s_32_4_1_U232 mac_muladd_8s_8s_32s_32_4_1_U232 mac_muladd_8s_8s_32s_32_4_1_U232 mac_muladd_8s_8s_32s_32_4_1_U233 mac_muladd_8s_8s_32s_32_4_1_U233 mac_muladd_8s_8s_32s_32_4_1_U233 mac_muladd_8s_8s_32s_32_4_1_U234 mac_muladd_8s_8s_32s_32_4_1_U234 mac_muladd_8s_8s_32s_32_4_1_U234 mac_muladd_8s_8s_32s_32_4_1_U235 mac_muladd_8s_8s_32s_32_4_1_U235 mac_muladd_8s_8s_32s_32_4_1_U235 mac_muladd_8s_8s_32s_32_4_1_U236 mac_muladd_8s_8s_32s_32_4_1_U236 mac_muladd_8s_8s_32s_32_4_1_U236 mac_muladd_8s_8s_32s_32_4_1_U237 mac_muladd_8s_8s_32s_32_4_1_U237 mac_muladd_8s_8s_32s_32_4_1_U237 mac_muladd_8s_8s_32s_32_4_1_U238 mac_muladd_8s_8s_32s_32_4_1_U238 mac_muladd_8s_8s_32s_32_4_1_U238 mac_muladd_8s_8s_32s_32_4_1_U239 mac_muladd_8s_8s_32s_32_4_1_U239 mac_muladd_8s_8s_32s_32_4_1_U239 mac_muladd_8s_8s_32s_32_4_1_U240 mac_muladd_8s_8s_32s_32_4_1_U240 mac_muladd_8s_8s_32s_32_4_1_U240 mac_muladd_8s_8s_32s_32_4_1_U241 mac_muladd_8s_8s_32s_32_4_1_U241 mac_muladd_8s_8s_32s_32_4_1_U241 mac_muladd_8s_8s_32s_32_4_1_U242 mac_muladd_8s_8s_32s_32_4_1_U242 mac_muladd_8s_8s_32s_32_4_1_U242 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U243 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U244 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U245 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U246 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U247 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U248 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U249 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U250 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U251 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U252 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U253 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U254 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U255 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U256 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U257 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U258 mac_muladd_8s_8s_32s_32_4_1_U259 mac_muladd_8s_8s_32s_32_4_1_U259 mac_muladd_8s_8s_32s_32_4_1_U259 mac_muladd_8s_8s_32s_32_4_1_U260 mac_muladd_8s_8s_32s_32_4_1_U260 mac_muladd_8s_8s_32s_32_4_1_U260 mac_muladd_8s_8s_32s_32_4_1_U261 mac_muladd_8s_8s_32s_32_4_1_U261 mac_muladd_8s_8s_32s_32_4_1_U261 mac_muladd_8s_8s_32s_32_4_1_U262 mac_muladd_8s_8s_32s_32_4_1_U262 mac_muladd_8s_8s_32s_32_4_1_U262 mac_muladd_8s_8s_32s_32_4_1_U263 mac_muladd_8s_8s_32s_32_4_1_U263 mac_muladd_8s_8s_32s_32_4_1_U263 mac_muladd_8s_8s_32s_32_4_1_U264 mac_muladd_8s_8s_32s_32_4_1_U264 mac_muladd_8s_8s_32s_32_4_1_U264 mac_muladd_8s_8s_32s_32_4_1_U265 mac_muladd_8s_8s_32s_32_4_1_U265 mac_muladd_8s_8s_32s_32_4_1_U265 mac_muladd_8s_8s_32s_32_4_1_U266 mac_muladd_8s_8s_32s_32_4_1_U266 mac_muladd_8s_8s_32s_32_4_1_U266 mac_muladd_8s_8s_32s_32_4_1_U267 mac_muladd_8s_8s_32s_32_4_1_U267 mac_muladd_8s_8s_32s_32_4_1_U267 mac_muladd_8s_8s_32s_32_4_1_U268 mac_muladd_8s_8s_32s_32_4_1_U268 mac_muladd_8s_8s_32s_32_4_1_U268 mac_muladd_8s_8s_32s_32_4_1_U269 mac_muladd_8s_8s_32s_32_4_1_U269 mac_muladd_8s_8s_32s_32_4_1_U269 mac_muladd_8s_8s_32s_32_4_1_U270 mac_muladd_8s_8s_32s_32_4_1_U270 mac_muladd_8s_8s_32s_32_4_1_U270 mac_muladd_8s_8s_32s_32_4_1_U271 mac_muladd_8s_8s_32s_32_4_1_U271 mac_muladd_8s_8s_32s_32_4_1_U271 mac_muladd_8s_8s_32s_32_4_1_U272 mac_muladd_8s_8s_32s_32_4_1_U272 mac_muladd_8s_8s_32s_32_4_1_U272 mac_muladd_8s_8s_32s_32_4_1_U273 mac_muladd_8s_8s_32s_32_4_1_U273 mac_muladd_8s_8s_32s_32_4_1_U273 mac_muladd_8s_8s_32s_32_4_1_U274 mac_muladd_8s_8s_32s_32_4_1_U274 mac_muladd_8s_8s_32s_32_4_1_U274 mac_muladd_8s_8s_32s_32_4_1_U275 mac_muladd_8s_8s_32s_32_4_1_U275 mac_muladd_8s_8s_32s_32_4_1_U275 mac_muladd_8s_8s_32s_32_4_1_U276 mac_muladd_8s_8s_32s_32_4_1_U276 mac_muladd_8s_8s_32s_32_4_1_U276 mac_muladd_8s_8s_32s_32_4_1_U277 mac_muladd_8s_8s_32s_32_4_1_U277 mac_muladd_8s_8s_32s_32_4_1_U277 mac_muladd_8s_8s_32s_32_4_1_U278 mac_muladd_8s_8s_32s_32_4_1_U278 mac_muladd_8s_8s_32s_32_4_1_U278 mac_muladd_8s_8s_32s_32_4_1_U279 mac_muladd_8s_8s_32s_32_4_1_U279 mac_muladd_8s_8s_32s_32_4_1_U279 mac_muladd_8s_8s_32s_32_4_1_U280 mac_muladd_8s_8s_32s_32_4_1_U280 mac_muladd_8s_8s_32s_32_4_1_U280 mac_muladd_8s_8s_32s_32_4_1_U281 mac_muladd_8s_8s_32s_32_4_1_U281 mac_muladd_8s_8s_32s_32_4_1_U281 mac_muladd_8s_8s_32s_32_4_1_U282 mac_muladd_8s_8s_32s_32_4_1_U282 mac_muladd_8s_8s_32s_32_4_1_U282 mac_muladd_8s_8s_32s_32_4_1_U283 mac_muladd_8s_8s_32s_32_4_1_U283 mac_muladd_8s_8s_32s_32_4_1_U283 mac_muladd_8s_8s_32s_32_4_1_U284 mac_muladd_8s_8s_32s_32_4_1_U284 mac_muladd_8s_8s_32s_32_4_1_U284 mac_muladd_8s_8s_32s_32_4_1_U285 mac_muladd_8s_8s_32s_32_4_1_U285 mac_muladd_8s_8s_32s_32_4_1_U285 mac_muladd_8s_8s_32s_32_4_1_U286 mac_muladd_8s_8s_32s_32_4_1_U286 mac_muladd_8s_8s_32s_32_4_1_U286 mac_muladd_8s_8s_32s_32_4_1_U287 mac_muladd_8s_8s_32s_32_4_1_U287 mac_muladd_8s_8s_32s_32_4_1_U287 mac_muladd_8s_8s_32s_32_4_1_U288 mac_muladd_8s_8s_32s_32_4_1_U288 mac_muladd_8s_8s_32s_32_4_1_U288 mac_muladd_8s_8s_32s_32_4_1_U289 mac_muladd_8s_8s_32s_32_4_1_U289 mac_muladd_8s_8s_32s_32_4_1_U289 mac_muladd_8s_8s_32s_32_4_1_U290 mac_muladd_8s_8s_32s_32_4_1_U290 mac_muladd_8s_8s_32s_32_4_1_U290 mac_muladd_8s_8s_32s_32_4_1_U291 mac_muladd_8s_8s_32s_32_4_1_U291 mac_muladd_8s_8s_32s_32_4_1_U291 mac_muladd_8s_8s_32s_32_4_1_U292 mac_muladd_8s_8s_32s_32_4_1_U292 mac_muladd_8s_8s_32s_32_4_1_U292 mac_muladd_8s_8s_32s_32_4_1_U293 mac_muladd_8s_8s_32s_32_4_1_U293 mac_muladd_8s_8s_32s_32_4_1_U293 mac_muladd_8s_8s_32s_32_4_1_U294 mac_muladd_8s_8s_32s_32_4_1_U294 mac_muladd_8s_8s_32s_32_4_1_U294 mac_muladd_8s_8s_32s_32_4_1_U295 mac_muladd_8s_8s_32s_32_4_1_U295 mac_muladd_8s_8s_32s_32_4_1_U295 mac_muladd_8s_8s_32s_32_4_1_U296 mac_muladd_8s_8s_32s_32_4_1_U296 mac_muladd_8s_8s_32s_32_4_1_U296 mac_muladd_8s_8s_32s_32_4_1_U297 mac_muladd_8s_8s_32s_32_4_1_U297 mac_muladd_8s_8s_32s_32_4_1_U297 mac_muladd_8s_8s_32s_32_4_1_U298 mac_muladd_8s_8s_32s_32_4_1_U298 mac_muladd_8s_8s_32s_32_4_1_U298 mac_muladd_8s_8s_32s_32_4_1_U299 mac_muladd_8s_8s_32s_32_4_1_U299 mac_muladd_8s_8s_32s_32_4_1_U299 mac_muladd_8s_8s_32s_32_4_1_U300 mac_muladd_8s_8s_32s_32_4_1_U300 mac_muladd_8s_8s_32s_32_4_1_U300 mac_muladd_8s_8s_32s_32_4_1_U301 mac_muladd_8s_8s_32s_32_4_1_U301 mac_muladd_8s_8s_32s_32_4_1_U301 mac_muladd_8s_8s_32s_32_4_1_U302 mac_muladd_8s_8s_32s_32_4_1_U302 mac_muladd_8s_8s_32s_32_4_1_U302 mac_muladd_8s_8s_32s_32_4_1_U303 mac_muladd_8s_8s_32s_32_4_1_U303 mac_muladd_8s_8s_32s_32_4_1_U303 mac_muladd_8s_8s_32s_32_4_1_U304 mac_muladd_8s_8s_32s_32_4_1_U304 mac_muladd_8s_8s_32s_32_4_1_U304 mac_muladd_8s_8s_32s_32_4_1_U305 mac_muladd_8s_8s_32s_32_4_1_U305 mac_muladd_8s_8s_32s_32_4_1_U305 mac_muladd_8s_8s_32s_32_4_1_U306 mac_muladd_8s_8s_32s_32_4_1_U306 mac_muladd_8s_8s_32s_32_4_1_U306 mac_muladd_8s_8s_32s_32_4_1_U307 mac_muladd_8s_8s_32s_32_4_1_U307 mac_muladd_8s_8s_32s_32_4_1_U307 mac_muladd_8s_8s_32s_32_4_1_U308 mac_muladd_8s_8s_32s_32_4_1_U308 mac_muladd_8s_8s_32s_32_4_1_U308 mac_muladd_8s_8s_32s_32_4_1_U309 mac_muladd_8s_8s_32s_32_4_1_U309 mac_muladd_8s_8s_32s_32_4_1_U309 mac_muladd_8s_8s_32s_32_4_1_U310 mac_muladd_8s_8s_32s_32_4_1_U310 mac_muladd_8s_8s_32s_32_4_1_U310 mac_muladd_8s_8s_32s_32_4_1_U311 mac_muladd_8s_8s_32s_32_4_1_U311 mac_muladd_8s_8s_32s_32_4_1_U311 mac_muladd_8s_8s_32s_32_4_1_U312 mac_muladd_8s_8s_32s_32_4_1_U312 mac_muladd_8s_8s_32s_32_4_1_U312 mac_muladd_8s_8s_32s_32_4_1_U313 mac_muladd_8s_8s_32s_32_4_1_U313 mac_muladd_8s_8s_32s_32_4_1_U313</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_local_U localA_U localA_1_U localA_2_U localA_3_U localA_4_U localA_5_U localA_6_U localA_7_U localA_8_U localA_9_U localA_10_U localA_11_U localA_12_U localA_13_U localA_14_U localA_15_U localB_U localB_1_U localB_2_U localB_3_U localB_4_U localB_5_U localB_6_U localB_7_U localB_8_U localB_9_U localB_10_U localB_11_U localB_12_U localB_13_U localB_14_U localB_15_U icmp_ln54_fu_5876_p2 icmp_ln57_fu_5882_p2 cmp239_fu_5888_p2 mul_32ns_32ns_63_1_1_U1144 select_ln57_fu_5902_p3 empty_289_fu_5909_p3 smax_fu_5916_p3 smax1_fu_5932_p3 mul_31ns_31ns_62_1_1_U1143 empty_291_fu_5956_p2 smax3_fu_5961_p3 icmp_ln70_fu_5984_p2 add_ln71_fu_5993_p2 icmp_ln71_fu_6003_p2 xor_ln71_fu_6008_p2 sub_ln71_fu_6018_p2 current_block_M_fu_6023_p3 cmp2414_fu_6035_p2 empty_292_fu_6041_p3 mul_31ns_31ns_62_1_1_U1143 icmp_ln92_fu_6061_p2 icmp_ln94_fu_6078_p2 icmp_ln125_fu_6097_p2 add_ln125_fu_6108_p2 add_ln94_fu_6114_p2 add_ln92_fu_6087_p2 A_bram_U control_s_axi_U gmemA_m_axi_U gmemB_m_axi_U gmemC_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mmult_accel_Pipeline_copy_A_VITIS_LOOP_58_1</Name>
            <Loops>
                <copy_A_VITIS_LOOP_58_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <copy_A_VITIS_LOOP_58_1>
                        <Name>copy_A_VITIS_LOOP_58_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </copy_A_VITIS_LOOP_58_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <copy_A_VITIS_LOOP_58_1>
                            <Name>copy_A_VITIS_LOOP_58_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:58</SourceLocation>
                        </copy_A_VITIS_LOOP_58_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>141</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>417</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_174_p2" SOURCE="../mmult_accel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_146_p2" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_151_p2" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_182_p2" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_188_p3" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_1_fu_196_p3" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_228_p2" SOURCE="../mmult_accel.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_238_p2" SOURCE="../mmult_accel.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_A_VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_244_p2" SOURCE="../mmult_accel.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_80_2</Name>
            <Loops>
                <copy_B_block_VITIS_LOOP_80_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <copy_B_block_VITIS_LOOP_80_2>
                        <Name>copy_B_block_VITIS_LOOP_80_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </copy_B_block_VITIS_LOOP_80_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:80</SourceLocation>
                    <SummaryOfLoopViolations>
                        <copy_B_block_VITIS_LOOP_80_2>
                            <Name>copy_B_block_VITIS_LOOP_80_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:80</SourceLocation>
                        </copy_B_block_VITIS_LOOP_80_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>385</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>602</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln80_fu_199_p2" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_204_p2" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_209_p2" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_218_p2" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_224_p3" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_1_fu_232_p3" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_244_p2" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_1_1_U6" SOURCE="../mmult_accel.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_283_p2" SOURCE="../mmult_accel.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_B_block_VITIS_LOOP_80_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_289_p2" SOURCE="../mmult_accel.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_loadA_VITIS_LOOP_129_4</Name>
            <Loops>
                <loadA_VITIS_LOOP_129_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.744</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadA_VITIS_LOOP_129_4>
                        <Name>loadA_VITIS_LOOP_129_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadA_VITIS_LOOP_129_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:129</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadA_VITIS_LOOP_129_4>
                            <Name>loadA_VITIS_LOOP_129_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:128</SourceLocation>
                        </loadA_VITIS_LOOP_129_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_fu_405_p2" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_411_p2" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_423_p2" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln129_fu_429_p2" SOURCE="../mmult_accel.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln128_fu_435_p3" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln128_1_fu_443_p3" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln128_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_459_p2" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_fu_489_p2" SOURCE="../mmult_accel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp83_fu_499_p2" SOURCE="../mmult_accel.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_509_p2" SOURCE="../mmult_accel.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_519_p2" SOURCE="../mmult_accel.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln134_fu_530_p2" SOURCE="../mmult_accel.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln134_fu_536_p2" SOURCE="../mmult_accel.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_582_p3" SOURCE="../mmult_accel.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA_VITIS_LOOP_129_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_542_p2" SOURCE="../mmult_accel.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_loadB_VITIS_LOOP_144_5</Name>
            <Loops>
                <loadB_VITIS_LOOP_144_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadB_VITIS_LOOP_144_5>
                        <Name>loadB_VITIS_LOOP_144_5</Name>
                        <Slack>8.00</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadB_VITIS_LOOP_144_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadB_VITIS_LOOP_144_5>
                            <Name>loadB_VITIS_LOOP_144_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:143</SourceLocation>
                        </loadB_VITIS_LOOP_144_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>345</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_401_p2" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_407_p2" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_419_p2" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_425_p2" SOURCE="../mmult_accel.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_431_p3" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_1_fu_439_p3" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_451_p2" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp118_fu_469_p2" SOURCE="../mmult_accel.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_483_p2" SOURCE="../mmult_accel.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_493_p2" SOURCE="../mmult_accel.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln148_fu_504_p2" SOURCE="../mmult_accel.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="and" PRAGMA="" RTLNAME="and_ln148_fu_510_p2" SOURCE="../mmult_accel.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="select" PRAGMA="" RTLNAME="storemerge732_fu_556_p3" SOURCE="../mmult_accel.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge732" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadB_VITIS_LOOP_144_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_516_p2" SOURCE="../mmult_accel.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_compute</Name>
            <Loops>
                <compute/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.673</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <compute>
                        <Name>compute</Name>
                        <Slack>8.00</Slack>
                        <TripCount>16</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </compute>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:158</SourceLocation>
                    <SummaryOfLoopViolations>
                        <compute>
                            <Name>compute</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:158</SourceLocation>
                        </compute>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>256</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>8271</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4703</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="compute" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln158_fu_7176_p2" SOURCE="../mmult_accel.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_7182_p2" SOURCE="../mmult_accel.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U58" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U58" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U58" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U59" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U59" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U59" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U60" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U60" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U60" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U61" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U61" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U61" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U62" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U62" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U62" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U63" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U63" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U63" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U64" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U64" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U64" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U65" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U65" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U65" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U66" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U66" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U66" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U67" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U67" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U67" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U68" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U68" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U68" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U69" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U69" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U69" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U70" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U70" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U70" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U71" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U71" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U71" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U72" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U72" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U72" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U73" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U73" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U73" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U74" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U74" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U74" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U75" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U75" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U75" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U76" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U76" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U76" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U77" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U77" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U77" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U78" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U78" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U78" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U79" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U79" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U79" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U80" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U80" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U80" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U81" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U81" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U81" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U82" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U82" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U82" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U83" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U83" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U83" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U84" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U84" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U84" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U85" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U85" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U85" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U86" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U86" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U86" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U87" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U87" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U87" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U88" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U88" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U88" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U89" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U89" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U89" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U90" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U90" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U90" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U91" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U91" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U91" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U92" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U92" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U92" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U93" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U93" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U93" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U94" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U94" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U94" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U95" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U95" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U95" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U96" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U96" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U96" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U97" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U97" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U97" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U98" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U98" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U98" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U99" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U99" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U99" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U100" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U100" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U100" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U101" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U101" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U101" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U102" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U102" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U102" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U103" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U103" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U103" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U104" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U104" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U104" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U105" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U105" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U105" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U106" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U106" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U106" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U107" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U107" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U107" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U108" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U108" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U108" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U109" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U109" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U109" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U110" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U110" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U110" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U111" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U111" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U111" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U112" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U112" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U112" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U113" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U113" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U113" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U114" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U114" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U114" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U115" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U115" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U115" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U116" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U116" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U116" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U117" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U117" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U117" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U118" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U118" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U118" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U119" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U119" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U119" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U120" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U120" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U120" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U121" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U121" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U121" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U122" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U122" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U122" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U123" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U123" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U123" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U124" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U124" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U124" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U125" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U125" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U125" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U126" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U126" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U126" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U127" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U127" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U127" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U128" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U128" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U128" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U129" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U129" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U129" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U130" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U130" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U130" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U131" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U131" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U131" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U132" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U132" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U132" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U133" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U133" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U133" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U134" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U134" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U134" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U135" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U135" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U135" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U136" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U136" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U136" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U137" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U137" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U137" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U138" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U138" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U138" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U139" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U139" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U139" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U140" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U140" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U140" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U141" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U141" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U141" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U142" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U142" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U142" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U143" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U143" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U143" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U144" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U144" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U144" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U145" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U145" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U145" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U146" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U146" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U146" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U147" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U147" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U147" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U148" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U148" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U148" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U149" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U149" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U149" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U150" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U150" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U150" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U151" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U151" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U151" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U152" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U152" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U152" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U153" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U153" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U153" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U154" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U154" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U154" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U155" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U155" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U155" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U156" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U156" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U156" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U157" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U157" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U157" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U158" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U158" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U158" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U159" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U159" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U159" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U160" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U160" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U160" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U161" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U161" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U161" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U162" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U162" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U162" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U163" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U163" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U163" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U164" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U164" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U164" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U165" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U165" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U165" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U166" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U166" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U166" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U167" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U167" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U167" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U168" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U168" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U168" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U169" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U169" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U169" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U170" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U170" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U170" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U171" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U171" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U171" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U172" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U172" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U172" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U173" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U173" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U173" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U174" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U174" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U174" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U175" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U175" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U175" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U176" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U176" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U176" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U177" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U177" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U177" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U178" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U178" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U178" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U179" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U179" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U179" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U180" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U180" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U180" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U181" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U181" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U181" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U182" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U182" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U182" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U183" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U183" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U183" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U184" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U184" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U184" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U185" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U185" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U185" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U186" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U186" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U186" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U187" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U187" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U187" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U188" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U188" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U188" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U189" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U189" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U189" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U190" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U190" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U190" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U191" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U191" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U191" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U192" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U192" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U192" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U193" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U193" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U193" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U194" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U194" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U194" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U195" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U195" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U195" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U196" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U196" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U196" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U197" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U197" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U197" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U198" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U198" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U198" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U199" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U199" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U199" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U200" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U200" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U200" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U201" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U201" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U201" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U202" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U202" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U202" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U203" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U203" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U203" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U204" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U204" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U204" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U205" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U205" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U205" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U206" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U206" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U206" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U207" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U207" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U207" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U208" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U208" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U208" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U209" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U209" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U209" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U210" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U210" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U210" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U211" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U211" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U211" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U212" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U212" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U212" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U213" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U213" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U213" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U214" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U214" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U214" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U215" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U215" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U215" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U216" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U216" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U216" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U217" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U217" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U217" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U218" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U218" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U218" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U219" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U219" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U219" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U220" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U220" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U220" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U221" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U221" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U221" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U222" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U222" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U222" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U223" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U223" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U223" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U224" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U224" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U224" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U225" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U225" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U225" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U226" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U226" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U226" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U227" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U227" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U227" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U228" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U228" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U228" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U229" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U229" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U229" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U230" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U230" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U230" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U231" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U231" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U231" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U232" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U232" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U232" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U233" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U233" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U233" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U234" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U234" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U234" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U235" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U235" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U235" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U236" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U236" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U236" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U237" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U237" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U237" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U238" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U238" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U238" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U239" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U239" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U239" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U240" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U240" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U240" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U241" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U241" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U241" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U242" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U242" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U242" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U243" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U243" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U243" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U244" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U244" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U244" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U245" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U245" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U245" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U246" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U246" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U246" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U247" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U247" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U247" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U248" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U248" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U248" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U249" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U249" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U249" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U250" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U250" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U250" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U251" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U251" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U251" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U252" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U252" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U252" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U253" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U253" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U253" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U254" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U254" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U254" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U255" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U255" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U255" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U256" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U256" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U256" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U257" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U257" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U257" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U258" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U258" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U258" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U259" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U259" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U259" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U260" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U260" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U260" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U261" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U261" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U261" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U262" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U262" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U262" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U263" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U263" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U263" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U264" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U264" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U264" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U265" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U265" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U265" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U266" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U266" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U266" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U267" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U267" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U267" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U268" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U268" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U268" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U269" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_211" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U269" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U269" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_211" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U270" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U270" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U270" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U271" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U271" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U271" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U272" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U272" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U272" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U273" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U273" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U273" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U274" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U274" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U274" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U275" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_217" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U275" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U275" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_217" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U276" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U276" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U276" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U277" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U277" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U277" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U278" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U278" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U278" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U279" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U279" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U279" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U280" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U280" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U280" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U281" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U281" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U281" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U282" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U282" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U282" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U283" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U283" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U283" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U284" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U284" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U284" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U285" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U285" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U285" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U286" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U286" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U286" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U287" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U287" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U287" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U288" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U288" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U288" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U289" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_231" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U289" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U289" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_231" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U290" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U290" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U290" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U291" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U291" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U291" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U292" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U292" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U292" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U293" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U293" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U293" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U294" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U294" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U294" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U295" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U295" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U295" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U296" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U296" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U296" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U297" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U297" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U297" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U298" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U298" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U298" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U299" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U299" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U299" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U300" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U300" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U300" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U301" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U301" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U301" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U302" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U302" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U302" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U303" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U303" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U303" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U304" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U304" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U304" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U305" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U305" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U305" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U306" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U306" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U306" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U307" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U307" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U307" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U308" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U308" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U308" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U309" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U309" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U309" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U310" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U310" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U310" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U311" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U311" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U311" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U312" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U312" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U312" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U313" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln172_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U313" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln172_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U313" SOURCE="../mmult_accel.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_255" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel_Pipeline_writeC_VITIS_LOOP_181_8</Name>
            <Loops>
                <writeC_VITIS_LOOP_181_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>264</Best-caseLatency>
                    <Average-caseLatency>264</Average-caseLatency>
                    <Worst-caseLatency>264</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeC_VITIS_LOOP_181_8>
                        <Name>writeC_VITIS_LOOP_181_8</Name>
                        <Slack>8.00</Slack>
                        <TripCount>256</TripCount>
                        <Latency>262</Latency>
                        <AbsoluteTimeLatency>2.620 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </writeC_VITIS_LOOP_181_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:181</SourceLocation>
                    <SummaryOfLoopViolations>
                        <writeC_VITIS_LOOP_181_8>
                            <Name>writeC_VITIS_LOOP_181_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:180</SourceLocation>
                        </writeC_VITIS_LOOP_181_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>229</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1705</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln180_fu_2277_p2" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_2283_p2" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_2295_p2" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln181_fu_2301_p2" SOURCE="../mmult_accel.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_2307_p3" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_1_fu_2315_p3" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2331_p2" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp198_fu_2342_p2" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_62_1_1_U859" SOURCE="../mmult_accel.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_2356_p2" SOURCE="../mmult_accel.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_fu_2362_p2" SOURCE="../mmult_accel.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln185_fu_2368_p2" SOURCE="../mmult_accel.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U860" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U861" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U862" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U863" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U864" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U865" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U866" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U867" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U868" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U869" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U870" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U871" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U872" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U873" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U874" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U875" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U876" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_2_fu_3622_p2" SOURCE="../mmult_accel.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln186_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_VITIS_LOOP_181_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_3648_p2" SOURCE="../mmult_accel.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_accel</Name>
            <Loops>
                <outer_j_block>
                    <tile_i>
                        <tile_j>
                            <k_loop/>
                        </tile_j>
                    </tile_i>
                </outer_j_block>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outer_j_block>
                        <Name>outer_j_block</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16777216</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_80_2_fu_4460</Instance>
                        </InstanceList>
                        <tile_i>
                            <Name>tile_i</Name>
                            <Slack>8.00</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>268435456</max>
                                </range>
                            </TripCount>
                            <Latency>553 ~ ?</Latency>
                            <AbsoluteTimeLatency>5.530 us ~ ?</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>553</min>
                                    <max>-1</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>553 ~ ?</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <tile_j>
                                <Name>tile_j</Name>
                                <Slack>8.00</Slack>
                                <TripCount>
                                    <range>
                                        <min>1</min>
                                        <max>268435456</max>
                                    </range>
                                </TripCount>
                                <Latency>551 ~ ?</Latency>
                                <AbsoluteTimeLatency>5.510 us ~ ?</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>551</min>
                                        <max>76235669771</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>551 ~ 76235669771</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_mmult_accel_Pipeline_writeC_VITIS_LOOP_181_8_fu_4524</Instance>
                                </InstanceList>
                                <k_loop>
                                    <Name>k_loop</Name>
                                    <Slack>8.00</Slack>
                                    <TripCount>
                                        <range>
                                            <min>1</min>
                                            <max>268435456</max>
                                        </range>
                                    </TripCount>
                                    <Latency>284 ~ 76235669504</Latency>
                                    <AbsoluteTimeLatency>2.840 us ~ 762.357 sec</AbsoluteTimeLatency>
                                    <IterationLatency>284</IterationLatency>
                                    <PipelineDepth>284</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_mmult_accel_Pipeline_loadA_VITIS_LOOP_129_4_fu_4473</Instance>
                                        <Instance>grp_mmult_accel_Pipeline_loadB_VITIS_LOOP_144_5_fu_4499</Instance>
                                        <Instance>grp_mmult_accel_Pipeline_compute_fu_5049</Instance>
                                    </InstanceList>
                                </k_loop>
                            </tile_j>
                        </tile_i>
                    </outer_j_block>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../mmult_accel.cpp:19</SourceLocation>
                    <SummaryOfLoopViolations>
                        <outer_j_block>
                            <Name>outer_j_block</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../mmult_accel.cpp:70</SourceLocation>
                            <tile_i>
                                <Name>tile_i</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../mmult_accel.cpp:92</SourceLocation>
                                <tile_j>
                                    <Name>tile_j</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../mmult_accel.cpp:94</SourceLocation>
                                    <k_loop>
                                        <Name>k_loop</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>../mmult_accel.cpp:125</SourceLocation>
                                    </k_loop>
                                </tile_j>
                            </tile_i>
                        </outer_j_block>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>126</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>43</UTIL_BRAM>
                    <DSP>272</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>21127</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>15786</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="96" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="B_local_U" SOURCE="../mmult_accel.cpp:75" STORAGESIZE="8 196608 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="B_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_1_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_2_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_3_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_4_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_5_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_6_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_7_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_8_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_9_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_10_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_11_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_12_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_13_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_14_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_15_U" SOURCE="../mmult_accel.cpp:112" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localA_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_1_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_2_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_3_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_4_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_5_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_6_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_7_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_8_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_9_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_10_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_11_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_12_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_13_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_14_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_15_U" SOURCE="../mmult_accel.cpp:113" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localB_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_5876_p2" SOURCE="../mmult_accel.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_fu_5882_p2" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp239_fu_5888_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U1144" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_5902_p3" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_289_fu_5909_p3" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_5916_p3" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_5932_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U1143" SOURCE="../mmult_accel.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_291_fu_5956_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax3_fu_5961_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln70_fu_5984_p2" SOURCE="../mmult_accel.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_j_block" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_5993_p2" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln71_fu_6003_p2" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_fu_6008_p2" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_j_block" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_6018_p2" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="outer_j_block" OPTYPE="select" PRAGMA="" RTLNAME="current_block_M_fu_6023_p3" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="current_block_M" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp2414_fu_6035_p2" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp2414" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="outer_j_block" OPTYPE="select" PRAGMA="" RTLNAME="empty_292_fu_6041_p3" SOURCE="../mmult_accel.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="outer_j_block" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U1143" SOURCE="../mmult_accel.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="tile_i" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln92_fu_6061_p2" SOURCE="../mmult_accel.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="tile_j" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln94_fu_6078_p2" SOURCE="../mmult_accel.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="k_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln125_fu_6097_p2" SOURCE="../mmult_accel.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_6108_p2" SOURCE="../mmult_accel.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_j" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_6114_p2" SOURCE="../mmult_accel.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_6087_p2" SOURCE="../mmult_accel.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="24" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="A_bram_U" SOURCE="" STORAGESIZE="8 49152 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="A_bram" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmemA" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmemA_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmemB" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmemB_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmemC" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmemC_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="signed char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmemA" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="signed char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmemB" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmemC" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="N" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="N" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="K" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="M" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="M" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="update_A" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="update_A" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x34" name="N" access="W" description="Data signal of N" range="32">
                    <fields>
                        <field offset="0" width="32" name="N" access="W" description="Bit 31 to 0 of N"/>
                    </fields>
                </register>
                <register offset="0x3c" name="K" access="W" description="Data signal of K" range="32">
                    <fields>
                        <field offset="0" width="32" name="K" access="W" description="Bit 31 to 0 of K"/>
                    </fields>
                </register>
                <register offset="0x44" name="M" access="W" description="Data signal of M" range="32">
                    <fields>
                        <field offset="0" width="32" name="M" access="W" description="Bit 31 to 0 of M"/>
                    </fields>
                </register>
                <register offset="0x4c" name="update_A" access="W" description="Data signal of update_A" range="32">
                    <fields>
                        <field offset="0" width="32" name="update_A" access="W" description="Bit 31 to 0 of update_A"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="N"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="K"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="M"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="update_A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmemA:m_axi_gmemB:m_axi_gmemC</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmemA" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmemA_" paramPrefix="C_M_AXI_GMEMA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmemA_ARADDR</port>
                <port>m_axi_gmemA_ARBURST</port>
                <port>m_axi_gmemA_ARCACHE</port>
                <port>m_axi_gmemA_ARID</port>
                <port>m_axi_gmemA_ARLEN</port>
                <port>m_axi_gmemA_ARLOCK</port>
                <port>m_axi_gmemA_ARPROT</port>
                <port>m_axi_gmemA_ARQOS</port>
                <port>m_axi_gmemA_ARREADY</port>
                <port>m_axi_gmemA_ARREGION</port>
                <port>m_axi_gmemA_ARSIZE</port>
                <port>m_axi_gmemA_ARUSER</port>
                <port>m_axi_gmemA_ARVALID</port>
                <port>m_axi_gmemA_AWADDR</port>
                <port>m_axi_gmemA_AWBURST</port>
                <port>m_axi_gmemA_AWCACHE</port>
                <port>m_axi_gmemA_AWID</port>
                <port>m_axi_gmemA_AWLEN</port>
                <port>m_axi_gmemA_AWLOCK</port>
                <port>m_axi_gmemA_AWPROT</port>
                <port>m_axi_gmemA_AWQOS</port>
                <port>m_axi_gmemA_AWREADY</port>
                <port>m_axi_gmemA_AWREGION</port>
                <port>m_axi_gmemA_AWSIZE</port>
                <port>m_axi_gmemA_AWUSER</port>
                <port>m_axi_gmemA_AWVALID</port>
                <port>m_axi_gmemA_BID</port>
                <port>m_axi_gmemA_BREADY</port>
                <port>m_axi_gmemA_BRESP</port>
                <port>m_axi_gmemA_BUSER</port>
                <port>m_axi_gmemA_BVALID</port>
                <port>m_axi_gmemA_RDATA</port>
                <port>m_axi_gmemA_RID</port>
                <port>m_axi_gmemA_RLAST</port>
                <port>m_axi_gmemA_RREADY</port>
                <port>m_axi_gmemA_RRESP</port>
                <port>m_axi_gmemA_RUSER</port>
                <port>m_axi_gmemA_RVALID</port>
                <port>m_axi_gmemA_WDATA</port>
                <port>m_axi_gmemA_WID</port>
                <port>m_axi_gmemA_WLAST</port>
                <port>m_axi_gmemA_WREADY</port>
                <port>m_axi_gmemA_WSTRB</port>
                <port>m_axi_gmemA_WUSER</port>
                <port>m_axi_gmemA_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmemB" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmemB_" paramPrefix="C_M_AXI_GMEMB_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmemB_ARADDR</port>
                <port>m_axi_gmemB_ARBURST</port>
                <port>m_axi_gmemB_ARCACHE</port>
                <port>m_axi_gmemB_ARID</port>
                <port>m_axi_gmemB_ARLEN</port>
                <port>m_axi_gmemB_ARLOCK</port>
                <port>m_axi_gmemB_ARPROT</port>
                <port>m_axi_gmemB_ARQOS</port>
                <port>m_axi_gmemB_ARREADY</port>
                <port>m_axi_gmemB_ARREGION</port>
                <port>m_axi_gmemB_ARSIZE</port>
                <port>m_axi_gmemB_ARUSER</port>
                <port>m_axi_gmemB_ARVALID</port>
                <port>m_axi_gmemB_AWADDR</port>
                <port>m_axi_gmemB_AWBURST</port>
                <port>m_axi_gmemB_AWCACHE</port>
                <port>m_axi_gmemB_AWID</port>
                <port>m_axi_gmemB_AWLEN</port>
                <port>m_axi_gmemB_AWLOCK</port>
                <port>m_axi_gmemB_AWPROT</port>
                <port>m_axi_gmemB_AWQOS</port>
                <port>m_axi_gmemB_AWREADY</port>
                <port>m_axi_gmemB_AWREGION</port>
                <port>m_axi_gmemB_AWSIZE</port>
                <port>m_axi_gmemB_AWUSER</port>
                <port>m_axi_gmemB_AWVALID</port>
                <port>m_axi_gmemB_BID</port>
                <port>m_axi_gmemB_BREADY</port>
                <port>m_axi_gmemB_BRESP</port>
                <port>m_axi_gmemB_BUSER</port>
                <port>m_axi_gmemB_BVALID</port>
                <port>m_axi_gmemB_RDATA</port>
                <port>m_axi_gmemB_RID</port>
                <port>m_axi_gmemB_RLAST</port>
                <port>m_axi_gmemB_RREADY</port>
                <port>m_axi_gmemB_RRESP</port>
                <port>m_axi_gmemB_RUSER</port>
                <port>m_axi_gmemB_RVALID</port>
                <port>m_axi_gmemB_WDATA</port>
                <port>m_axi_gmemB_WID</port>
                <port>m_axi_gmemB_WLAST</port>
                <port>m_axi_gmemB_WREADY</port>
                <port>m_axi_gmemB_WSTRB</port>
                <port>m_axi_gmemB_WUSER</port>
                <port>m_axi_gmemB_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmemC" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmemC_" paramPrefix="C_M_AXI_GMEMC_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmemC_ARADDR</port>
                <port>m_axi_gmemC_ARBURST</port>
                <port>m_axi_gmemC_ARCACHE</port>
                <port>m_axi_gmemC_ARID</port>
                <port>m_axi_gmemC_ARLEN</port>
                <port>m_axi_gmemC_ARLOCK</port>
                <port>m_axi_gmemC_ARPROT</port>
                <port>m_axi_gmemC_ARQOS</port>
                <port>m_axi_gmemC_ARREADY</port>
                <port>m_axi_gmemC_ARREGION</port>
                <port>m_axi_gmemC_ARSIZE</port>
                <port>m_axi_gmemC_ARUSER</port>
                <port>m_axi_gmemC_ARVALID</port>
                <port>m_axi_gmemC_AWADDR</port>
                <port>m_axi_gmemC_AWBURST</port>
                <port>m_axi_gmemC_AWCACHE</port>
                <port>m_axi_gmemC_AWID</port>
                <port>m_axi_gmemC_AWLEN</port>
                <port>m_axi_gmemC_AWLOCK</port>
                <port>m_axi_gmemC_AWPROT</port>
                <port>m_axi_gmemC_AWQOS</port>
                <port>m_axi_gmemC_AWREADY</port>
                <port>m_axi_gmemC_AWREGION</port>
                <port>m_axi_gmemC_AWSIZE</port>
                <port>m_axi_gmemC_AWUSER</port>
                <port>m_axi_gmemC_AWVALID</port>
                <port>m_axi_gmemC_BID</port>
                <port>m_axi_gmemC_BREADY</port>
                <port>m_axi_gmemC_BRESP</port>
                <port>m_axi_gmemC_BUSER</port>
                <port>m_axi_gmemC_BVALID</port>
                <port>m_axi_gmemC_RDATA</port>
                <port>m_axi_gmemC_RID</port>
                <port>m_axi_gmemC_RLAST</port>
                <port>m_axi_gmemC_RREADY</port>
                <port>m_axi_gmemC_RRESP</port>
                <port>m_axi_gmemC_RUSER</port>
                <port>m_axi_gmemC_RVALID</port>
                <port>m_axi_gmemC_WDATA</port>
                <port>m_axi_gmemC_WID</port>
                <port>m_axi_gmemC_WLAST</port>
                <port>m_axi_gmemC_WREADY</port>
                <port>m_axi_gmemC_WSTRB</port>
                <port>m_axi_gmemC_WUSER</port>
                <port>m_axi_gmemC_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmemA">READ_ONLY, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmemB">READ_ONLY, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmemC">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">N, 0x34, 32, W, Data signal of N, </column>
                    <column name="s_axi_control">K, 0x3c, 32, W, Data signal of K, </column>
                    <column name="s_axi_control">M, 0x44, 32, W, Data signal of M, </column>
                    <column name="s_axi_control">update_A, 0x4c, 32, W, Data signal of update_A, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, signed char const *</column>
                    <column name="B">in, signed char const *</column>
                    <column name="C">out, int*</column>
                    <column name="N">in, int</column>
                    <column name="K">in, int</column>
                    <column name="M">in, int</column>
                    <column name="update_A">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmemA, interface, , channel=0</column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmemB, interface, , channel=0</column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmemC, interface, , channel=0</column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                    <column name="N">s_axi_control, register, , name=N offset=0x34 range=32</column>
                    <column name="K">s_axi_control, register, , name=K offset=0x3c range=32</column>
                    <column name="M">s_axi_control, register, , name=M offset=0x44 range=32</column>
                    <column name="update_A">s_axi_control, register, , name=update_A offset=0x4c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmemA">read, variable, 8, copy_A, ../mmult_accel.cpp:57:13</column>
                    <column name="m_axi_gmemB">read, variable, 8, VITIS_LOOP_80_2, ../mmult_accel.cpp:80:34</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmemA">A, ../mmult_accel.cpp:61:17, read, Widen Fail, , VITIS_LOOP_58_1, ../mmult_accel.cpp:58:34, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmemA">A, ../mmult_accel.cpp:61:17, read, Inferred, variable, copy_A, ../mmult_accel.cpp:57:13, , </column>
                    <column name="m_axi_gmemB">B, ../mmult_accel.cpp:83:18, read, Widen Fail, , VITIS_LOOP_80_2, ../mmult_accel.cpp:80:34, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmemB">B, ../mmult_accel.cpp:83:18, read, Fail, , copy_B_block, ../mmult_accel.cpp:79:13, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmemB">B, ../mmult_accel.cpp:83:18, read, Inferred, variable, VITIS_LOOP_80_2, ../mmult_accel.cpp:80:34, , </column>
                    <column name="m_axi_gmemC">C, ../mmult_accel.cpp:186:72, write, Fail, , VITIS_LOOP_181_8, ../mmult_accel.cpp:181:43, 214-232, Access store is in the conditional branch</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../mmult_accel.cpp:27" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="m_axi port = A offset = slave bundle = gmemA depth = 64 * 768"/>
        <Pragma type="interface" location="../mmult_accel.cpp:28" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="m_axi port = B offset = slave bundle = gmemB depth = 768 * 768"/>
        <Pragma type="interface" location="../mmult_accel.cpp:29" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="m_axi port = C offset = slave bundle = gmemC depth = 64 * 768"/>
        <Pragma type="interface" location="../mmult_accel.cpp:36" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = A bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:37" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = B bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:38" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = C bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:39" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = N bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:40" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = K bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:41" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = M bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:42" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = update_A bundle = control"/>
        <Pragma type="interface" location="../mmult_accel.cpp:43" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="bind_storage" location="../mmult_accel.cpp:51" status="valid" parentFunction="mmult_accel" variable="A_bram" isDirective="0" options="variable=A_bram type=ram_2p impl=bram"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:60" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_storage" location="../mmult_accel.cpp:76" status="valid" parentFunction="mmult_accel" variable="B_local" isDirective="0" options="variable=B_local type=ram_2p impl=bram"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:82" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../mmult_accel.cpp:99" status="valid" parentFunction="mmult_accel" variable="localC" isDirective="0" options="variable=localC dim=0 complete"/>
        <Pragma type="unroll" location="../mmult_accel.cpp:104" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../mmult_accel.cpp:106" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../mmult_accel.cpp:116" status="valid" parentFunction="mmult_accel" variable="localA" isDirective="0" options="variable=localA dim=1 complete"/>
        <Pragma type="array_partition" location="../mmult_accel.cpp:117" status="valid" parentFunction="mmult_accel" variable="localB" isDirective="0" options="variable=localB dim=2 complete"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:131" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:145" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:159" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../mmult_accel.cpp:161" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../mmult_accel.cpp:167" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../mmult_accel.cpp:182" status="valid" parentFunction="mmult_accel" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

