Analysis & Elaboration report for proyecto-procesador
Fri Nov 19 17:26:49 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Nov 19 17:26:49 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; proyecto-procesador                         ;
; Top-level Entity Name         ; control_unit                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                     ;
; Top-level entity name                                                           ; control_unit       ; proyecto-procesador ;
; Family name                                                                     ; Cyclone V          ; Cyclone V           ;
; Use smart compilation                                                           ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Off                ; Off                 ;
; Extract Verilog State Machines                                                  ; On                 ; On                  ;
; Extract VHDL State Machines                                                     ; On                 ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; Parallel Synthesis                                                              ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Carry Chain Length                                                              ; 70                 ; 70                  ;
; Auto Carry Chains                                                               ; On                 ; On                  ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Connectivity Checks                                                      ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 19 17:26:43 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto-procesador -c proyecto-procesador --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.sv
    Info (12023): Found entity 1: alu_decoder File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.sv
    Info (12023): Found entity 1: main_decoder File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/main_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_logic.sv
    Info (12023): Found entity 1: pc_logic File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/pc_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aluflags_register.sv
    Info (12023): Found entity 1: aluFlags_register File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/aluFlags_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condition_check.sv
    Info (12023): Found entity 1: condition_check File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/condition_check.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditional_logic.sv
    Info (12023): Found entity 1: conditional_logic File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_unit.sv
    Info (12023): Found entity 1: decoder_unit File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file individual_test_tb.sv
    Info (12023): Found entity 1: individual_test_tb File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/individual_test_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4bits.sv
    Info (12023): Found entity 1: mux_4bits File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_4bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32bits.sv
    Info (12023): Found entity 1: mux_32bits File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_32bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_op.sv
    Info (12023): Found entity 1: and_op File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/and_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_op.sv
    Info (12023): Found entity 1: xor_op File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/xor_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file revsub_op.sv
    Info (12023): Found entity 1: revsub_op File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/revsub_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_op.sv
    Info (12023): Found entity 1: sub_op File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/sub_op.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/extend.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at decoder_unit.sv(20): created implicit net for "branch" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 20
Warning (10236): Verilog HDL Implicit Net warning at decoder_unit.sv(20): created implicit net for "reg_W" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 20
Info (12127): Elaborating entity "control_unit" for the top level hierarchy
Info (12128): Elaborating entity "decoder_unit" for hierarchy "decoder_unit:DECO_UNIT" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv Line: 24
Warning (10034): Output port "reg_w" at decoder_unit.sv(9) has no driver File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 9
Info (12128): Elaborating entity "main_decoder" for hierarchy "decoder_unit:DECO_UNIT|main_decoder:MAIN_DECO" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 20
Info (12128): Elaborating entity "alu_decoder" for hierarchy "decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 21
Warning (10240): Verilog HDL Always Construct warning at alu_decoder.sv(13): inferring latch(es) for variable "temp_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 13
Info (10041): Inferred latch for "temp_flag[0]" at alu_decoder.sv(24) File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 24
Info (10041): Inferred latch for "temp_flag[1]" at alu_decoder.sv(24) File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv Line: 24
Info (12128): Elaborating entity "pc_logic" for hierarchy "decoder_unit:DECO_UNIT|pc_logic:PC_LOGIC" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv Line: 22
Info (12128): Elaborating entity "conditional_logic" for hierarchy "conditional_logic:COND_LOGIC" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv Line: 25
Info (12128): Elaborating entity "aluFlags_register" for hierarchy "conditional_logic:COND_LOGIC|aluFlags_register:FLAGS" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv Line: 19
Info (12128): Elaborating entity "condition_check" for hierarchy "conditional_logic:COND_LOGIC|condition_check:COND_EX" File: C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv Line: 20
Info (144001): Generated suppressed messages file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4773 megabytes
    Info: Processing ended: Fri Nov 19 17:26:49 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:15


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg.


