#!/bin/bash
# RISC-V AI åŠ é€Ÿå™¨ FPGA éªŒè¯å®Œæ•´æµç¨‹
# ç»Ÿä¸€çš„è‡ªåŠ¨åŒ–è„šæœ¬

set -e

# é¢œè‰²å®šä¹‰
RED='\033[0;31m'
GREEN='\033[0;32m'
YELLOW='\033[1;33m'
BLUE='\033[0;34m'
CYAN='\033[0;36m'
NC='\033[0m'

# è·å–è„šæœ¬ç›®å½•
SCRIPT_DIR="$( cd "$( dirname "${BASH_SOURCE[0]}" )" && pwd )"
PROJECT_ROOT="$SCRIPT_DIR/../../.."
CHISEL_DIR="$PROJECT_ROOT/chisel"
FPGA_DIR="$SCRIPT_DIR"

# é»˜è®¤å‚æ•°
MODE=${1:-"help"}
TARGET=${2:-"local"}  # local æˆ– aws

# æ˜¾ç¤º Banner
show_banner() {
    echo -e "${CYAN}"
    echo "â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—"
    echo "â•‘   RISC-V AI åŠ é€Ÿå™¨ - FPGA éªŒè¯æµç¨‹                        â•‘"
    echo "â•‘   PicoRV32 + CompactAccel + BitNetAccel                   â•‘"
    echo "â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•"
    echo -e "${NC}"
}

# æ˜¾ç¤ºå¸®åŠ©
show_help() {
    show_banner
    echo -e "${BLUE}ç”¨æ³•:${NC} $0 [æ¨¡å¼] [ç›®æ ‡]"
    echo ""
    echo -e "${BLUE}æ¨¡å¼:${NC}"
    echo "  prepare     - å‡†å¤‡ç¯å¢ƒå’Œç”Ÿæˆ Verilog"
    echo "  simulate    - è¿è¡Œ RTL ä»¿çœŸéªŒè¯"
    echo "  synthesize  - ç»¼åˆ FPGA è®¾è®¡"
    echo "  build       - æ„å»ºå®Œæ•´ FPGA é•œåƒ"
    echo "  deploy      - éƒ¨ç½²åˆ° FPGA (éœ€è¦ç¡¬ä»¶)"
    echo "  test        - è¿è¡Œ FPGA æµ‹è¯•"
    echo "  full        - å®Œæ•´æµç¨‹ (prepare -> build)"
    echo "  aws         - AWS F1 å®Œæ•´æµç¨‹"
    echo "  clean       - æ¸…ç†æ‰€æœ‰æ„å»ºæ–‡ä»¶"
    echo "  status      - æŸ¥çœ‹å½“å‰çŠ¶æ€"
    echo ""
    echo -e "${BLUE}ç›®æ ‡:${NC}"
    echo "  local       - æœ¬åœ° FPGA å¼€å‘ (é»˜è®¤)"
    echo "  aws         - AWS F1 äº‘ç«¯ FPGA"
    echo ""
    echo -e "${BLUE}ç¤ºä¾‹:${NC}"
    echo "  $0 prepare              # å‡†å¤‡ç¯å¢ƒå’Œç”Ÿæˆ Verilog"
    echo "  $0 simulate             # è¿è¡Œä»¿çœŸ"
    echo "  $0 full local           # æœ¬åœ°å®Œæ•´æµç¨‹"
    echo "  $0 aws                  # AWS F1 å®Œæ•´æµç¨‹"
    echo "  $0 status               # æŸ¥çœ‹çŠ¶æ€"
    echo ""
    echo -e "${BLUE}AWS F1 æµç¨‹:${NC}"
    echo "  1. $0 prepare           # ç”Ÿæˆ Verilog"
    echo "  2. $0 aws               # è‡ªåŠ¨æ‰§è¡Œ AWS æµç¨‹"
    echo "     - é…ç½® AWS ç¯å¢ƒ"
    echo "     - è¿è¡Œ Vivado ç»¼åˆ"
    echo "     - åˆ›å»º AFI é•œåƒ"
    echo "     - éƒ¨ç½²å’Œæµ‹è¯•"
    echo ""
}

# æ£€æŸ¥ä¾èµ–
check_dependencies() {
    echo -e "${BLUE}[1/7] æ£€æŸ¥ä¾èµ–...${NC}"
    
    local missing_deps=()
    
    # æ£€æŸ¥ sbt (Chisel ç¼–è¯‘)
    if ! command -v sbt &> /dev/null; then
        missing_deps+=("sbt")
    fi
    
    # æ£€æŸ¥ Java
    if ! command -v java &> /dev/null; then
        missing_deps+=("java")
    fi
    
    # å¦‚æœæ˜¯ AWS æ¨¡å¼ï¼Œæ£€æŸ¥ AWS CLI
    if [ "$TARGET" == "aws" ]; then
        if ! command -v aws &> /dev/null; then
            missing_deps+=("aws-cli")
        fi
    fi
    
    if [ ${#missing_deps[@]} -gt 0 ]; then
        echo -e "${RED}âŒ ç¼ºå°‘ä¾èµ–: ${missing_deps[*]}${NC}"
        echo ""
        echo "å®‰è£…æ–¹æ³•:"
        for dep in "${missing_deps[@]}"; do
            case $dep in
                sbt)
                    echo "  macOS: brew install sbt"
                    echo "  Linux: sudo apt install sbt"
                    ;;
                java)
                    echo "  macOS: brew install openjdk@11"
                    echo "  Linux: sudo apt install openjdk-11-jdk"
                    ;;
                aws-cli)
                    echo "  pip install awscli"
                    ;;
            esac
        done
        exit 1
    fi
    
    echo -e "${GREEN}âœ“ æ‰€æœ‰ä¾èµ–å·²å®‰è£…${NC}"
}

# å‡†å¤‡ç¯å¢ƒ
prepare_environment() {
    echo -e "${BLUE}[2/7] å‡†å¤‡ç¯å¢ƒ...${NC}"
    
    # åˆ›å»ºå¿…è¦çš„ç›®å½•
    mkdir -p "$FPGA_DIR/build"
    mkdir -p "$FPGA_DIR/build/reports"
    mkdir -p "$FPGA_DIR/build/checkpoints"
    mkdir -p "$FPGA_DIR/build/checkpoints/to_aws"
    mkdir -p "$FPGA_DIR/test_results"
    
    echo -e "${GREEN}âœ“ ç›®å½•ç»“æ„åˆ›å»ºå®Œæˆ${NC}"
}

# ç”Ÿæˆ Verilog
generate_verilog() {
    echo -e "${BLUE}[3/7] ç”Ÿæˆ Verilog...${NC}"
    
    cd "$CHISEL_DIR"
    
    # ç¼–è¯‘ Chisel ä»£ç 
    echo "  ç¼–è¯‘ Chisel..."
    sbt compile > /dev/null 2>&1
    
    # ç”Ÿæˆ Verilog
    echo "  ç”Ÿæˆ SystemVerilog..."
    sbt 'runMain riscv.ai.SimpleEdgeAiSoCMain' 2>&1 | grep -E "(Generating|âœ…|ğŸ“|ä»£ç è¡Œæ•°)"
    
    if [ ! -f "$CHISEL_DIR/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv" ]; then
        echo -e "${RED}âŒ Verilog ç”Ÿæˆå¤±è´¥${NC}"
        exit 1
    fi
    
    local lines=$(wc -l < "$CHISEL_DIR/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv")
    echo -e "${GREEN}âœ“ Verilog ç”ŸæˆæˆåŠŸ ($lines è¡Œ)${NC}"
    
    cd "$FPGA_DIR"
}

# è¿è¡Œä»¿çœŸ
run_simulation() {
    echo -e "${BLUE}[4/7] è¿è¡Œ RTL ä»¿çœŸ...${NC}"
    
    cd "$CHISEL_DIR"
    
    echo "  è¿è¡Œ SimpleEdgeAiSoC æµ‹è¯•..."
    sbt 'testOnly riscv.ai.SimpleEdgeAiSoCTest' 2>&1 | tail -20
    
    if [ $? -eq 0 ]; then
        echo -e "${GREEN}âœ“ ä»¿çœŸæµ‹è¯•é€šè¿‡${NC}"
    else
        echo -e "${YELLOW}âš  éƒ¨åˆ†æµ‹è¯•å¤±è´¥ï¼Œä½†ç»§ç»­æµç¨‹${NC}"
    fi
    
    cd "$FPGA_DIR"
}

# æœ¬åœ°ç»¼åˆ (ä½¿ç”¨ Yosys)
synthesize_local() {
    echo -e "${BLUE}[5/7] æœ¬åœ°ç»¼åˆ (Yosys)...${NC}"
    
    if ! command -v yosys &> /dev/null; then
        echo -e "${YELLOW}âš  Yosys æœªå®‰è£…ï¼Œè·³è¿‡ç»¼åˆ${NC}"
        echo "  å®‰è£…: brew install yosys (macOS) æˆ– sudo apt install yosys (Linux)"
        return
    fi
    
    echo "  è¿è¡Œ Yosys ç»¼åˆ..."
    cd "$CHISEL_DIR/synthesis"
    
    if [ -f "run_generic_synthesis.sh" ]; then
        bash run_generic_synthesis.sh 2>&1 | tail -30
        echo -e "${GREEN}âœ“ ç»¼åˆå®Œæˆ${NC}"
    else
        echo -e "${YELLOW}âš  ç»¼åˆè„šæœ¬æœªæ‰¾åˆ°${NC}"
    fi
    
    cd "$FPGA_DIR"
}

# AWS ç»¼åˆ (ä½¿ç”¨ Vivado)
synthesize_aws() {
    echo -e "${BLUE}[5/7] AWS Vivado ç»¼åˆ...${NC}"
    
    if ! command -v vivado &> /dev/null; then
        echo -e "${RED}âŒ Vivado æœªå®‰è£…${NC}"
        echo "  è¯·åœ¨ AWS F1 å®ä¾‹ä¸Šè¿è¡Œæ­¤è„šæœ¬"
        exit 1
    fi
    
    echo "  è¿è¡Œ Vivado æ„å»º..."
    cd "$FPGA_DIR"
    
    if [ -f "scripts/build_fpga.tcl" ]; then
        vivado -mode batch -source scripts/build_fpga.tcl 2>&1 | tee build/vivado.log
        
        if [ -f "build/checkpoints/to_aws/SH_CL_routed.dcp" ]; then
            echo -e "${GREEN}âœ“ Vivado ç»¼åˆå®Œæˆ${NC}"
        else
            echo -e "${RED}âŒ Vivado ç»¼åˆå¤±è´¥${NC}"
            exit 1
        fi
    else
        echo -e "${RED}âŒ æ„å»ºè„šæœ¬æœªæ‰¾åˆ°${NC}"
        exit 1
    fi
}

# åˆ›å»º AWS AFI
create_afi() {
    echo -e "${BLUE}[6/7] åˆ›å»º AWS AFI...${NC}"
    
    if [ ! -f "$FPGA_DIR/scripts/create_afi.sh" ]; then
        echo -e "${RED}âŒ AFI åˆ›å»ºè„šæœ¬æœªæ‰¾åˆ°${NC}"
        exit 1
    fi
    
    cd "$FPGA_DIR"
    bash scripts/create_afi.sh
    
    echo -e "${GREEN}âœ“ AFI åˆ›å»ºè¯·æ±‚å·²æäº¤${NC}"
    echo -e "${YELLOW}âš  AFI ç”Ÿæˆéœ€è¦ 30-60 åˆ†é’Ÿï¼Œè¯·ç¨åæ£€æŸ¥çŠ¶æ€${NC}"
}

# éƒ¨ç½²åˆ° FPGA
deploy_fpga() {
    echo -e "${BLUE}[7/7] éƒ¨ç½²åˆ° FPGA...${NC}"
    
    if [ "$TARGET" == "aws" ]; then
        # AWS F1 éƒ¨ç½²
        if [ -f "$FPGA_DIR/build/afi_info.txt" ]; then
            local agfi_id=$(grep "AGFI ID" "$FPGA_DIR/build/afi_info.txt" | awk '{print $3}')
            
            if [ -n "$agfi_id" ]; then
                echo "  åŠ è½½ AFI: $agfi_id"
                sudo fpga-load-local-image -S 0 -I "$agfi_id"
                
                echo "  éªŒè¯åŠ è½½..."
                sudo fpga-describe-local-image -S 0 -H
                
                echo -e "${GREEN}âœ“ FPGA é•œåƒå·²åŠ è½½${NC}"
            else
                echo -e "${RED}âŒ æœªæ‰¾åˆ° AGFI ID${NC}"
                exit 1
            fi
        else
            echo -e "${YELLOW}âš  AFI ä¿¡æ¯æ–‡ä»¶æœªæ‰¾åˆ°ï¼Œè¯·å…ˆåˆ›å»º AFI${NC}"
        fi
    else
        echo -e "${YELLOW}âš  æœ¬åœ° FPGA éƒ¨ç½²éœ€è¦ç¡¬ä»¶æ”¯æŒ${NC}"
        echo "  è¯·ä½¿ç”¨ JTAG æˆ–å…¶ä»–æ–¹å¼æ‰‹åŠ¨çƒ§å½•æ¯”ç‰¹æµ"
    fi
}

# è¿è¡Œæµ‹è¯•
run_tests() {
    echo -e "${BLUE}è¿è¡Œ FPGA æµ‹è¯•...${NC}"
    
    if [ -f "$FPGA_DIR/scripts/run_tests.sh" ]; then
        cd "$FPGA_DIR"
        bash scripts/run_tests.sh
    else
        echo -e "${YELLOW}âš  æµ‹è¯•è„šæœ¬æœªæ‰¾åˆ°${NC}"
    fi
}

# æŸ¥çœ‹çŠ¶æ€
show_status() {
    show_banner
    echo -e "${BLUE}é¡¹ç›®çŠ¶æ€:${NC}"
    echo ""
    
    # Verilog ç”ŸæˆçŠ¶æ€
    if [ -f "$CHISEL_DIR/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv" ]; then
        local lines=$(wc -l < "$CHISEL_DIR/generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv")
        echo -e "${GREEN}âœ“${NC} Verilog å·²ç”Ÿæˆ ($lines è¡Œ)"
    else
        echo -e "${RED}âœ—${NC} Verilog æœªç”Ÿæˆ"
    fi
    
    # ç»¼åˆçŠ¶æ€
    if [ -f "$FPGA_DIR/build/checkpoints/to_aws/SH_CL_routed.dcp" ]; then
        echo -e "${GREEN}âœ“${NC} Vivado ç»¼åˆå·²å®Œæˆ"
    else
        echo -e "${YELLOW}â—‹${NC} Vivado ç»¼åˆæœªå®Œæˆ"
    fi
    
    # AFI çŠ¶æ€
    if [ -f "$FPGA_DIR/build/afi_info.txt" ]; then
        local afi_id=$(grep "AFI ID" "$FPGA_DIR/build/afi_info.txt" | awk '{print $3}')
        echo -e "${GREEN}âœ“${NC} AFI å·²åˆ›å»º: $afi_id"
        
        # æ£€æŸ¥ AFI çŠ¶æ€
        if command -v aws &> /dev/null && [ -n "$afi_id" ]; then
            local status=$(aws ec2 describe-fpga-images --fpga-image-ids "$afi_id" --query 'FpgaImages[0].State.Code' --output text 2>/dev/null)
            if [ -n "$status" ]; then
                echo "  çŠ¶æ€: $status"
            fi
        fi
    else
        echo -e "${YELLOW}â—‹${NC} AFI æœªåˆ›å»º"
    fi
    
    # æµ‹è¯•ç»“æœ
    if [ -d "$FPGA_DIR/test_results" ] && [ "$(ls -A $FPGA_DIR/test_results)" ]; then
        echo -e "${GREEN}âœ“${NC} æµ‹è¯•ç»“æœå¯ç”¨"
        echo "  ä½ç½®: $FPGA_DIR/test_results/"
    else
        echo -e "${YELLOW}â—‹${NC} æ— æµ‹è¯•ç»“æœ"
    fi
    
    echo ""
    echo -e "${BLUE}æ–‡ä»¶ä½ç½®:${NC}"
    echo "  Verilog:  $CHISEL_DIR/generated/simple_edgeaisoc/"
    echo "  æ„å»º:     $FPGA_DIR/build/"
    echo "  è„šæœ¬:     $FPGA_DIR/scripts/"
    echo "  æ–‡æ¡£:     $FPGA_DIR/docs/"
    echo ""
}

# æ¸…ç†
clean_all() {
    echo -e "${BLUE}æ¸…ç†æ„å»ºæ–‡ä»¶...${NC}"
    
    rm -rf "$FPGA_DIR/build"
    rm -rf "$FPGA_DIR/test_results"
    rm -rf "$CHISEL_DIR/generated"
    rm -rf "$CHISEL_DIR/test_run_dir"
    
    echo -e "${GREEN}âœ“ æ¸…ç†å®Œæˆ${NC}"
}

# AWS å®Œæ•´æµç¨‹
aws_full_flow() {
    show_banner
    echo -e "${CYAN}å¼€å§‹ AWS F1 å®Œæ•´éªŒè¯æµç¨‹...${NC}"
    echo ""
    
    TARGET="aws"
    
    check_dependencies
    prepare_environment
    generate_verilog
    run_simulation
    synthesize_aws
    create_afi
    
    echo ""
    echo -e "${GREEN}â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—${NC}"
    echo -e "${GREEN}â•‘  AWS F1 æµç¨‹å®Œæˆï¼                                         â•‘${NC}"
    echo -e "${GREEN}â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•${NC}"
    echo ""
    echo -e "${BLUE}ä¸‹ä¸€æ­¥:${NC}"
    echo "  1. ç­‰å¾… AFI ç”Ÿæˆå®Œæˆ (30-60 åˆ†é’Ÿ)"
    echo "  2. æ£€æŸ¥çŠ¶æ€: $0 status"
    echo "  3. éƒ¨ç½²æµ‹è¯•: $0 deploy aws"
    echo "  4. è¿è¡Œæµ‹è¯•: $0 test"
    echo ""
}

# æœ¬åœ°å®Œæ•´æµç¨‹
local_full_flow() {
    show_banner
    echo -e "${CYAN}å¼€å§‹æœ¬åœ° FPGA éªŒè¯æµç¨‹...${NC}"
    echo ""
    
    TARGET="local"
    
    check_dependencies
    prepare_environment
    generate_verilog
    run_simulation
    synthesize_local
    
    echo ""
    echo -e "${GREEN}â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—${NC}"
    echo -e "${GREEN}â•‘  æœ¬åœ°æµç¨‹å®Œæˆï¼                                            â•‘${NC}"
    echo -e "${GREEN}â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•${NC}"
    echo ""
    echo -e "${BLUE}ç”Ÿæˆçš„æ–‡ä»¶:${NC}"
    echo "  Verilog: $CHISEL_DIR/generated/simple_edgeaisoc/"
    echo "  ç»¼åˆ:    $CHISEL_DIR/synthesis/"
    echo ""
    echo -e "${BLUE}ä¸‹ä¸€æ­¥:${NC}"
    echo "  1. ä½¿ç”¨ FPGA å·¥å…·é“¾è¿›è¡Œ P&R"
    echo "  2. ç”Ÿæˆæ¯”ç‰¹æµ"
    echo "  3. çƒ§å½•åˆ° FPGA"
    echo ""
}

# ä¸»æµç¨‹
main() {
    case $MODE in
        help|-h|--help)
            show_help
            ;;
        prepare)
            show_banner
            check_dependencies
            prepare_environment
            generate_verilog
            ;;
        simulate)
            show_banner
            run_simulation
            ;;
        synthesize)
            show_banner
            if [ "$TARGET" == "aws" ]; then
                synthesize_aws
            else
                synthesize_local
            fi
            ;;
        build)
            show_banner
            check_dependencies
            prepare_environment
            generate_verilog
            if [ "$TARGET" == "aws" ]; then
                synthesize_aws
            else
                synthesize_local
            fi
            ;;
        deploy)
            show_banner
            deploy_fpga
            ;;
        test)
            show_banner
            run_tests
            ;;
        full)
            if [ "$TARGET" == "aws" ]; then
                aws_full_flow
            else
                local_full_flow
            fi
            ;;
        aws)
            aws_full_flow
            ;;
        status)
            show_status
            ;;
        clean)
            clean_all
            ;;
        *)
            echo -e "${RED}âŒ æœªçŸ¥æ¨¡å¼: $MODE${NC}"
            echo ""
            show_help
            exit 1
            ;;
    esac
}

# è¿è¡Œ
main
