
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033458                       # Number of seconds simulated
sim_ticks                                 33458442441                       # Number of ticks simulated
final_tick                               604961365560                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127087                       # Simulator instruction rate (inst/s)
host_op_rate                                   163805                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1231977                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912708                       # Number of bytes of host memory used
host_seconds                                 27158.33                       # Real time elapsed on the host
sim_insts                                  3451483494                       # Number of instructions simulated
sim_ops                                    4448671136                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1975424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2032512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5783424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1155584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1155584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15433                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15879                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45183                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9028                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9028                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52912445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59041123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60747359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172853952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34537890                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34537890                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34537890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52912445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59041123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60747359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              207391842                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80236074                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28431801                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24859371                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800966                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14167812                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674644                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042717                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56594                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33521638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158185720                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28431801                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15717361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32562964                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8842652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4075781                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16524948                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77191831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44628867     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614142      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952171      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767456      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554929      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747490      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128641      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849828      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13948307     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77191831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354352                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971504                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34578119                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3946407                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31515482                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125572                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026241                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095392                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176982210                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026241                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36030917                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1511849                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434183                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30175034                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2013598                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172324695                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690497                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       811757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228813786                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784326140                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784326140                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79917614                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20334                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5382058                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26499829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96021                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1970949                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163088821                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137654866                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180286                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48915143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134307043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77191831                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26830888     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14366401     18.61%     53.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12554459     16.26%     69.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672150      9.94%     79.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8021179     10.39%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722579      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085517      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556880      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381778      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77191831                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540728     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175353     21.48%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100282     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107980960     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085384      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23686642     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4891959      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137654866                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715623                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816363                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353498212                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212024242                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133166612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138471229                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337626                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7569758                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          858                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406979                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026241                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         920810                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58692                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163108685                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26499829                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760334                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          220                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063140                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021431                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135084118                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769358                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570748                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27542225                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416893                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772867                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683583                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133315468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133166612                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81826197                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199696695                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659685                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49497717                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805724                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70165590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619192                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317632                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32353115     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847838     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305457     11.84%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814833      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694808      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1124667      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3008577      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876055      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4140240      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70165590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4140240                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229134652                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333250622                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3044243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802361                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802361                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246322                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246322                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624856158                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174559795                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182415181                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80236074                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28455396                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23366835                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1849288                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11973812                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11105302                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2895340                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79766                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29393982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156413510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28455396                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14000642                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33614510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9919814                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6903165                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14376557                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       733226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77952826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.465271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44338316     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3350369      4.30%     61.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2946056      3.78%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3163304      4.06%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2778075      3.56%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1434070      1.84%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          948411      1.22%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2484459      3.19%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16509766     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77952826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354646                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.949416                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30920679                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6517743                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31976083                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       503177                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8035138                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4642565                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6009                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185465932                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47418                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8035138                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32451532                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3202044                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       823660                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30916533                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2523914                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179198599                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        11674                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1579069                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       690794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           78                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248806740                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835714735                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835714735                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154480907                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94325743                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30717                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16012                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6689622                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17723079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9240746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222203                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2670473                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168958725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135758216                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263012                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     56028540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    171280502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1298                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77952826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.741543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28165944     36.13%     36.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16461905     21.12%     57.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10878762     13.96%     71.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7008196      8.99%     80.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6969299      8.94%     89.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4068311      5.22%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3108714      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       690396      0.89%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       601299      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77952826                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         994927     69.57%     69.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            37      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188422     13.18%     82.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       246636     17.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111579527     82.19%     82.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1851540      1.36%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14697      0.01%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14508946     10.69%     94.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7803506      5.75%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135758216                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.691985                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1430022                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010534                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    351162289                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225018886                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131966054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137188238                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       238777                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6457557                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          943                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2095116                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8035138                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2485366                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       148115                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168989424                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       299788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17723079                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9240746                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15996                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105682                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6246                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          943                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1036405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2167011                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133406350                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13644668                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2351863                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21223471                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18899261                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7578803                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.662673                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132100593                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131966054                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86077305                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240282316                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.644722                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358234                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91878614                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112464323                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56528688                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1872031                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69917688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.167488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28299147     40.47%     40.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18787791     26.87%     67.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7703487     11.02%     78.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3939957      5.64%     84.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3367419      4.82%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1666217      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1825629      2.61%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       929176      1.33%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3398865      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69917688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91878614                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112464323                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18411143                       # Number of memory references committed
system.switch_cpus1.commit.loads             11265517                       # Number of loads committed
system.switch_cpus1.commit.membars              14698                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16139537                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101184509                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2213722                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3398865                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235511834                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346028749                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2283248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91878614                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112464323                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91878614                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873283                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873283                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.145104                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.145104                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602517361                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180898792                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174086750                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29396                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80236074                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28139629                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     22894377                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1922308                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11878712                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10971565                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2972109                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        81458                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28248048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156117247                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28139629                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13943674                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34340046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10324600                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6478095                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13823780                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       812645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77425308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.490882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43085262     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3019150      3.90%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2454674      3.17%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5918255      7.64%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1600461      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2061782      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1495032      1.93%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          832474      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16958218     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77425308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350710                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.945724                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        29552824                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6306181                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33021437                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       223978                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8320883                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4791325                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        38534                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186635929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        75977                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8320883                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        31713654                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1302770                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1810996                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31033480                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3243520                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180051721                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28814                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1343993                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1009130                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1104                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252132929                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    840560985                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    840560985                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154444461                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        97688436                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37208                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21088                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8896533                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16796904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8533989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133275                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2683346                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         170237678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135214317                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       263739                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58847752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179734187                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5956                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77425308                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746384                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885617                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27298246     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16568754     21.40%     56.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10798806     13.95%     70.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8010638     10.35%     80.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6894898      8.91%     89.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3567040      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3060396      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       573371      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       653159      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77425308                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         792254     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160605     14.42%     85.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160565     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112653434     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1924821      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14958      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13432527      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7188577      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135214317                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.685206                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1113435                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349231115                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229121878                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131778012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136327752                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       508165                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6633540                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2724                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          576                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2178146                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8320883                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         527101                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        73684                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    170273551                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       428404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16796904                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8533989                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20914                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          576                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1149932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1079470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2229402                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133076446                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12599135                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2137870                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19602228                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18767797                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7003093                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.658561                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131865935                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131778012                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85887125                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242454053                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.642379                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354241                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     90476688                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    111112390                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59161969                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1926913                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69104424                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607891                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27270724     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18971482     27.45%     66.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7724390     11.18%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4330452      6.27%     84.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3543810      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1436195      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1708609      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       857193      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3261569      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69104424                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     90476688                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     111112390                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16519207                       # Number of memory references committed
system.switch_cpus2.commit.loads             10163364                       # Number of loads committed
system.switch_cpus2.commit.membars              14958                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15964527                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        100116104                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2261802                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3261569                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236117214                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          348874884                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2810766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           90476688                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            111112390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     90476688                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.886815                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.886815                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.127631                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.127631                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       598687276                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182155862                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172224146                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29916                       # number of misc regfile writes
system.l20.replacements                         13847                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215050                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24087                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.928052                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.151909                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.253857                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5360.469656                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4674.124578                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000806                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523483                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456457                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35756                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35756                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9371                       # number of Writeback hits
system.l20.Writeback_hits::total                 9371                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35756                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35756                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35756                       # number of overall hits
system.l20.overall_hits::total                  35756                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13831                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13847                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13831                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13847                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13831                       # number of overall misses
system.l20.overall_misses::total                13847                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2815609                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1779349451                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1782165060                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2815609                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1779349451                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1782165060                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2815609                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1779349451                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1782165060                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49587                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49603                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9371                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9371                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49587                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49603                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49587                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49603                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278924                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279157                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278924                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279157                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278924                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279157                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 175975.562500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128649.371051                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128704.055752                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 175975.562500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128649.371051                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128704.055752                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 175975.562500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128649.371051                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128704.055752                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2207                       # number of writebacks
system.l20.writebacks::total                     2207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13831                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13847                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13831                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13847                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13831                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13847                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2664026                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1648555882                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1651219908                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2664026                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1648555882                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1651219908                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2664026                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1648555882                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1651219908                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278924                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279157                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278924                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279157                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278924                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279157                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166501.625000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119192.819174                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119247.483787                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 166501.625000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119192.819174                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119247.483787                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 166501.625000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119192.819174                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119247.483787                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15444                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          731129                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25684                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.466321                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.273278                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.659138                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5481.910089                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4737.157494                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001492                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000553                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.535343                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.462613                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        72856                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  72856                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           16220                       # number of Writeback hits
system.l21.Writeback_hits::total                16220                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        72856                       # number of demand (read+write) hits
system.l21.demand_hits::total                   72856                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        72856                       # number of overall hits
system.l21.overall_hits::total                  72856                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15433                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15444                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15433                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15444                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15433                       # number of overall misses
system.l21.overall_misses::total                15444                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1209489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2124624295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2125833784                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1209489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2124624295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2125833784                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1209489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2124624295                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2125833784                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        88289                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              88300                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        16220                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            16220                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        88289                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               88300                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        88289                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              88300                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174801                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174904                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.174801                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174904                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.174801                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174904                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137667.614527                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137647.875162                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137667.614527                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137647.875162                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109953.545455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137667.614527                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137647.875162                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3872                       # number of writebacks
system.l21.writebacks::total                     3872                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15433                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15444                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15433                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15444                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15433                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15444                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1979090145                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1980195469                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1979090145                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1980195469                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1105324                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1979090145                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1980195469                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174801                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174904                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.174801                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174904                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.174801                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174904                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128237.552323                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 128217.784836                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128237.552323                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 128217.784836                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       100484                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128237.552323                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 128217.784836                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15892                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          805787                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28180                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.594287                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          379.719960                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.651828                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3639.792150                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8258.836063                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030902                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000785                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.296207                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.672106                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        49686                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  49686                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18674                       # number of Writeback hits
system.l22.Writeback_hits::total                18674                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        49686                       # number of demand (read+write) hits
system.l22.demand_hits::total                   49686                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        49686                       # number of overall hits
system.l22.overall_hits::total                  49686                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15879                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15892                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15879                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15892                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15879                       # number of overall misses
system.l22.overall_misses::total                15892                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1547593                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2183047153                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2184594746                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1547593                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2183047153                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2184594746                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1547593                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2183047153                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2184594746                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        65565                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              65578                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18674                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18674                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        65565                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               65578                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        65565                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              65578                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242187                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242337                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242187                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242337                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242187                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242337                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 119045.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 137480.140626                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 137465.060785                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 119045.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 137480.140626                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 137465.060785                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 119045.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 137480.140626                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 137465.060785                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2949                       # number of writebacks
system.l22.writebacks::total                     2949                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15879                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15892                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15879                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15892                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15879                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15892                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1425304                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2033058006                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2034483310                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1425304                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2033058006                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2034483310                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1425304                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2033058006                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2034483310                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242187                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242337                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242187                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242337                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242187                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242337                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109638.769231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 128034.385415                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 128019.337402                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 109638.769231                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 128034.385415                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 128019.337402                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 109638.769231                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 128034.385415                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 128019.337402                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.686877                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557043                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872112.418048                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.686877                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025139                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869691                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16524929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16524929                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16524929                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16524929                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16524929                       # number of overall hits
system.cpu0.icache.overall_hits::total       16524929                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3711061                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3711061                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3711061                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3711061                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3711061                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3711061                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16524948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16524948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16524948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16524948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16524948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16524948                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       195319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       195319                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       195319                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       195319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       195319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       195319                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2844556                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2844556                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2844556                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2844556                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2844556                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2844556                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177784.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177784.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177784.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177784.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177784.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177784.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49587                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453735                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49843                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.600746                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.360422                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.639578                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825627                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174373                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670969                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670969                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004461                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004461                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004461                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004461                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157138                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157138                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157138                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157138                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157138                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157138                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12371752561                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12371752561                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12371752561                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12371752561                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12371752561                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12371752561                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828107                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828107                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161599                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161599                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161599                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006245                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006245                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006245                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006245                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78731.768006                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78731.768006                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78731.768006                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78731.768006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78731.768006                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78731.768006                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9371                       # number of writebacks
system.cpu0.dcache.writebacks::total             9371                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107551                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107551                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107551                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107551                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107551                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49587                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49587                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49587                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49587                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2040397950                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2040397950                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2040397950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2040397950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2040397950                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2040397950                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41147.840160                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41147.840160                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41147.840160                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41147.840160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41147.840160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41147.840160                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997041                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096546595                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990102.713249                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997041                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017623                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14376544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14376544                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14376544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14376544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14376544                       # number of overall hits
system.cpu1.icache.overall_hits::total       14376544                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1460906                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1460906                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1460906                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1460906                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1460906                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1460906                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14376557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14376557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14376557                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14376557                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14376557                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14376557                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 112377.384615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 112377.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 112377.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 112377.384615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1220489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1220489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1220489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1220489                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110953.545455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110953.545455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 88289                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203502914                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 88545                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2298.299328                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.374755                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.625245                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915526                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084474                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10742287                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10742287                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7116067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7116067                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15356                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15356                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14698                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14698                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17858354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17858354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17858354                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17858354                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       330209                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       330209                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           55                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       330264                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        330264                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       330264                       # number of overall misses
system.cpu1.dcache.overall_misses::total       330264                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13917877478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13917877478                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3277856                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3277856                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13921155334                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13921155334                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13921155334                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13921155334                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11072496                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11072496                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7116122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7116122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14698                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18188618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18188618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18188618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18188618                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029822                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029822                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018158                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018158                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018158                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018158                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42148.692125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42148.692125                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59597.381818                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59597.381818                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42151.597916                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42151.597916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42151.597916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42151.597916                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16220                       # number of writebacks
system.cpu1.dcache.writebacks::total            16220                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       241920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       241920                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       241975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       241975                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       241975                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       241975                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        88289                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        88289                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        88289                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        88289                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        88289                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        88289                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2752227069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2752227069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2752227069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2752227069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2752227069                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2752227069                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004854                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004854                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004854                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004854                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 31172.932857                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31172.932857                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 31172.932857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31172.932857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31172.932857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31172.932857                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996838                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100797178                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2219349.149194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996838                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13823764                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13823764                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13823764                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13823764                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13823764                       # number of overall hits
system.cpu2.icache.overall_hits::total       13823764                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1998249                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1998249                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1998249                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1998249                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1998249                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1998249                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13823780                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13823780                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13823780                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13823780                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13823780                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13823780                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 124890.562500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 124890.562500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 124890.562500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 124890.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 124890.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 124890.562500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1576263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1576263                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1576263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1576263                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1576263                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1576263                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       121251                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       121251                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       121251                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       121251                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       121251                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       121251                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 65565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               192130620                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 65821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2918.986646                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.103452                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.896548                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.898842                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.101158                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9568523                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9568523                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6325927                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6325927                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20528                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20528                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14958                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14958                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15894450                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15894450                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15894450                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15894450                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       142795                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       142795                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       142795                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        142795                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       142795                       # number of overall misses
system.cpu2.dcache.overall_misses::total       142795                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7975421902                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7975421902                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7975421902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7975421902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7975421902                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7975421902                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9711318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9711318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6325927                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6325927                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16037245                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16037245                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16037245                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16037245                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014704                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014704                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008904                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008904                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008904                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008904                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55852.249042                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55852.249042                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55852.249042                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55852.249042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55852.249042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55852.249042                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18674                       # number of writebacks
system.cpu2.dcache.writebacks::total            18674                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77230                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77230                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77230                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77230                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77230                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77230                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        65565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65565                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        65565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        65565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        65565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        65565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2571418511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2571418511                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2571418511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2571418511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2571418511                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2571418511                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004088                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004088                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004088                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004088                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39219.377885                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39219.377885                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39219.377885                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39219.377885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39219.377885                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39219.377885                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
