|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 2.0.00.17.20.15                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          untitled
Project Path :          D:\ispLEVER Projects\zadanie_stateMachine
Project Fitted on :     Fri Nov 30 10:14:03 2018

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         Pure_VHDL


// Project 'untitled' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                  4
  Total Output Pins :                11
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                 24
  Total Product Terms :              46
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        1      1    -->    50%
I/O Pins                         32       14     18    -->    43%
Logic Macrocells                 64       24     40    -->    37%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       55     77    -->    41%
Logical Product Terms           320       47    273    -->    14%
Product Term Clusters            64       14     50    -->    21%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    12      3      0      5      0         11       15       11       Hi 
Block  B    17      0      0      6      0         10       15       10       Hi 
Block  C    18      3      0      5      0         11        9       13       Hi 
Block  D     8      8      0      8      0          8        8       16       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |        |
3     |  I_O | A6 |        |
4     |  I_O | A5 |        |
5     |  I_O | A4 |        |
6     |  I_O | A3 |        |
7     |  I_O | A2 |   *    |i_btn_2_
8     |  I_O | A1 |   *    |i_btn_1_
9     |  I_O | A0 |   *    |i_btn_0_
10    | JTAG |    |        |
11    | CkIn |    |   *    |i_clk
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |        |
15    |  I_O | B1 |        |
16    |  I_O | B2 |        |
17    |  I_O | B3 |        |
18    |  I_O | B4 |        |
19    |  I_O | B5 |        |
20    |  I_O | B6 |        |
21    |  I_O | B7 |        |
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |   *    |o_clkSlow
25    |  I_O | C6 |        |
26    |  I_O | C5 |        |
27    |  I_O | C4 |        |
28    |  I_O | C3 |        |
29    |  I_O | C2 |        |
30    |  I_O | C1 |   *    |o_state_1_
31    |  I_O | C0 |   *    |o_state_0_
32    | JTAG |    |        |
33    | CkIn |    |        |
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |   *    |o_diodes_0_
37    |  I_O | D1 |   *    |o_diodes_1_
38    |  I_O | D2 |   *    |o_diodes_2_
39    |  I_O | D3 |   *    |o_diodes_3_
40    |  I_O | D4 |   *    |o_diodes_4_
41    |  I_O | D5 |   *    |o_diodes_5_
42    |  I_O | D6 |   *    |o_diodes_6_
43    |  I_O | D7 |   *    |o_diodes_7_
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
  9  A   .  I/O          ABC-    Hi Fast      i_btn_0_   
  8  A   .  I/O          ABC-    Hi Fast      i_btn_1_   
  7  A   .  I/O          ABC-    Hi Fast      i_btn_2_   
 11  .   . Ck/I          ABCD    -  Fast      i_clk   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 24  C   1  TFF  * *     ----    Hi Fast      o_clkSlow   
 36  D   1  TFF  * *     ----    Hi Fast      o_diodes_0_   
 37  D   1  TFF  * *     ----    Hi Fast      o_diodes_1_   
 38  D   1  TFF  * *     ----    Hi Fast      o_diodes_2_   
 39  D   1  TFF  * *     ----    Hi Fast      o_diodes_3_   
 40  D   1  TFF  * *     ----    Hi Fast      o_diodes_4_   
 41  D   1  TFF  * *     ----    Hi Fast      o_diodes_5_   
 42  D   1  TFF  * *     ----    Hi Fast      o_diodes_6_   
 43  D   1  TFF  * *     ----    Hi Fast      o_diodes_7_   
 31  C   2  TFF  * *     ----    Hi Fast      o_state_0_   
 30  C   2  TFF  * *     ----    Hi Fast      o_state_1_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 C0  C   2  TFF  * *     ABC-    Hi  -        RN_o_state_0_   --> o_state_0_
 C4  C   2  TFF  * *     ABCD    Hi  -        RN_o_state_1_   --> o_state_1_
 A12  A   3  TFF  * *     ABC-    Hi Fast      counter_0_   
 B4  B   3  TFF  * *     ABC-    Hi Fast      counter_1_   
 C8  C   3  TFF  * *     ABC-    Hi Fast      counter_2_   
 A1  A   3  TFF  * *     -BC-    Hi Fast      counter_3_   
 B1  B   3  TFF  * *     -BC-    Hi Fast      counter_4_   
 B5  B   3  TFF  * *     --C-    Hi Fast      counter_5_   
 B0  B   2  DFF  * *     ABCD    Hi Fast      pres_counter_0_   
 A8  A   2  DFF  * *     ABCD    Hi Fast      pres_counter_1_   
 A4  A   3  DFF  * *     ABCD    Hi Fast      pres_counter_2_   
 A0  A   4  DFF  * *     ABCD    Hi Fast      pres_counter_3_   
 B12  B   1  DFF  * *     -BCD    Hi Fast      pres_counter_4_   
 B8  B   2  TFF  * *     -BCD    Hi Fast      pres_counter_5_   
 C12  C   1  TFF  * *     -BCD    Hi Fast      pres_counter_6_   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
   i_btn_2_{ B}:     o_state_1_{ C}     o_state_0_{ C}     counter_0_{ A}
               :     counter_1_{ B}     counter_2_{ C}     counter_3_{ A}
               :     counter_4_{ B}     counter_5_{ B}
   i_btn_1_{ B}:     o_state_1_{ C}     o_state_0_{ C}     counter_0_{ A}
               :     counter_1_{ B}     counter_2_{ C}     counter_3_{ A}
               :     counter_4_{ B}     counter_5_{ B}
   i_btn_0_{ B}:     o_state_1_{ C}     o_state_0_{ C}     counter_0_{ A}
               :     counter_1_{ B}     counter_2_{ C}     counter_3_{ A}
               :     counter_4_{ B}     counter_5_{ B}
RN_o_state_1_{ D}:    o_diodes_7_{ D}    o_diodes_6_{ D}    o_diodes_5_{ D}
               :    o_diodes_4_{ D}    o_diodes_3_{ D}    o_diodes_2_{ D}
               :    o_diodes_1_{ D}    o_diodes_0_{ D}     o_state_1_{ C}
               :     o_state_0_{ C}     counter_0_{ A}     counter_1_{ B}
               :     counter_2_{ C}     counter_3_{ A}     counter_4_{ B}
               :     counter_5_{ B}
RN_o_state_0_{ D}:     o_state_1_{ C}     o_state_0_{ C}     counter_0_{ A}
               :     counter_1_{ B}     counter_2_{ C}     counter_3_{ A}
               :     counter_4_{ B}     counter_5_{ B}
 counter_0_{ B}:     o_state_1_{ C}     o_state_0_{ C}     counter_1_{ B}
               :     counter_2_{ C}     counter_3_{ A}     counter_4_{ B}
               :     counter_5_{ B}
 counter_1_{ C}:     o_state_1_{ C}     o_state_0_{ C}     counter_2_{ C}
               :     counter_3_{ A}     counter_4_{ B}     counter_5_{ B}
 counter_2_{ D}:     o_state_1_{ C}     o_state_0_{ C}     counter_3_{ A}
               :     counter_4_{ B}     counter_5_{ B}
 counter_3_{ B}:     o_state_1_{ C}     o_state_0_{ C}     counter_4_{ B}
               :     counter_5_{ B}
 counter_4_{ C}:     o_state_1_{ C}     o_state_0_{ C}     counter_5_{ B}
 counter_5_{ C}:     o_state_1_{ C}     o_state_0_{ C}
pres_counter_0_{ C}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_1_{ A}pres_counter_2_{ A}
               :pres_counter_3_{ A}pres_counter_4_{ B}pres_counter_5_{ B}
               :pres_counter_6_{ C}
pres_counter_1_{ B}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_1_{ A}pres_counter_2_{ A}
               :pres_counter_3_{ A}pres_counter_4_{ B}pres_counter_5_{ B}
               :pres_counter_6_{ C}
pres_counter_2_{ B}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_2_{ A}pres_counter_3_{ A}
               :pres_counter_4_{ B}pres_counter_5_{ B}pres_counter_6_{ C}
pres_counter_3_{ B}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_3_{ A}pres_counter_4_{ B}
               :pres_counter_5_{ B}pres_counter_6_{ C}
pres_counter_4_{ C}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_4_{ B}pres_counter_5_{ B}
               :pres_counter_6_{ C}
pres_counter_5_{ C}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_5_{ B}pres_counter_6_{ C}
pres_counter_6_{ D}:    o_diodes_7_{ D}      o_clkSlow{ C}    o_diodes_6_{ D}
               :    o_diodes_5_{ D}    o_diodes_4_{ D}    o_diodes_3_{ D}
               :    o_diodes_2_{ D}    o_diodes_1_{ D}    o_diodes_0_{ D}
               :pres_counter_0_{ B}pres_counter_5_{ B}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | pres_counter_3_
|  *  |  S  | BS  | BR  | pres_counter_2_
|  *  |  S  | BS  | BR  | pres_counter_1_
|  *  |  S  | BS  | BR  | counter_0_
|  *  |  S  | BS  | BR  | counter_3_
|     |     |     |     | i_btn_0_
|     |     |     |     | i_btn_1_
|     |     |     |     | i_btn_2_


Block  B
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | pres_counter_0_
|  *  |  S  | BS  | BR  | counter_1_
|  *  |  S  | BS  | BR  | pres_counter_5_
|  *  |  S  | BS  | BR  | pres_counter_4_
|  *  |  S  | BS  | BR  | counter_4_
|  *  |  S  | BS  | BR  | counter_5_


Block  C
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | o_state_0_
|  *  |  S  | BS  | BR  | o_state_1_
|  *  |  S  | BS  | BR  | o_clkSlow
|  *  |  S  | BS  | BR  | RN_o_state_1_
|  *  |  S  | BS  | BR  | counter_2_
|  *  |  S  | BS  | BR  | RN_o_state_0_
|  *  |  S  | BS  | BR  | pres_counter_6_


Block  D
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | o_diodes_7_
|  *  |  S  | BS  | BR  | o_diodes_6_
|  *  |  S  | BS  | BR  | o_diodes_5_
|  *  |  S  | BS  | BR  | o_diodes_4_
|  *  |  S  | BS  | BR  | o_diodes_3_
|  *  |  S  | BS  | BR  | o_diodes_2_
|  *  |  S  | BS  | BR  | o_diodes_1_
|  *  |  S  | BS  | BR  | o_diodes_0_


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0 pres_counter_2_     mcell  A4     mx A17        i_btn_0_         pin 9
mx A1        i_btn_1_         pin 8     mx A18             ...           ...
mx A2      counter_2_     mcell  C8     mx A19             ...           ...
mx A3             ...           ...     mx A20   RN_o_state_1_     mcell  C4
mx A4             ...           ...     mx A21             ...           ...
mx A5 pres_counter_0_     mcell  B0     mx A22             ...           ...
mx A6             ...           ...     mx A23 pres_counter_1_     mcell  A8
mx A7             ...           ...     mx A24             ...           ...
mx A8             ...           ...     mx A25             ...           ...
mx A9             ...           ...     mx A26        i_btn_2_         pin 7
mx A10   RN_o_state_0_     mcell  C0     mx A27             ...           ...
mx A11      counter_1_     mcell  B4     mx A28             ...           ...
mx A12             ...           ...     mx A29             ...           ...
mx A13 pres_counter_3_     mcell  A0     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15      counter_0_    mcell  A12     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0 pres_counter_2_     mcell  A4     mx B17        i_btn_0_         pin 9
mx B1        i_btn_1_         pin 8     mx B18             ...           ...
mx B2      counter_2_     mcell  C8     mx B19             ...           ...
mx B3             ...           ...     mx B20   RN_o_state_1_     mcell  C4
mx B4      counter_3_     mcell  A1     mx B21             ...           ...
mx B5 pres_counter_0_     mcell  B0     mx B22             ...           ...
mx B6             ...           ...     mx B23 pres_counter_1_     mcell  A8
mx B7      counter_4_     mcell  B1     mx B24             ...           ...
mx B8             ...           ...     mx B25             ...           ...
mx B9 pres_counter_4_    mcell  B12     mx B26        i_btn_2_         pin 7
mx B10   RN_o_state_0_     mcell  C0     mx B27             ...           ...
mx B11      counter_1_     mcell  B4     mx B28             ...           ...
mx B12 pres_counter_6_    mcell  C12     mx B29             ...           ...
mx B13 pres_counter_3_     mcell  A0     mx B30             ...           ...
mx B14 pres_counter_5_     mcell  B8     mx B31             ...           ...
mx B15      counter_0_    mcell  A12     mx B32             ...           ...
mx B16             ...           ...
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0 pres_counter_2_     mcell  A4     mx C17        i_btn_0_         pin 9
mx C1        i_btn_1_         pin 8     mx C18             ...           ...
mx C2      counter_2_     mcell  C8     mx C19             ...           ...
mx C3             ...           ...     mx C20   RN_o_state_1_     mcell  C4
mx C4      counter_3_     mcell  A1     mx C21             ...           ...
mx C5 pres_counter_0_     mcell  B0     mx C22             ...           ...
mx C6      counter_5_     mcell  B5     mx C23 pres_counter_1_     mcell  A8
mx C7      counter_4_     mcell  B1     mx C24             ...           ...
mx C8             ...           ...     mx C25             ...           ...
mx C9 pres_counter_4_    mcell  B12     mx C26        i_btn_2_         pin 7
mx C10   RN_o_state_0_     mcell  C0     mx C27             ...           ...
mx C11      counter_1_     mcell  B4     mx C28             ...           ...
mx C12 pres_counter_6_    mcell  C12     mx C29             ...           ...
mx C13 pres_counter_3_     mcell  A0     mx C30             ...           ...
mx C14 pres_counter_5_     mcell  B8     mx C31             ...           ...
mx C15      counter_0_    mcell  A12     mx C32             ...           ...
mx C16             ...           ...
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0 pres_counter_2_     mcell  A4     mx D17             ...           ...
mx D1   RN_o_state_1_     mcell  C4     mx D18             ...           ...
mx D2             ...           ...     mx D19             ...           ...
mx D3             ...           ...     mx D20             ...           ...
mx D4             ...           ...     mx D21             ...           ...
mx D5 pres_counter_0_     mcell  B0     mx D22             ...           ...
mx D6             ...           ...     mx D23 pres_counter_1_     mcell  A8
mx D7             ...           ...     mx D24             ...           ...
mx D8             ...           ...     mx D25             ...           ...
mx D9 pres_counter_4_    mcell  B12     mx D26             ...           ...
mx D10             ...           ...     mx D27             ...           ...
mx D11             ...           ...     mx D28             ...           ...
mx D12 pres_counter_6_    mcell  C12     mx D29             ...           ...
mx D13 pres_counter_3_     mcell  A0     mx D30             ...           ...
mx D14 pres_counter_5_     mcell  B8     mx D31             ...           ...
mx D15             ...           ...     mx D32             ...           ...
mx D16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~


 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   1          1        1    Pin   o_diodes_7_.OE 
   1          7        1    Pin   o_diodes_7_.T 
   1          1        1    Pin   o_diodes_7_.C 
   1          7        1    Pin   o_clkSlow.T 
   1          1        1    Pin   o_clkSlow.C 
   1          1        1    Pin   o_diodes_6_.OE 
   1          7        1    Pin   o_diodes_6_.T 
   1          1        1    Pin   o_diodes_6_.C 
   1          1        1    Pin   o_diodes_5_.OE 
   1          7        1    Pin   o_diodes_5_.T 
   1          1        1    Pin   o_diodes_5_.C 
   1          1        1    Pin   o_diodes_4_.OE 
   1          7        1    Pin   o_diodes_4_.T 
   1          1        1    Pin   o_diodes_4_.C 
   1          1        1    Pin   o_diodes_3_.OE 
   1          7        1    Pin   o_diodes_3_.T 
   1          1        1    Pin   o_diodes_3_.C 
   1          1        1    Pin   o_diodes_2_.OE 
   1          7        1    Pin   o_diodes_2_.T 
   1          1        1    Pin   o_diodes_2_.C 
   1          1        1    Pin   o_diodes_1_.OE 
   1          7        1    Pin   o_diodes_1_.T 
   1          1        1    Pin   o_diodes_1_.C 
   1          1        1    Pin   o_diodes_0_.OE 
   1          7        1    Pin   o_diodes_0_.T 
   1          1        1    Pin   o_diodes_0_.C 
   2         11        1    Pin   o_state_1_.T 
   1          1        1    Pin   o_state_1_.C 
   2         11        1    Pin   o_state_0_.T 
   1          1        1    Pin   o_state_0_.C 
   3          5        1    Node  counter_0_.T 
   1          1        1    Node  counter_0_.C 
   3          6        1    Node  counter_1_.T 
   1          1        1    Node  counter_1_.C 
   3          7        1    Node  counter_2_.T 
   1          1        1    Node  counter_2_.C 
   3          8        1    Node  counter_3_.T 
   1          1        1    Node  counter_3_.C 
   3          9        1    Node  counter_4_.T 
   1          1        1    Node  counter_4_.C 
   3         10        1    Node  counter_5_.T 
   1          1        1    Node  counter_5_.C 
   2          7        1    Node  pres_counter_0_.D- 
   1          1        1    Node  pres_counter_0_.C 
   2          2        1    Node  pres_counter_1_.D 
   1          1        1    Node  pres_counter_1_.C 
   3          3        1    Node  pres_counter_2_.D 
   1          1        1    Node  pres_counter_2_.C 
   4          4        1    Node  pres_counter_3_.D 
   1          1        1    Node  pres_counter_3_.C 
   1          4        1    NodeX1  pres_counter_4_.D.X1 
   1          1        1    NodeX2  pres_counter_4_.D.X2 
   1          1        1    Node  pres_counter_4_.C 
   2          7        1    Node  pres_counter_5_.T 
   1          1        1    Node  pres_counter_5_.C 
   1          6        1    Node  pres_counter_6_.T 
   1          1        1    Node  pres_counter_6_.C 
=========
  79                 P-Term Total: 79
                       Total Pins: 15
                      Total Nodes: 13
            Average P-Term/Output: 1


Equations:

o_diodes_7_.OE = (o_state_1_.Q);

o_diodes_7_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_7_.C = (i_clk);

o_clkSlow.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_clkSlow.C = (i_clk);

o_diodes_6_.OE = (o_state_1_.Q);

o_diodes_6_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_6_.C = (i_clk);

o_diodes_5_.OE = (o_state_1_.Q);

o_diodes_5_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_5_.C = (i_clk);

o_diodes_4_.OE = (o_state_1_.Q);

o_diodes_4_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_4_.C = (i_clk);

o_diodes_3_.OE = (o_state_1_.Q);

o_diodes_3_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_3_.C = (i_clk);

o_diodes_2_.OE = (o_state_1_.Q);

o_diodes_2_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_2_.C = (i_clk);

o_diodes_1_.OE = (o_state_1_.Q);

o_diodes_1_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_1_.C = (i_clk);

o_diodes_0_.OE = (o_state_1_.Q);

o_diodes_0_.T = (!pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

o_diodes_0_.C = (i_clk);

o_state_1_.T = (i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & counter_5_.Q & o_state_1_.Q
     # i_btn_2_ & !i_btn_1_ & !i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & counter_5_.Q & o_state_0_.Q & !o_state_1_.Q);

o_state_1_.C = (i_clk);

o_state_0_.T = (counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & counter_5_.Q & o_state_0_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & counter_5_.Q & !o_state_1_.Q);

o_state_0_.C = (i_clk);

counter_0_.T = (o_state_0_.Q
     # i_btn_2_ & !i_btn_1_ & i_btn_0_ & o_state_1_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & !o_state_1_.Q);

counter_0_.C = (i_clk);

counter_1_.T = (counter_0_.Q & o_state_0_.Q
     # i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & o_state_1_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & !o_state_1_.Q);

counter_1_.C = (i_clk);

counter_2_.T = (counter_0_.Q & counter_1_.Q & o_state_0_.Q
     # i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & o_state_1_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & !o_state_1_.Q);

counter_2_.C = (i_clk);

counter_3_.T = (counter_0_.Q & counter_1_.Q & counter_2_.Q & o_state_0_.Q
     # i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & o_state_1_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & !o_state_1_.Q);

counter_3_.C = (i_clk);

counter_4_.T = (counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & o_state_0_.Q
     # i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & o_state_1_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & !o_state_1_.Q);

counter_4_.C = (i_clk);

counter_5_.T = (counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & o_state_0_.Q
     # i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & o_state_1_.Q
     # !i_btn_2_ & !i_btn_1_ & i_btn_0_ & counter_0_.Q & counter_1_.Q & counter_2_.Q & counter_3_.Q & counter_4_.Q & !o_state_1_.Q);

counter_5_.C = (i_clk);

!pres_counter_0_.D = (pres_counter_0_.Q
     # !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

pres_counter_0_.C = (i_clk);

pres_counter_1_.D = (!pres_counter_0_.Q & pres_counter_1_.Q
     # pres_counter_0_.Q & !pres_counter_1_.Q);

pres_counter_1_.C = (i_clk);

pres_counter_2_.D = (!pres_counter_0_.Q & pres_counter_2_.Q
     # !pres_counter_1_.Q & pres_counter_2_.Q
     # pres_counter_0_.Q & pres_counter_1_.Q & !pres_counter_2_.Q);

pres_counter_2_.C = (i_clk);

pres_counter_3_.D = (!pres_counter_0_.Q & pres_counter_3_.Q
     # !pres_counter_1_.Q & pres_counter_3_.Q
     # !pres_counter_2_.Q & pres_counter_3_.Q
     # pres_counter_0_.Q & pres_counter_1_.Q & pres_counter_2_.Q & !pres_counter_3_.Q);

pres_counter_3_.C = (i_clk);

pres_counter_4_.D.X1 = (pres_counter_0_.Q & pres_counter_1_.Q & pres_counter_2_.Q & pres_counter_3_.Q);

pres_counter_4_.D.X2 = (pres_counter_4_.Q);

pres_counter_4_.C = (i_clk);

pres_counter_5_.T = (pres_counter_0_.Q & pres_counter_1_.Q & pres_counter_2_.Q & pres_counter_3_.Q & pres_counter_4_.Q
     # !pres_counter_0_.Q & !pres_counter_1_.Q & !pres_counter_2_.Q & !pres_counter_3_.Q & !pres_counter_4_.Q & pres_counter_5_.Q & !pres_counter_6_.Q);

pres_counter_5_.C = (i_clk);

pres_counter_6_.T = (pres_counter_0_.Q & pres_counter_1_.Q & pres_counter_2_.Q & pres_counter_3_.Q & pres_counter_4_.Q & pres_counter_5_.Q);

pres_counter_6_.C = (i_clk);


Reverse-Polarity Equations:

