Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 19 01:30:37 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.702        0.000                      0                   83        0.144        0.000                      0                   83        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.702        0.000                      0                   83        0.144        0.000                      0                   83        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.963ns (22.603%)  route 3.298ns (77.397%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.267     9.207    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.331 r  sl_ctrl_0/cnt_0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.331    sl_ctrl_0/cnt_0/next_count[6]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.031    15.033    sl_ctrl_0/cnt_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.991ns (23.108%)  route 3.298ns (76.892%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.267     9.207    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.152     9.359 r  sl_ctrl_0/cnt_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.359    sl_ctrl_0/cnt_0/next_count[8]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.075    15.077    sl_ctrl_0/cnt_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.963ns (23.069%)  route 3.211ns (76.931%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.181     9.121    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.245 r  sl_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.245    sl_ctrl_0/cnt_0/next_count[2]
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.031    15.035    sl_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.989ns (23.545%)  route 3.211ns (76.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.181     9.121    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.150     9.271 r  sl_ctrl_0/cnt_0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.271    sl_ctrl_0/cnt_0/next_count[4]
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.438    14.779    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.075    15.079    sl_ctrl_0/cnt_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.963ns (23.491%)  route 3.136ns (76.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.106     9.046    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.170 r  sl_ctrl_0/cnt_0/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.170    sl_ctrl_0/cnt_0/next_count[11]
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[11]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    15.032    sl_ctrl_0/cnt_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.991ns (24.010%)  route 3.136ns (75.990%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.106     9.046    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.152     9.198 r  sl_ctrl_0/cnt_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.198    sl_ctrl_0/cnt_0/next_count[9]
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435    14.776    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.075    15.076    sl_ctrl_0/cnt_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.963ns (24.024%)  route 3.046ns (75.976%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          0.534     8.473    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.597 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=2, routed)           0.482     9.079    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/start_reg/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)       -0.045    14.968    sl_ctrl_0/start_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.963ns (24.024%)  route 3.046ns (75.976%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          0.534     8.473    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.597 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=2, routed)           0.482     9.079    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)       -0.031    14.982    sl_ctrl_0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.963ns (23.911%)  route 3.064ns (76.089%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.034     8.974    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.098 r  sl_ctrl_0/cnt_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.098    sl_ctrl_0/cnt_0/next_count[5]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.029    15.031    sl_ctrl_0/cnt_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.989ns (24.399%)  route 3.064ns (75.601%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     5.489 f  sl_ctrl_0/cnt_0/count_reg[20]/Q
                         net (fo=2, routed)           1.205     6.695    sl_ctrl_0/cnt_0/count[20]
    SLICE_X13Y25         LUT4 (Prop_lut4_I0_O)        0.296     6.991 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.825     7.815    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_5_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3/O
                         net (fo=29, routed)          1.034     8.974    sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.150     9.124 r  sl_ctrl_0/cnt_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.124    sl_ctrl_0/cnt_0/next_count[7]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.075    15.077    sl_ctrl_0/cnt_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    db_0/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.099     1.676    db_0/DFF[1]
    SLICE_X14Y24         LUT5 (Prop_lut5_I0_O)        0.048     1.724 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.724    op_0/pb_one_pulse_reg_1
    SLICE_X14Y24         FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    op_0/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.131     1.580    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    db_0/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.099     1.676    db_0/DFF[1]
    SLICE_X14Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.721 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.721    op_0/db_rst_n
    SLICE_X14Y24         FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    op_0/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.120     1.569    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.661%)  route 0.180ns (46.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.180     1.781    sl_ctrl_0/cnt_0/Q[1]
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.826    sl_ctrl_0/cnt_0_n_0
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    sl_ctrl_0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.271%)  route 0.187ns (49.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.187     1.767    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.048     1.815 r  sl_ctrl_0/cnt_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.815    sl_ctrl_0/cnt_0/next_count[7]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.107     1.559    sl_ctrl_0/cnt_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    db_0/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.181     1.759    db_0/DFF[1]
    SLICE_X14Y24         FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    db_0/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.052     1.501    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.190ns (50.269%)  route 0.188ns (49.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.188     1.768    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.049     1.817 r  sl_ctrl_0/cnt_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.817    sl_ctrl_0/cnt_0/next_count[8]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[8]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.107     1.559    sl_ctrl_0/cnt_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  sl_ctrl_0/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.175     1.776    sl_ctrl_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X14Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  sl_ctrl_0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    sl_ctrl_0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y26         FDSE (Hold_fdse_C_D)         0.120     1.557    sl_ctrl_0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.187     1.767    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  sl_ctrl_0/cnt_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    sl_ctrl_0/cnt_0/next_count[5]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[5]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     1.543    sl_ctrl_0/cnt_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.737%)  route 0.188ns (50.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=30, routed)          0.188     1.768    sl_ctrl_0/cnt_0/count[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  sl_ctrl_0/cnt_0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    sl_ctrl_0/cnt_0/next_count[6]
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[6]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.092     1.544    sl_ctrl_0/cnt_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 sl_ctrl_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.099%)  route 0.217ns (56.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.217     1.818    sl_ctrl_0/next_ack
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/ack_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.087     1.536    sl_ctrl_0/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y24   db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y24   db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y24   db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y24   op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y24   op_0/pb_one_pulse_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y26   sl_ctrl_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   sl_ctrl_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y26   sl_ctrl_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   db_0/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   db_0/DFF_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   op_0/pb_debounced_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   db_0/DFF_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   db_0/DFF_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   op_0/pb_debounced_delay_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y24   op_0/pb_debounced_delay_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.386ns (49.900%)  route 4.403ns (50.100%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           1.075     6.666    dis_0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.154     6.820 r  dis_0/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.328    10.147    seven_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    13.861 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.861    seven_seg[0]
    W7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.392ns (50.903%)  route 4.236ns (49.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           0.832     6.422    dis_0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.152     6.574 r  dis_0/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.404     9.978    seven_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.700 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.700    seven_seg[4]
    U5                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.146ns (48.159%)  route 4.463ns (51.841%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           1.075     6.666    dis_0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.790 r  dis_0/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.388    10.178    seven_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.682 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.682    seven_seg[5]
    V5                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.456ns  (logic 4.409ns (52.146%)  route 4.046ns (47.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           0.831     6.421    dis_0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.573 r  dis_0/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.216     9.789    seven_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    13.528 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.528    seven_seg[6]
    U7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 4.177ns (50.731%)  route 4.057ns (49.269%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  sl_ctrl_0/data_reg[2]/Q
                         net (fo=7, routed)           0.825     6.415    dec0/Q[2]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.539 r  dec0/out/O
                         net (fo=1, routed)           3.232     9.771    seven_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.306 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.306    seven_seg[2]
    U8                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.171ns (51.020%)  route 4.004ns (48.980%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           0.832     6.422    dis_0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  dis_0/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.173     9.719    seven_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.248 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.248    seven_seg[1]
    W6                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.071ns  (logic 4.178ns (51.757%)  route 3.894ns (48.243%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.551     5.072    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           0.831     6.421    dis_0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  dis_0/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.063     9.608    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.144 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.144    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            notice_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.023ns (58.910%)  route 2.806ns (41.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  sl_ctrl_0/notice_reg/Q
                         net (fo=1, routed)           2.806     8.394    notice_slave_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.899 r  notice_slave_OBUF_inst/O
                         net (fo=0)                   0.000    11.899    notice_slave
    U16                                                               r  notice_slave (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 4.049ns (65.091%)  route 2.171ns (34.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.549     5.070    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  sl_ctrl_0/ack_reg/Q
                         net (fo=1, routed)           2.171     7.760    ack_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531    11.291 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000    11.291    ack
    L17                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sl_ctrl_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.396ns (69.779%)  route 0.604ns (30.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/ack_reg/Q
                         net (fo=1, routed)           0.604     2.205    ack_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.436 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000     3.436    ack
    L17                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/notice_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            notice_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.370ns (61.024%)  route 0.875ns (38.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  sl_ctrl_0/notice_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sl_ctrl_0/notice_reg/Q
                         net (fo=1, routed)           0.875     2.475    notice_slave_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.681 r  notice_slave_OBUF_inst/O
                         net (fo=0)                   0.000     3.681    notice_slave
    U16                                                               r  notice_slave (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.445ns (53.026%)  route 1.280ns (46.974%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[1]/Q
                         net (fo=7, routed)           0.123     1.724    dec0/Q[1]
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  dec0/out/O
                         net (fo=1, routed)           1.157     2.926    seven_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.162 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.162    seven_seg[2]
    U8                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.445ns (52.790%)  route 1.293ns (47.210%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=7, routed)           0.218     1.819    dis_0/Q[2]
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.864 r  dis_0/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.075     2.939    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.175 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.175    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.439ns (52.078%)  route 1.324ns (47.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=7, routed)           0.217     1.818    dis_0/Q[2]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.863 r  dis_0/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.108     2.970    seven_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.200 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.200    seven_seg[1]
    W6                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.512ns (52.832%)  route 1.350ns (47.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=7, routed)           0.218     1.819    dis_0/Q[2]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.049     1.868 r  dis_0/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.133     3.000    seven_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.300 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.300    seven_seg[6]
    U7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.415ns (49.203%)  route 1.460ns (50.797%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=7, routed)           0.231     1.832    dis_0/Q[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.877 r  dis_0/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.229     3.106    seven_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.312 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.312    seven_seg[5]
    V5                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.913ns  (logic 1.483ns (50.903%)  route 1.430ns (49.097%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[0]/Q
                         net (fo=7, routed)           0.231     1.832    dis_0/Q[0]
    SLICE_X15Y25         LUT3 (Prop_lut3_I2_O)        0.042     1.874 r  dis_0/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.199     3.073    seven_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     4.350 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.350    seven_seg[0]
    W7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sl_ctrl_0/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.495ns (50.990%)  route 1.437ns (49.010%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  sl_ctrl_0/data_reg[2]/Q
                         net (fo=7, routed)           0.217     1.818    dis_0/Q[2]
    SLICE_X15Y25         LUT3 (Prop_lut3_I1_O)        0.048     1.866 r  dis_0/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.220     3.086    seven_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     4.369 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.369    seven_seg[4]
    U5                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            sl_ctrl_0/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.218ns  (logic 1.448ns (23.290%)  route 4.770ns (76.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           4.770     6.218    sl_ctrl_0/D[2]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.767ns  (logic 1.450ns (25.146%)  route 4.317ns (74.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           4.317     5.767    sl_ctrl_0/D[0]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 1.453ns (25.299%)  route 4.291ns (74.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    A17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           4.291     5.744    sl_ctrl_0/D[1]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.588ns (40.474%)  route 2.336ns (59.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  request_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.318    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.442 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=2, routed)           0.482     3.924    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433     4.774    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.588ns (40.474%)  route 2.336ns (59.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  request_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.318    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.442 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=2, routed)           0.482     3.924    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433     4.774    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/start_reg/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.776ns  (logic 1.566ns (41.464%)  route 2.211ns (58.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  valid_IBUF_inst/O
                         net (fo=3, routed)           1.888     3.330    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.454 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=3, routed)           0.323     3.776    sl_ctrl_0/data[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.776ns  (logic 1.566ns (41.464%)  route 2.211ns (58.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  valid_IBUF_inst/O
                         net (fo=3, routed)           1.888     3.330    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.454 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=3, routed)           0.323     3.776    sl_ctrl_0/data[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.776ns  (logic 1.566ns (41.464%)  route 2.211ns (58.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  valid_IBUF_inst/O
                         net (fo=3, routed)           1.888     3.330    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.454 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=3, routed)           0.323     3.776    sl_ctrl_0/data[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 1.566ns (45.014%)  route 1.913ns (54.986%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  valid_IBUF_inst/O
                         net (fo=3, routed)           1.913     3.355    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.479 r  sl_ctrl_0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.479    sl_ctrl_0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.469ns  (logic 1.566ns (45.143%)  route 1.903ns (54.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  valid_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.345    sl_ctrl_0/cnt_0/valid_IBUF
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.469 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.000     3.469    sl_ctrl_0/cnt_0_n_0
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.435     4.776    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            db_0/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.222ns (27.180%)  route 0.594ns (72.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.816    db_0/D[0]
    SLICE_X12Y18         FDRE                                         r  db_0/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.827     1.954    db_0/clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  db_0/DFF_reg[0]/C

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.277ns (31.417%)  route 0.605ns (68.583%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  request_IBUF_inst/O
                         net (fo=2, routed)           0.605     0.837    sl_ctrl_0/request_IBUF
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.882 r  sl_ctrl_0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.882    sl_ctrl_0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDSE                                         r  sl_ctrl_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.255ns (24.136%)  route 0.802ns (75.864%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  valid_IBUF_inst/O
                         net (fo=3, routed)           0.802     1.012    sl_ctrl_0/cnt_0/valid_IBUF
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.057 r  sl_ctrl_0/cnt_0/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.057    sl_ctrl_0/cnt_0_n_0
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y26         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.255ns (22.111%)  route 0.899ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=3, routed)           0.799     1.009    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.054 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=3, routed)           0.100     1.154    sl_ctrl_0/data[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.255ns (22.111%)  route 0.899ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=3, routed)           0.799     1.009    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.054 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=3, routed)           0.100     1.154    sl_ctrl_0/data[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            sl_ctrl_0/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.255ns (22.111%)  route 0.899ns (77.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  valid_IBUF_inst/O
                         net (fo=3, routed)           0.799     1.009    sl_ctrl_0/valid_IBUF
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.054 r  sl_ctrl_0/data[2]_i_1/O
                         net (fo=3, routed)           0.100     1.154    sl_ctrl_0/data[2]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[2]/C

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.277ns (23.813%)  route 0.887ns (76.187%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  request_IBUF_inst/O
                         net (fo=2, routed)           0.712     0.944    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=2, routed)           0.175     1.164    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 request
                            (input port)
  Destination:            sl_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.277ns (23.813%)  route 0.887ns (76.187%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  request (IN)
                         net (fo=0)                   0.000     0.000    request
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  request_IBUF_inst/O
                         net (fo=2, routed)           0.712     0.944    sl_ctrl_0/cnt_0/request_IBUF
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  sl_ctrl_0/cnt_0/FSM_onehot_state[1]_i_1/O
                         net (fo=2, routed)           0.175     1.164    sl_ctrl_0/cnt_0_n_1
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  sl_ctrl_0/start_reg/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            sl_ctrl_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.221ns (11.108%)  route 1.771ns (88.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           1.771     1.992    sl_ctrl_0/D[1]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[1]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            sl_ctrl_0/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.218ns (10.911%)  route 1.782ns (89.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           1.782     2.000    sl_ctrl_0/D[0]
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  sl_ctrl_0/data_reg[0]/C





