Timing Analyzer report for ads_bus_system
Tue Dec  2 17:31:58 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ads_bus_system                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.6%      ;
;     Processors 3-8         ;   2.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; SDC File List                                                         ;
+-----------------------------------+--------+--------------------------+
; SDC File Path                     ; Status ; Read at                  ;
+-----------------------------------+--------+--------------------------+
; ../constraints/ads_bus_system.sdc ; OK     ; Tue Dec  2 17:31:57 2025 ;
+-----------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 243.55 MHz ; 243.55 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.106 ; -1589.296       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.254 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.724 ; -309.096           ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.837 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -911.008                      ;
+----------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.106 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.029      ;
; -3.075 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.007      ;
; -3.058 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.978      ;
; -3.019 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.942      ;
; -2.995 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129                                                                           ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.550      ;
; -2.981 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131                                                                           ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.536      ;
; -2.981 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.904      ;
; -2.979 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.904      ;
; -2.959 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.883      ;
; -2.929 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 3.496      ;
; -2.924 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.490      ;
; -2.921 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.854      ;
; -2.916 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM67                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 3.470      ;
; -2.910 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM51                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 3.464      ;
; -2.900 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.823      ;
; -2.898 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.824      ;
; -2.894 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.817      ;
; -2.893 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.813      ;
; -2.889 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.813      ;
; -2.871 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.317     ; 3.549      ;
; -2.869 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM65                                                                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.435      ;
; -2.868 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.791      ;
; -2.859 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[2]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.786      ;
; -2.849 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.771      ;
; -2.841 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.774      ;
; -2.825 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM49                                                                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.391      ;
; -2.815 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.747      ;
; -2.803 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.734      ;
; -2.781 ; slave:slave2_inst|slave_port:sp|state.WDATA                                                                                                       ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.722      ;
; -2.781 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.704      ;
; -2.779 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.713      ;
; -2.779 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.713      ;
; -2.779 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM79                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 3.352      ;
; -2.778 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.712      ;
; -2.778 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.712      ;
; -2.775 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM89                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 3.803      ;
; -2.774 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.706      ;
; -2.773 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.704      ;
; -2.770 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.690      ;
; -2.769 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.692      ;
; -2.764 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.686      ;
; -2.762 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.684      ;
; -2.760 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.694      ;
; -2.759 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.681      ;
; -2.752 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.683      ;
; -2.751 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.670      ;
; -2.748 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.679      ;
; -2.746 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.673      ;
; -2.744 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.672      ;
; -2.742 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM75                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.297      ;
; -2.735 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141                                                                           ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.290      ;
; -2.732 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 3.299      ;
; -2.723 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM61                                                                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.289      ;
; -2.698 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[5]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.623      ;
; -2.692 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|counter[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.621      ;
; -2.689 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.622      ;
; -2.687 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.220      ;
; -2.687 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.220      ;
; -2.686 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.219      ;
; -2.686 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.219      ;
; -2.686 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.617      ;
; -2.679 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.614      ;
; -2.679 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.212      ;
; -2.679 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.212      ;
; -2.678 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.211      ;
; -2.678 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.211      ;
; -2.677 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.598      ;
; -2.672 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.593      ;
; -2.670 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.591      ;
; -2.669 ; slave:slave1_inst|slave_port:sp|counter[0]                                                                                                        ; slave:slave1_inst|slave_port:sp|counter[4]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 3.235      ;
; -2.666 ; demo_counter[0]                                                                                                                                   ; demo_counter[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.229      ;
; -2.666 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|counter[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.595      ;
; -2.665 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.596      ;
; -2.663 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.692      ;
; -2.661 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.592      ;
; -2.659 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.688      ;
; -2.658 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.042      ; 3.695      ;
; -2.657 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]                                                                 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 3.227      ;
; -2.657 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM55                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.686      ;
; -2.657 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.686      ;
; -2.657 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.585      ;
; -2.656 ; slave:slave2_inst|slave_port:sp|state.WDATA                                                                                                       ; slave:slave2_inst|slave_port:sp|counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.590      ;
; -2.656 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.579      ;
; -2.654 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.582      ;
; -2.651 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.581      ;
; -2.646 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 3.576      ;
; -2.644 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.673      ;
; -2.642 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM53                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.671      ;
; -2.640 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM71                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.669      ;
; -2.640 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[2]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.576      ;
; -2.637 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM77                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.042      ; 3.674      ;
; -2.637 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.559      ;
; -2.634 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.663      ;
; -2.634 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.ADDR                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.558      ;
; -2.632 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM69                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.661      ;
; -2.631 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM83                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 3.186      ;
; -2.630 ; demo_counter[0]                                                                                                                                   ; demo_counter[9]                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.193      ;
; -2.627 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM79                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.656      ;
; -2.626 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.547      ;
; -2.626 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.547      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.254 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.823      ;
; 0.257 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[7]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.830      ;
; 0.268 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[0]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.837      ;
; 0.286 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.857      ;
; 0.300 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.871      ;
; 0.303 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.874      ;
; 0.313 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.314 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.882      ;
; 0.315 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[5]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.888      ;
; 0.318 ; slave:slave1_inst|slave_port:sp|smemwdata[4]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.889      ;
; 0.318 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.319      ; 0.824      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.884      ;
; 0.320 ; slave:slave2_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.893      ;
; 0.321 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.886      ;
; 0.323 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.888      ;
; 0.327 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.892      ;
; 0.328 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[2]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.897      ;
; 0.330 ; slave:slave2_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 0.889      ;
; 0.330 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.898      ;
; 0.331 ; slave:slave1_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.902      ;
; 0.333 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.898      ;
; 0.334 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.899      ;
; 0.335 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.904      ;
; 0.341 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[4]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.914      ;
; 0.342 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.915      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|counter[3]                                         ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|counter[6]                                         ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; demo_counter[12]                                                                   ; demo_counter[12]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; demo_counter[15]                                                                   ; demo_counter[15]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; demo_counter[16]                                                                   ; demo_counter[16]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; demo_counter[18]                                                                   ; demo_counter[18]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; demo_counter[17]                                                                   ; demo_counter[17]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; demo_counter[19]                                                                   ; demo_counter[19]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave1_inst|slave_port:sp|addr[8]                                            ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave1_inst|slave_port:sp|addr[9]                                            ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave1_inst|slave_port:sp|addr[10]                                           ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; transaction_active                                                                 ; transaction_active                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|wdata[1]                                           ; slave:slave2_inst|slave_port:sp|wdata[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.916      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|wdata[5]                                           ; slave:slave2_inst|slave_port:sp|wdata[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|addr[0]                                            ; slave:slave2_inst|slave_port:sp|addr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|addr[1]                                            ; slave:slave2_inst|slave_port:sp|addr[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|addr[2]                                            ; slave:slave2_inst|slave_port:sp|addr[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|addr[3]                                            ; slave:slave2_inst|slave_port:sp|addr[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave2_inst|slave_port:sp|counter[2]                                         ; slave:slave2_inst|slave_port:sp|counter[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[7]                                                                    ; demo_counter[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[0]                                                                    ; demo_counter[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[6]                                                                    ; demo_counter[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[8]                                                                    ; demo_counter[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[10]                                                                   ; demo_counter[10]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[11]                                                                   ; demo_counter[11]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_counter[14]                                                                   ; demo_counter[14]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.909      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; slave:slave2_inst|slave_port:sp|wdata[3]                                           ; slave:slave2_inst|slave_port:sp|wdata[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                          ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.724 ; reset_sync[2] ; m1_daddr[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.631      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.094     ; 2.625      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.724 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 2.624      ;
; -1.723 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 2.625      ;
; -1.723 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 2.625      ;
; -1.712 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.632      ;
; -1.712 ; reset_sync[2] ; demo_counter[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.632      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.712 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.634      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.627      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.626      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.626      ;
; -1.708 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.626      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.627      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.626      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.626      ;
; -1.707 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.626      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.398 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.232      ; 2.625      ;
; -1.389 ; reset_sync[2] ; sw_sync1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.632      ;
; -1.389 ; reset_sync[2] ; sw_sync1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.632      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.633      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.633      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.633      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.633      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.633      ;
; -1.389 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.627      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.632      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.632      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.632      ;
; -1.389 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.632      ;
; -1.388 ; reset_sync[2] ; key0_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.626      ;
; -1.388 ; reset_sync[2] ; key0_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.626      ;
; -1.388 ; reset_sync[2] ; key0_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.626      ;
; -1.388 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.626      ;
; -1.388 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.626      ;
; -1.388 ; reset_sync[2] ; demo_state.DEMO_START                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.243      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.383 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.248      ; 2.626      ;
; -1.373 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.258      ; 2.626      ;
; -1.373 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.258      ; 2.626      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                        ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.837 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.448      ;
; 1.838 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.447      ;
; 1.838 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.447      ;
; 1.838 ; reset_sync[2] ; demo_counter[16]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.447      ;
; 1.838 ; reset_sync[2] ; demo_counter[17]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.447      ;
; 1.838 ; reset_sync[2] ; demo_counter[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.447      ;
; 1.838 ; reset_sync[2] ; demo_counter[19]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.839 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.447      ;
; 1.841 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.441      ;
; 1.841 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.439      ;
; 1.841 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.439      ;
; 1.841 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.439      ;
; 1.841 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.441      ;
; 1.841 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.446      ;
; 1.841 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.446      ;
; 1.841 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.446      ;
; 1.841 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.446      ;
; 1.841 ; reset_sync[2] ; display_data[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.440      ;
; 1.841 ; reset_sync[2] ; display_data[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.440      ;
; 1.841 ; reset_sync[2] ; display_data[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.440      ;
; 1.841 ; reset_sync[2] ; display_data[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.440      ;
; 1.841 ; reset_sync[2] ; display_data[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.440      ;
; 1.842 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.441      ;
; 1.842 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 2.446      ;
; 1.842 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 2.446      ;
; 1.842 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 2.446      ;
; 1.842 ; reset_sync[2] ; transaction_active                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.441      ;
; 1.842 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 2.447      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.849 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.446      ;
; 1.850 ; reset_sync[2] ; key1_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.445      ;
; 1.850 ; reset_sync[2] ; key1_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.445      ;
; 1.850 ; reset_sync[2] ; key1_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.445      ;
; 1.850 ; reset_sync[2] ; data_pattern[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.445      ;
; 1.850 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.445      ;
; 1.850 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.445      ;
; 1.850 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 2.439      ;
; 1.850 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.434      ;
; 1.850 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.434      ;
; 1.851 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.445      ;
; 1.851 ; reset_sync[2] ; sw_sync2[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.446      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.851 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.435      ;
; 1.858 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.439      ;
; 1.858 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.439      ;
; 1.858 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.439      ;
; 1.858 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.439      ;
; 1.858 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.439      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.434      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.434      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.867 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.435      ;
; 1.870 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.440      ;
; 1.870 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.440      ;
; 1.870 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.440      ;
; 1.870 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.440      ;
; 1.870 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.440      ;
; 1.870 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 2.440      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 270.49 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.697 ; -1344.716      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.246 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.406 ; -247.773          ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.633 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -910.900                     ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.697 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.628      ;
; -2.666 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.606      ;
; -2.639 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.566      ;
; -2.618 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.549      ;
; -2.613 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129                                                                           ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.390     ; 3.218      ;
; -2.599 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131                                                                           ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.390     ; 3.204      ;
; -2.584 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.515      ;
; -2.578 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.510      ;
; -2.556 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.490      ;
; -2.534 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 3.147      ;
; -2.534 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.475      ;
; -2.520 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.452      ;
; -2.509 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM67                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.390     ; 3.114      ;
; -2.505 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.436      ;
; -2.503 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.434      ;
; -2.502 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.429      ;
; -2.496 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM51                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.390     ; 3.101      ;
; -2.496 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.380     ; 3.111      ;
; -2.493 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.280     ; 3.208      ;
; -2.486 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.417      ;
; -2.473 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.407      ;
; -2.448 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.389      ;
; -2.441 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[2]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.377      ;
; -2.439 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.379      ;
; -2.435 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.376      ;
; -2.435 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.376      ;
; -2.434 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.375      ;
; -2.434 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.375      ;
; -2.430 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM65                                                                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.380     ; 3.045      ;
; -2.423 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.354      ;
; -2.420 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM49                                                                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 3.032      ;
; -2.415 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.355      ;
; -2.414 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM89                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 3.442      ;
; -2.407 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.338      ;
; -2.404 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.331      ;
; -2.392 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.331      ;
; -2.390 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.321      ;
; -2.388 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.330      ;
; -2.383 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.318      ;
; -2.368 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.307      ;
; -2.366 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.295      ;
; -2.364 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM79                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.376     ; 2.983      ;
; -2.363 ; slave:slave2_inst|slave_port:sp|state.WDATA                                                                                                       ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.311      ;
; -2.361 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.290      ;
; -2.356 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127                                                            ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.382     ; 2.969      ;
; -2.348 ; master_port:master1_port|mvalid                                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.287      ;
; -2.347 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.926      ;
; -2.347 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.926      ;
; -2.346 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.925      ;
; -2.346 ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.925      ;
; -2.344 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.275      ;
; -2.342 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.921      ;
; -2.342 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.921      ;
; -2.341 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.276      ;
; -2.341 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[6]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.283      ;
; -2.341 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.920      ;
; -2.341 ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 2.920      ;
; -2.341 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.268      ;
; -2.341 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM75                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.392     ; 2.944      ;
; -2.331 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141                                                                           ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.392     ; 2.934      ;
; -2.326 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|counter[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.262      ;
; -2.320 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.249      ;
; -2.317 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[6]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.246      ;
; -2.317 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[5]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.246      ;
; -2.313 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.252      ;
; -2.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM61                                                                     ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.380     ; 2.926      ;
; -2.306 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; master_port:master1_port|counter[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.242      ;
; -2.305 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM57_OTERM123                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.334      ;
; -2.304 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM55                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.333      ;
; -2.303 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM143                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.332      ;
; -2.301 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 3.329      ;
; -2.294 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[5]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.228      ;
; -2.293 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM57_OTERM121                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.322      ;
; -2.292 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.041      ; 3.328      ;
; -2.292 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.223      ;
; -2.292 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.233      ;
; -2.291 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM53                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.320      ;
; -2.291 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM71                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 3.319      ;
; -2.289 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.228      ;
; -2.287 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 3.315      ;
; -2.286 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM77                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.041      ; 3.322      ;
; -2.286 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.221      ;
; -2.284 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[5]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.216      ;
; -2.284 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.212      ;
; -2.279 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                                                                            ; bus_bridge_master:master2_bridge|master_port:master|counter[3]                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.208      ;
; -2.274 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM69                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.033      ; 3.302      ;
; -2.270 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]                                                                 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 2.884      ;
; -2.269 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM79                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.298      ;
; -2.269 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.208      ;
; -2.267 ; slave:slave2_inst|slave_port:sp|state.WDATA                                                                                                       ; slave:slave2_inst|slave_port:sp|counter[1]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.208      ;
; -2.266 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.201      ;
; -2.264 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]                                                                 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 2.878      ;
; -2.262 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                                                                                   ; master_port:master1_port|counter[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.206      ;
; -2.261 ; demo_counter[0]                                                                                                                                   ; demo_counter[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.388     ; 2.868      ;
; -2.261 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM39_OTERM89                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.034      ; 3.290      ;
; -2.259 ; slave:slave2_inst|slave_port:sp|counter[7]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.191      ;
; -2.258 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[7]                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.200      ;
; -2.258 ; slave:slave2_inst|slave_port:sp|counter[7]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.190      ;
; -2.257 ; slave:slave2_inst|slave_port:sp|counter[7]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.189      ;
; -2.256 ; slave:slave2_inst|slave_port:sp|counter[7]                                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.188      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.246 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.758      ;
; 0.251 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[7]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.767      ;
; 0.260 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[0]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.772      ;
; 0.286 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.799      ;
; 0.291 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.804      ;
; 0.293 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.806      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|counter[3]                                         ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|counter[2]                                         ; slave:slave2_inst|slave_port:sp|counter[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|counter[6]                                         ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[7]                                                                    ; demo_counter[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[0]                                                                    ; demo_counter[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[6]                                                                    ; demo_counter[6]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[8]                                                                    ; demo_counter[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[10]                                                                   ; demo_counter[10]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[11]                                                                   ; demo_counter[11]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_counter[14]                                                                   ; demo_counter[14]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|addr[8]                                            ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|addr[9]                                            ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|addr[10]                                           ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; transaction_active                                                                 ; transaction_active                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|wdata[3]                                           ; slave:slave2_inst|slave_port:sp|wdata[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|wdata[1]                                           ; slave:slave2_inst|slave_port:sp|wdata[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|wdata[5]                                           ; slave:slave2_inst|slave_port:sp|wdata[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|addr[0]                                            ; slave:slave2_inst|slave_port:sp|addr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|addr[1]                                            ; slave:slave2_inst|slave_port:sp|addr[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|addr[2]                                            ; slave:slave2_inst|slave_port:sp|addr[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave2_inst|slave_port:sp|addr[3]                                            ; slave:slave2_inst|slave_port:sp|addr[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|counter[0]                                         ; slave:slave1_inst|slave_port:sp|counter[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; slave:slave1_inst|slave_port:sp|counter[3]                                         ; slave:slave1_inst|slave_port:sp|counter[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_state.DEMO_IDLE                                                               ; demo_state.DEMO_IDLE                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[1]                                                                    ; demo_counter[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[2]                                                                    ; demo_counter[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[3]                                                                    ; demo_counter[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[4]                                                                    ; demo_counter[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[5]                                                                    ; demo_counter[5]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[12]                                                                   ; demo_counter[12]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[15]                                                                   ; demo_counter[15]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[16]                                                                   ; demo_counter[16]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[18]                                                                   ; demo_counter[18]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[17]                                                                   ; demo_counter[17]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; demo_counter[19]                                                                   ; demo_counter[19]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.406 ; reset_sync[2] ; m1_daddr[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.323      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.406 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.323      ;
; -1.406 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.323      ;
; -1.406 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.322      ;
; -1.405 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.316      ;
; -1.405 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.316      ;
; -1.405 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.315      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.404 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.314      ;
; -1.397 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.324      ;
; -1.397 ; reset_sync[2] ; demo_counter[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.324      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.397 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.326      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.318      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.318      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.318      ;
; -1.392 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.391 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.319      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.113 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.207      ; 2.315      ;
; -1.107 ; reset_sync[2] ; sw_sync1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.324      ;
; -1.107 ; reset_sync[2] ; sw_sync1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.324      ;
; -1.107 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.325      ;
; -1.107 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.325      ;
; -1.107 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.325      ;
; -1.107 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.325      ;
; -1.107 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.325      ;
; -1.106 ; reset_sync[2] ; key0_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.317      ;
; -1.106 ; reset_sync[2] ; key0_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.317      ;
; -1.106 ; reset_sync[2] ; key0_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.317      ;
; -1.106 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.317      ;
; -1.106 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.317      ;
; -1.106 ; reset_sync[2] ; demo_state.DEMO_START                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.317      ;
; -1.106 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.324      ;
; -1.106 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.324      ;
; -1.106 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.324      ;
; -1.106 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.223      ; 2.324      ;
; -1.105 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.317      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.101 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.222      ; 2.318      ;
; -1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.318      ;
; -1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.230      ; 2.318      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                         ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.633 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.177      ;
; 1.633 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.175      ;
; 1.633 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.175      ;
; 1.633 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.175      ;
; 1.633 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.177      ;
; 1.633 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 2.184      ;
; 1.634 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.634 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.182      ;
; 1.635 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.183      ;
; 1.635 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.183      ;
; 1.635 ; reset_sync[2] ; demo_counter[16]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.183      ;
; 1.635 ; reset_sync[2] ; demo_counter[17]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.183      ;
; 1.635 ; reset_sync[2] ; demo_counter[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.183      ;
; 1.635 ; reset_sync[2] ; demo_counter[19]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.183      ;
; 1.635 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.181      ;
; 1.635 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.181      ;
; 1.635 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.181      ;
; 1.635 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.182      ;
; 1.636 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.636 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.182      ;
; 1.636 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.182      ;
; 1.636 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.182      ;
; 1.636 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.182      ;
; 1.636 ; reset_sync[2] ; transaction_active                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.636 ; reset_sync[2] ; display_data[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.636 ; reset_sync[2] ; display_data[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.636 ; reset_sync[2] ; display_data[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.636 ; reset_sync[2] ; display_data[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.636 ; reset_sync[2] ; display_data[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.176      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.641 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.181      ;
; 1.643 ; reset_sync[2] ; key1_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; key1_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; key1_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; sw_sync2[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 2.181      ;
; 1.643 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.180      ;
; 1.643 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.169      ;
; 1.643 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.169      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.175      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.644 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.170      ;
; 1.650 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.175      ;
; 1.650 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.175      ;
; 1.650 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.175      ;
; 1.650 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.175      ;
; 1.650 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.175      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.170      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.170      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.658 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 2.171      ;
; 1.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.176      ;
; 1.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.176      ;
; 1.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.176      ;
; 1.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.176      ;
; 1.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.176      ;
; 1.661 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 2.176      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.346 ; -547.180       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.113 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.608 ; -99.167           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.080 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -1127.429                    ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.290      ;
; -1.313 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.253      ;
; -1.310 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM129                ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 2.056      ;
; -1.310 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.260      ;
; -1.299 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.243      ;
; -1.276 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM73_OTERM131                ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 2.022      ;
; -1.273 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.217      ;
; -1.246 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.197      ;
; -1.245 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.189      ;
; -1.241 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.186      ;
; -1.238 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM33_OTERM67                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 1.983      ;
; -1.238 ; slave:slave1_inst|slave_port:sp|srdata_OTERM15_OTERM35_OTERM51                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 1.983      ;
; -1.238 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM139 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.992      ;
; -1.237 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.182      ;
; -1.236 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM125 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.989      ;
; -1.233 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.173      ;
; -1.232 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.177      ;
; -1.230 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.173      ;
; -1.226 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.170      ;
; -1.224 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.169      ;
; -1.215 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave1_inst|slave_port:sp|counter[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.162      ;
; -1.215 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM65          ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.969      ;
; -1.214 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.165      ;
; -1.212 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM49          ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.964      ;
; -1.211 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.155      ;
; -1.207 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.156      ;
; -1.205 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.154      ;
; -1.198 ; slave:slave2_inst|slave_port:sp|state.WDATA                                            ; slave:slave2_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.154      ;
; -1.190 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.129      ;
; -1.187 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.131      ;
; -1.186 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.133      ;
; -1.184 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.128      ;
; -1.184 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM63_OTERM137 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.135      ;
; -1.183 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.127      ;
; -1.183 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.126      ;
; -1.181 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[3]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.129      ;
; -1.172 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.116      ;
; -1.171 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.111      ;
; -1.167 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.112      ;
; -1.165 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.110      ;
; -1.164 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[2]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.112      ;
; -1.164 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.108      ;
; -1.162 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave1_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.111      ;
; -1.160 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                        ; slave:slave2_inst|slave_port:sp|wdata[0]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.111      ;
; -1.160 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.110      ;
; -1.160 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.109      ;
; -1.159 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                        ; slave:slave2_inst|slave_port:sp|wdata[2]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.110      ;
; -1.159 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                        ; slave:slave2_inst|slave_port:sp|wdata[6]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.110      ;
; -1.158 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.107      ;
; -1.157 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                        ; slave:slave2_inst|slave_port:sp|wdata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.108      ;
; -1.150 ; master_port:master1_port|mvalid                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.099      ;
; -1.150 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM79                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.906      ;
; -1.147 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[0]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.095      ;
; -1.146 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[5]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.094      ;
; -1.146 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[6]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.094      ;
; -1.143 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave2_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.094      ;
; -1.142 ; slave:slave2_inst|slave_port:sp|state.WDATA                                            ; slave:slave2_inst|slave_port:sp|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.094      ;
; -1.142 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM29_OTERM47_OTERM127 ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 1.895      ;
; -1.139 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[1]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.087      ;
; -1.138 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; master_port:master1_port|counter[4]                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.086      ;
; -1.130 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.074      ;
; -1.130 ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.080      ;
; -1.129 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.072      ;
; -1.128 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata_OTERM7_OTERM27_OTERM61          ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 1.882      ;
; -1.125 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                        ; slave:slave1_inst|slave_port:sp|counter[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.077      ;
; -1.121 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.ADDR                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.066      ;
; -1.119 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                        ; bus_bridge_master:master2_bridge|master_port:master|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.068      ;
; -1.114 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[1]                                        ; bus_bridge_master:master2_bridge|master_port:master|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.063      ;
; -1.113 ; bus_bridge_slave:slave3_bridge|slave_port:slave|svalid                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.056      ;
; -1.110 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.054      ;
; -1.110 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.055      ;
; -1.106 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.055      ;
; -1.104 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.053      ;
; -1.103 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.052      ;
; -1.101 ; slave:slave2_inst|slave_port:sp|counter[3]                                             ; slave:slave2_inst|slave_port:sp|wdata[0]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.838      ;
; -1.100 ; slave:slave2_inst|slave_port:sp|counter[3]                                             ; slave:slave2_inst|slave_port:sp|wdata[2]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.837      ;
; -1.100 ; slave:slave2_inst|slave_port:sp|counter[3]                                             ; slave:slave2_inst|slave_port:sp|wdata[6]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.837      ;
; -1.099 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave1_inst|slave_port:sp|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.047      ;
; -1.098 ; slave:slave2_inst|slave_port:sp|counter[3]                                             ; slave:slave2_inst|slave_port:sp|wdata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.835      ;
; -1.096 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                        ; slave:slave1_inst|slave_port:sp|counter[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.048      ;
; -1.095 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM75                         ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 1.840      ;
; -1.094 ; slave:slave2_inst|slave_port:sp|srdata_OTERM23_OTERM41_OTERM81_OTERM141                ; bus_bridge_master:master2_bridge|master_port:master|rdata[3]_OTERM93     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 1.839      ;
; -1.094 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                        ; bus_bridge_master:master2_bridge|master_port:master|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.043      ;
; -1.093 ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; slave:slave2_inst|slave_port:sp|wdata[0]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.039      ;
; -1.092 ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; slave:slave2_inst|slave_port:sp|wdata[2]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.038      ;
; -1.092 ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; slave:slave2_inst|slave_port:sp|wdata[6]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.038      ;
; -1.090 ; slave:slave2_inst|slave_port:sp|counter[6]                                             ; slave:slave2_inst|slave_port:sp|wdata[0]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.827      ;
; -1.090 ; slave:slave2_inst|slave_port:sp|counter[7]                                             ; slave:slave2_inst|slave_port:sp|wdata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.036      ;
; -1.089 ; slave:slave2_inst|slave_port:sp|counter[6]                                             ; slave:slave2_inst|slave_port:sp|wdata[2]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.826      ;
; -1.089 ; slave:slave2_inst|slave_port:sp|counter[6]                                             ; slave:slave2_inst|slave_port:sp|wdata[6]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.826      ;
; -1.089 ; bus_m2_s3:bus_inst|addr_decoder:decoder|ssel[0]                                        ; bus_bridge_master:master2_bridge|master_port:master|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.038      ;
; -1.087 ; slave:slave2_inst|slave_port:sp|counter[6]                                             ; slave:slave2_inst|slave_port:sp|wdata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.250     ; 1.824      ;
; -1.087 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave2_inst|slave_port:sp|counter[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.034      ;
; -1.083 ; slave:slave1_inst|slave_port:sp|svalid                                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.032      ;
; -1.078 ; slave:slave1_inst|slave_port:sp|svalid                                                 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.027      ;
; -1.076 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]      ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 1.833      ;
; -1.074 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                       ; slave:slave1_inst|slave_port:sp|counter[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.021      ;
; -1.072 ; slave:slave2_inst|slave_port:sp|state.WDATA                                            ; slave:slave2_inst|slave_port:sp|counter[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.024      ;
; -1.072 ; slave:slave1_inst|slave_port:sp|prev_state.ADDR                                        ; slave:slave1_inst|slave_port:sp|counter[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.026      ;
; -1.070 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                        ; slave:slave2_inst|slave_port:sp|addr[5]                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.014      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.113 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[7]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.442      ;
; 0.118 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.445      ;
; 0.124 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[0]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.451      ;
; 0.138 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.465      ;
; 0.143 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.470      ;
; 0.150 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[5]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; slave:slave1_inst|slave_port:sp|smemwdata[4]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; slave:slave2_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.155 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.158 ; slave:slave1_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 0.446      ;
; 0.162 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.484      ;
; 0.164 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[2]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.487      ;
; 0.165 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[4]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.488      ;
; 0.166 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a5~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.495      ;
; 0.167 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; slave:slave2_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.487      ;
; 0.168 ; slave:slave2_inst|slave_port:sp|smemwdata[4]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_jbk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.499      ;
; 0.169 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[6]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.498      ;
; 0.171 ; slave:slave1_inst|slave_port:sp|smemwdata[5]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.493      ;
; 0.174 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.496      ;
; 0.176 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_kck1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.502      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|counter[3]                                         ; slave:slave2_inst|slave_port:sp|counter[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|counter[2]                                         ; slave:slave2_inst|slave_port:sp|counter[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|counter[6]                                         ; slave:slave2_inst|slave_port:sp|counter[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[12]                                                                   ; demo_counter[12]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[15]                                                                   ; demo_counter[15]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[16]                                                                   ; demo_counter[16]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[18]                                                                   ; demo_counter[18]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[17]                                                                   ; demo_counter[17]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_counter[19]                                                                   ; demo_counter[19]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave1_inst|slave_port:sp|addr[8]                                            ; slave:slave1_inst|slave_port:sp|addr[8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave1_inst|slave_port:sp|addr[9]                                            ; slave:slave1_inst|slave_port:sp|addr[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave1_inst|slave_port:sp|addr[10]                                           ; slave:slave1_inst|slave_port:sp|addr[10]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; transaction_active                                                                 ; transaction_active                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|wdata[3]                                           ; slave:slave2_inst|slave_port:sp|wdata[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|wdata[1]                                           ; slave:slave2_inst|slave_port:sp|wdata[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|wdata[5]                                           ; slave:slave2_inst|slave_port:sp|wdata[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|addr[0]                                            ; slave:slave2_inst|slave_port:sp|addr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|addr[1]                                            ; slave:slave2_inst|slave_port:sp|addr[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|addr[2]                                            ; slave:slave2_inst|slave_port:sp|addr[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; slave:slave2_inst|slave_port:sp|addr[3]                                            ; slave:slave2_inst|slave_port:sp|addr[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.608 ; reset_sync[2] ; m1_daddr[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.542      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 1.536      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 1.536      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 1.535      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.608 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 1.534      ;
; -0.602 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.543      ;
; -0.602 ; reset_sync[2] ; demo_counter[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.543      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.602 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.545      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.599 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.540      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.538      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.538      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.538      ;
; -0.598 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.539      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.432 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.535      ;
; -0.427 ; reset_sync[2] ; key0_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.537      ;
; -0.427 ; reset_sync[2] ; key0_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.537      ;
; -0.427 ; reset_sync[2] ; key0_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.537      ;
; -0.427 ; reset_sync[2] ; sw_sync1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.542      ;
; -0.427 ; reset_sync[2] ; sw_sync1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.542      ;
; -0.427 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.537      ;
; -0.427 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.537      ;
; -0.427 ; reset_sync[2] ; demo_state.DEMO_START                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.537      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.538      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.427 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.543      ;
; -0.424 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.539      ;
; -0.424 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.539      ;
; -0.424 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.539      ;
; -0.424 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.539      ;
; -0.424 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.539      ;
; -0.423 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.538      ;
; -0.423 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.538      ;
; -0.423 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.128      ; 1.538      ;
; -0.418 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 1.542      ;
; -0.418 ; reset_sync[2] ; key1_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 1.542      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                         ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.080 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 1.412      ;
; 1.081 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.411      ;
; 1.081 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.411      ;
; 1.081 ; reset_sync[2] ; demo_counter[16]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.411      ;
; 1.081 ; reset_sync[2] ; demo_counter[17]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.411      ;
; 1.081 ; reset_sync[2] ; demo_counter[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.411      ;
; 1.081 ; reset_sync[2] ; demo_counter[19]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.411      ;
; 1.082 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.410      ;
; 1.082 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.410      ;
; 1.082 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.410      ;
; 1.082 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.410      ;
; 1.082 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.410      ;
; 1.083 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.083 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.410      ;
; 1.083 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.410      ;
; 1.083 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.410      ;
; 1.083 ; reset_sync[2] ; transaction_active                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.083 ; reset_sync[2] ; display_data[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.083 ; reset_sync[2] ; display_data[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.083 ; reset_sync[2] ; display_data[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.083 ; reset_sync[2] ; display_data[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.083 ; reset_sync[2] ; display_data[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.405      ;
; 1.086 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.404      ;
; 1.086 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.404      ;
; 1.086 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.404      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.086 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.410      ;
; 1.087 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.407      ;
; 1.087 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.407      ;
; 1.087 ; reset_sync[2] ; key1_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.409      ;
; 1.087 ; reset_sync[2] ; key1_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.409      ;
; 1.087 ; reset_sync[2] ; key1_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.409      ;
; 1.087 ; reset_sync[2] ; data_pattern[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.409      ;
; 1.087 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.409      ;
; 1.087 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.409      ;
; 1.088 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.409      ;
; 1.088 ; reset_sync[2] ; sw_sync2[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.410      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.403      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.398      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.398      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.088 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 1.399      ;
; 1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.405      ;
; 1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.405      ;
; 1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.405      ;
; 1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.405      ;
; 1.093 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.405      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.401      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
; 1.097 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.410      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.106    ; 0.113 ; -1.724   ; 1.080   ; -3.000              ;
;  CLOCK_50        ; -3.106    ; 0.113 ; -1.724   ; 1.080   ; -3.000              ;
; Design-wide TNS  ; -1589.296 ; 0.0   ; -309.096 ; 0.0     ; -1127.429           ;
;  CLOCK_50        ; -1589.296 ; 0.000 ; -309.096 ; 0.000   ; -1127.429           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_BRIDGE_M_RX      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_BRIDGE_S_RX      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_0_BRIDGE_M_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_BRIDGE_S_TX ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 12256    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 12256    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 210      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 210      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 17:31:57 2025
Info: Command: quartus_sta ads_bus_system -c ads_bus_system
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../constraints/ads_bus_system.sdc'
Warning (332174): Ignored filter at ads_bus_system.sdc(12): FPGA_CLK1_50 could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
Warning (332049): Ignored create_clock at ads_bus_system.sdc(12): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
    Info (332050): create_clock -name {FPGA_CLK1_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 12
Warning (332174): Ignored filter at ads_bus_system.sdc(23): FPGA_CLK1_50 could not be matched with a clock File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
Warning (332049): Ignored set_clock_latency at ads_bus_system.sdc(23): Positional argument <targets> with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
    Info (332050): set_clock_latency -source -early 0.100 [get_clocks {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 23
Warning (332049): Ignored set_clock_latency at ads_bus_system.sdc(24): Positional argument <targets> with value [get_clocks {FPGA_CLK1_50}] contains zero elements File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 24
    Info (332050): set_clock_latency -source -late 0.200 [get_clocks {FPGA_CLK1_50}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 24
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ads_bus_system.sdc(37): GPIO_M1_* could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(37): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(37): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 37
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(38): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(38): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 38
Warning (332174): Ignored filter at ads_bus_system.sdc(39): GPIO_M2_* could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(39): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -min 1.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(39): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 39
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(40): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
    Info (332050): set_input_delay -clock [get_clocks {FPGA_CLK1_50}] -max 3.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332049): Ignored set_input_delay at ads_bus_system.sdc(40): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 40
Warning (332174): Ignored filter at ads_bus_system.sdc(43): KEY0 could not be matched with a port File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
Warning (332049): Ignored set_false_path at ads_bus_system.sdc(43): Argument <from> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
    Info (332050): set_false_path -from [get_ports {KEY0}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 43
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(49): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(49): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 49
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(50): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M1_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(50): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 50
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(51): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(51): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 51
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(52): Argument <targets> is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 2.000 [get_ports {GPIO_M2_*}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(52): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 52
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(55): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 55
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -min 0.000 [get_ports {LED[*]}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 55
Warning (332049): Ignored set_output_delay at ads_bus_system.sdc(56): Argument -clock is an empty collection File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 56
    Info (332050): set_output_delay -clock [get_clocks {FPGA_CLK1_50}] -max 5.000 [get_ports {LED[*]}] File: /home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc Line: 56
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.106           -1589.296 CLOCK_50 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.724            -309.096 CLOCK_50 
Info (332146): Worst-case removal slack is 1.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.837               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -911.008 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.697           -1344.716 CLOCK_50 
Info (332146): Worst-case hold slack is 0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.246               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.406            -247.773 CLOCK_50 
Info (332146): Worst-case removal slack is 1.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.633               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -910.900 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.346            -547.180 CLOCK_50 
Info (332146): Worst-case hold slack is 0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.113               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.608             -99.167 CLOCK_50 
Info (332146): Worst-case removal slack is 1.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.080               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1127.429 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 536 megabytes
    Info: Processing ended: Tue Dec  2 17:31:58 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


