# //  ModelSim SE-64 10.7f Mar 24 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\stimmy_BCONV.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is mathm@SPECTREGOLEM.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7f Compiler 2020.03 Mar 24 2020
# Start time: 10:59:52 on Apr 03,2023
# vlog -reportprogress 300 BConvLayer_Interface.sv BConvLayer_Interface_tb.sv Compressor.sv XNOR.sv XNOR_POPCOUNT.sv 
# -- Compiling module BConv_Interface
# ** Warning: BConvLayer_Interface.sv(9): (vlog-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: BConvLayer_Interface.sv(10): (vlog-13314) Defaulting port 'kernel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module stimulus
# -- Compiling module compressor
# -- Compiling module ripple_carry_adder
# -- Compiling module full_adder
# -- Compiling module XNOR
# -- Compiling module XNOR_POPCOUNT
# 
# Top level modules:
# 	stimulus
# End time: 10:59:52 on Apr 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.stimulus 
# Start time: 10:59:52 on Apr 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: BConvLayer_Interface.sv(9): (vopt-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: BConvLayer_Interface.sv(10): (vopt-13314) Defaulting port 'kernel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.BConv_Interface(fast)
# Loading work.XNOR_POPCOUNT(fast)
# Loading work.XNOR(fast)
# Loading work.compressor(fast)
# Loading work.ripple_carry_adder(fast)
# Loading work.full_adder(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2704) does not match connection size (676) for port 'layer_o'. The port definition is at: BConvLayer_Interface.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /stimulus/DUT File: BConvLayer_Interface_tb.sv Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2704) for port 'convolution_o'. The port definition is at: XNOR_POPCOUNT.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /stimulus/DUT/convolver File: BConvLayer_Interface.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'S'. The port definition is at: Compressor.sv(30).
#    Time: 0 ns  Iteration: 0  Instance: /stimulus/DUT/convolver/popcounted_add File: XNOR_POPCOUNT.sv Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'Cout'. The port definition is at: Compressor.sv(30).
#    Time: 0 ns  Iteration: 0  Instance: /stimulus/DUT/convolver/popcounted_add File: XNOR_POPCOUNT.sv Line: 35
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mathm  Hostname: SPECTREGOLEM  ProcessID: 41916
#           Attempting to use alternate WLF file "./wlftkz66bz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkz66bz
run 10000
run 1000
# End time: 11:01:10 on Apr 03,2023, Elapsed time: 0:01:18
# Errors: 0, Warnings: 8
