{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1382244986997 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "image_processor EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"image_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1382244987026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382244987136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382244987136 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1382244987685 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1382244987712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382244988387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382244988387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382244988387 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1382244988387 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382244988399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382244988399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382244988399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1382244988399 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "141 281 " "No exact pin location assignment(s) for 141 pins of 281 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 134 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 135 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 136 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 139 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCLRCK " "Pin AUD_ADCLRCK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 156 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACLRCK " "Pin AUD_DACLRCK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 158 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_BCLK " "Pin AUD_BCLK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 160 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[0\] " "Pin GPIO_0\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[1\] " "Pin GPIO_0\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[2\] " "Pin GPIO_0\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[3\] " "Pin GPIO_0\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[4\] " "Pin GPIO_0\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[5\] " "Pin GPIO_0\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[6\] " "Pin GPIO_0\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[7\] " "Pin GPIO_0\[7\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[8\] " "Pin GPIO_0\[8\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[9\] " "Pin GPIO_0\[9\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[10\] " "Pin GPIO_0\[10\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[11\] " "Pin GPIO_0\[11\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[12\] " "Pin GPIO_0\[12\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[13\] " "Pin GPIO_0\[13\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[14\] " "Pin GPIO_0\[14\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[15\] " "Pin GPIO_0\[15\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[16\] " "Pin GPIO_0\[16\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[17\] " "Pin GPIO_0\[17\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[18\] " "Pin GPIO_0\[18\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[19\] " "Pin GPIO_0\[19\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[20\] " "Pin GPIO_0\[20\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[21\] " "Pin GPIO_0\[21\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[22\] " "Pin GPIO_0\[22\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[23\] " "Pin GPIO_0\[23\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[24\] " "Pin GPIO_0\[24\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[25\] " "Pin GPIO_0\[25\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[26\] " "Pin GPIO_0\[26\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[27\] " "Pin GPIO_0\[27\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[28\] " "Pin GPIO_0\[28\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[29\] " "Pin GPIO_0\[29\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[30\] " "Pin GPIO_0\[30\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[31\] " "Pin GPIO_0\[31\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[32\] " "Pin GPIO_0\[32\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[33\] " "Pin GPIO_0\[33\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[34\] " "Pin GPIO_0\[34\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[35\] " "Pin GPIO_0\[35\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[0\] " "Pin GPIO_1\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[1\] " "Pin GPIO_1\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[2\] " "Pin GPIO_1\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[3\] " "Pin GPIO_1\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[4\] " "Pin GPIO_1\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[5\] " "Pin GPIO_1\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[6\] " "Pin GPIO_1\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[7\] " "Pin GPIO_1\[7\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 87 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX0[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 95 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX1[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 96 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX2[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 97 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { HEX3[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 98 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_CE_N " "Pin FL_CE_N not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_CE_N } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 124 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[7] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[8] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[9] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[10] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[11] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[12] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[13] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[14] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[15] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[16] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_ADDR[17] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 127 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_UB_N } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 128 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_LB_N } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 129 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_WE_N } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 130 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_CE_N } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 131 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_OE_N } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 132 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_CLK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 137 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 140 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_DAT " "Pin PS2_DAT not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { PS2_DAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 142 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_CLK " "Pin PS2_CLK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { PS2_CLK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 143 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Pin VGA_HS not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_HS } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 150 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Pin VGA_VS not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_VS } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 151 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_R[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 152 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_R[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 152 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_R[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 152 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_R[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 152 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_G[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 153 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_G[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 153 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_G[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 153 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_G[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 153 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_B[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 154 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_B[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 154 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_B[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 154 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { VGA_B[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 154 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCDAT " "Pin AUD_ADCDAT not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_ADCDAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 157 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACDAT " "Pin AUD_DACDAT not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_DACDAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 159 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_XCK " "Pin AUD_XCK not assigned to an exact location on the device" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_XCK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 161 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1382244988574 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1382244988574 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "image_processor.sdc " "Synopsys Design Constraints File file not found: 'image_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1382244988922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1382244988928 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1382244988987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382244989075 ""}  } { { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382244989075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1382244989297 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382244989298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382244989299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382244989302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382244989304 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1382244989305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1382244989305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1382244989306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1382244989340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1382244989341 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1382244989341 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "141 unused 3.3V 4 70 67 " "Number of I/O pins in group: 141 (unused VREF, 3.3V VCCIO, 4 input, 70 output, 67 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1382244989380 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1382244989380 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1382244989380 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 11 29 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 16 23 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 35 5 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1382244989383 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1382244989383 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1382244989383 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_50\[0\] " "Ignored I/O standard assignment to node \"CLOCK_50\[0\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "adc_lr_clk " "Ignored I/O standard assignment to node \"adc_lr_clk\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "adc_lr_clk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "adcdat " "Ignored I/O standard assignment to node \"adcdat\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "adcdat" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "b_clk " "Ignored I/O standard assignment to node \"b_clk\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "b_clk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "dac_lr_clk " "Ignored I/O standard assignment to node \"dac_lr_clk\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "dac_lr_clk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "dacdat " "Ignored I/O standard assignment to node \"dacdat\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "dacdat" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[0\] " "Ignored I/O standard assignment to node \"hex0\[0\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[1\] " "Ignored I/O standard assignment to node \"hex0\[1\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[2\] " "Ignored I/O standard assignment to node \"hex0\[2\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[3\] " "Ignored I/O standard assignment to node \"hex0\[3\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[4\] " "Ignored I/O standard assignment to node \"hex0\[4\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[5\] " "Ignored I/O standard assignment to node \"hex0\[5\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex0\[6\] " "Ignored I/O standard assignment to node \"hex0\[6\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[0\] " "Ignored I/O standard assignment to node \"hex1\[0\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[1\] " "Ignored I/O standard assignment to node \"hex1\[1\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[2\] " "Ignored I/O standard assignment to node \"hex1\[2\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[3\] " "Ignored I/O standard assignment to node \"hex1\[3\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[4\] " "Ignored I/O standard assignment to node \"hex1\[4\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[5\] " "Ignored I/O standard assignment to node \"hex1\[5\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex1\[6\] " "Ignored I/O standard assignment to node \"hex1\[6\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[0\] " "Ignored I/O standard assignment to node \"hex2\[0\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[1\] " "Ignored I/O standard assignment to node \"hex2\[1\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[2\] " "Ignored I/O standard assignment to node \"hex2\[2\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[3\] " "Ignored I/O standard assignment to node \"hex2\[3\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[4\] " "Ignored I/O standard assignment to node \"hex2\[4\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[5\] " "Ignored I/O standard assignment to node \"hex2\[5\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex2\[6\] " "Ignored I/O standard assignment to node \"hex2\[6\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[0\] " "Ignored I/O standard assignment to node \"hex3\[0\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[1\] " "Ignored I/O standard assignment to node \"hex3\[1\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[2\] " "Ignored I/O standard assignment to node \"hex3\[2\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[3\] " "Ignored I/O standard assignment to node \"hex3\[3\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[4\] " "Ignored I/O standard assignment to node \"hex3\[4\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[5\] " "Ignored I/O standard assignment to node \"hex3\[5\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hex3\[6\] " "Ignored I/O standard assignment to node \"hex3\[6\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "hsync " "Ignored I/O standard assignment to node \"hsync\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "i2c_sclk " "Ignored I/O standard assignment to node \"i2c_sclk\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c_sclk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "i2c_sdat " "Ignored I/O standard assignment to node \"i2c_sdat\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c_sdat" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "m_clk " "Ignored I/O standard assignment to node \"m_clk\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "m_clk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ps2c " "Ignored I/O standard assignment to node \"ps2c\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ps2c" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ps2d " "Ignored I/O standard assignment to node \"ps2d\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ps2d" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "reset " "Ignored I/O standard assignment to node \"reset\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[0\] " "Ignored I/O standard assignment to node \"rgb\[0\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[10\] " "Ignored I/O standard assignment to node \"rgb\[10\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[11\] " "Ignored I/O standard assignment to node \"rgb\[11\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[1\] " "Ignored I/O standard assignment to node \"rgb\[1\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[2\] " "Ignored I/O standard assignment to node \"rgb\[2\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[3\] " "Ignored I/O standard assignment to node \"rgb\[3\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[4\] " "Ignored I/O standard assignment to node \"rgb\[4\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[5\] " "Ignored I/O standard assignment to node \"rgb\[5\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[6\] " "Ignored I/O standard assignment to node \"rgb\[6\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[7\] " "Ignored I/O standard assignment to node \"rgb\[7\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[8\] " "Ignored I/O standard assignment to node \"rgb\[8\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rgb\[9\] " "Ignored I/O standard assignment to node \"rgb\[9\]\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "vsync " "Ignored I/O standard assignment to node \"vsync\"" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382244989597 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1382244989597 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_lr_clk " "Node \"adc_lr_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "adc_lr_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adcdat " "Node \"adcdat\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "adcdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_clk " "Node \"b_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "b_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dac_lr_clk " "Node \"dac_lr_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "dac_lr_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dacdat " "Node \"dacdat\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "dacdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[0\] " "Node \"hex0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[1\] " "Node \"hex0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[2\] " "Node \"hex0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[3\] " "Node \"hex0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[4\] " "Node \"hex0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[5\] " "Node \"hex0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[6\] " "Node \"hex0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[0\] " "Node \"hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[1\] " "Node \"hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[2\] " "Node \"hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[3\] " "Node \"hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[4\] " "Node \"hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[5\] " "Node \"hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[6\] " "Node \"hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[0\] " "Node \"hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[1\] " "Node \"hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[2\] " "Node \"hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[3\] " "Node \"hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[4\] " "Node \"hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[5\] " "Node \"hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[6\] " "Node \"hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[0\] " "Node \"hex3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[1\] " "Node \"hex3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[2\] " "Node \"hex3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[3\] " "Node \"hex3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[4\] " "Node \"hex3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[5\] " "Node \"hex3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[6\] " "Node \"hex3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sclk " "Node \"i2c_sclk\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c_sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sdat " "Node \"i2c_sdat\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c_sdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_clk " "Node \"m_clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "m_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2c " "Node \"ps2c\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ps2c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps2d " "Node \"ps2d\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ps2d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[0\] " "Node \"rgb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[10\] " "Node \"rgb\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[11\] " "Node \"rgb\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[1\] " "Node \"rgb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[2\] " "Node \"rgb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[3\] " "Node \"rgb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[4\] " "Node \"rgb\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[5\] " "Node \"rgb\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[6\] " "Node \"rgb\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[7\] " "Node \"rgb\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[8\] " "Node \"rgb\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[9\] " "Node \"rgb\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "rgb\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[0\] " "Node \"sram_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[10\] " "Node \"sram_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[11\] " "Node \"sram_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[12\] " "Node \"sram_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[13\] " "Node \"sram_addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[14\] " "Node \"sram_addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[15\] " "Node \"sram_addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[16\] " "Node \"sram_addr\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[17\] " "Node \"sram_addr\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[1\] " "Node \"sram_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[2\] " "Node \"sram_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[3\] " "Node \"sram_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[4\] " "Node \"sram_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[5\] " "Node \"sram_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[6\] " "Node \"sram_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[7\] " "Node \"sram_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[8\] " "Node \"sram_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_addr\[9\] " "Node \"sram_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_ce_n " "Node \"sram_ce_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_ce_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[0\] " "Node \"sram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[10\] " "Node \"sram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[11\] " "Node \"sram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[12\] " "Node \"sram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[13\] " "Node \"sram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[14\] " "Node \"sram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[15\] " "Node \"sram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[1\] " "Node \"sram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[2\] " "Node \"sram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[3\] " "Node \"sram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[4\] " "Node \"sram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[5\] " "Node \"sram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[6\] " "Node \"sram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[7\] " "Node \"sram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[8\] " "Node \"sram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_dq\[9\] " "Node \"sram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_lb_n " "Node \"sram_lb_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_lb_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_oe_n " "Node \"sram_oe_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_oe_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_ub_n " "Node \"sram_ub_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_ub_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sram_we_n " "Node \"sram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382244989612 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1382244989612 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382244989627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1382244991358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382244991536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1382244991562 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1382244993414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382244993415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1382244993549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "/home/silver/code/serial/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1382244995042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1382244995042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382244995888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1382244995891 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1382244995891 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1382244995911 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382244995921 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995944 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382244995945 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1382244995944 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382244996266 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382244996374 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382244996689 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382244997266 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1382244997469 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "119 " "Following 119 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 106 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 119 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 126 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 134 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 135 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 136 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 139 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 156 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 158 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 160 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 163 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/silver/.quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/silver/.quartus/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/silver/.quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../fpga.v" "" { Text "/home/silver/code/serial/fpga.v" 164 0 0 } } { "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/silver/.quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/silver/code/serial/quartus/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1382244997482 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1382244997482 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1382244997510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/silver/code/serial/quartus/output_files/image_processor.fit.smsg " "Generated suppressed messages file /home/silver/code/serial/quartus/output_files/image_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1382244997857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 154 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382244998207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 21:56:38 2013 " "Processing ended: Sat Oct 19 21:56:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382244998207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382244998207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382244998207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1382244998207 ""}
