// Seed: 3754824834
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  wire id_4 = (1);
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd9
) (
    input tri0 _id_0
    , id_20,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    output supply1 id_9,
    output supply1 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input tri0 id_14,
    output logic id_15,
    input uwire id_16,
    input wor id_17,
    input wor id_18
);
  always @(*) id_15 <= id_6;
  parameter id_21 = {-1{1}};
  wire [id_0 : -1] id_22;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_7
  );
  assign id_20 = -1;
endmodule
