# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../fpga.gen/sources_1/bd/TOP/ipshared/3cbc" --include "../../../../fpga.gen/sources_1/bd/TOP/ipshared/ec67/hdl" --include "../../../../fpga.gen/sources_1/bd/TOP/ipshared/86fe/hdl" --include "/opt/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../fpga.srcs/sources_1/imports/fpga/FPGA_RVCPU.sv" \

verilog xil_defaultlib  --include "../../../../fpga.gen/sources_1/bd/TOP/ipshared/3cbc" --include "../../../../fpga.gen/sources_1/bd/TOP/ipshared/ec67/hdl" --include "../../../../fpga.gen/sources_1/bd/TOP/ipshared/86fe/hdl" --include "/opt/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../fpga.srcs/sources_1/new/FPGA_RVCPU_wrapper.v" \
"../../../../fpga.gen/sources_1/ip/RAM_IP/sim/RAM_IP.v" \
"../../../../fpga.srcs/sources_1/new/BRAM.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0_clk_wiz.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_clk_wiz_0_0/TOP_clk_wiz_0_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_FPGA_RVCPU_wrapper_0_0/sim/TOP_FPGA_RVCPU_wrapper_0_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_BRAM_0_0/sim/TOP_BRAM_0_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_processing_system7_0_0/sim/TOP_processing_system7_0_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_axi_interconnect_upgraded_ipi_imp_xbar_0/sim/TOP_axi_interconnect_upgraded_ipi_imp_xbar_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_axi_interconnect_imp_s00_data_fifo_0/sim/TOP_axi_interconnect_imp_s00_data_fifo_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_axi_interconnect_imp_m00_data_fifo_0/sim/TOP_axi_interconnect_imp_m00_data_fifo_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_axi_interconnect_imp_auto_cc_0/sim/TOP_axi_interconnect_imp_auto_cc_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_axi_interconnect_imp_auto_pc_0/sim/TOP_axi_interconnect_imp_auto_pc_0.v" \
"../../../../fpga.ip_user_files/bd/TOP/ip/TOP_axi_interconnect_imp_auto_pc_1/sim/TOP_axi_interconnect_imp_auto_pc_1.v" \
"../../../../fpga.ip_user_files/bd/TOP/sim/TOP.v" \
"../../../../fpga.gen/sources_1/bd/TOP/hdl/TOP_wrapper.v" \
"../../../../fpga.srcs/sim_1/new/sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
