# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:57:58 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 16:57:59 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 16:57:59 on Dec 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): fun_alu_top.sv(17): (vopt-13259) Missing instance name in instantiation of module/program/interface 'fun_alu_tb'.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:59:05 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 16:59:05 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 16:57:59 on Dec 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$urandon_range' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /fun_alu_top/R3 File: fun_alu_tb.sv Line: 7
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$urandon_range' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /fun_alu_top/R3 File: fun_alu_tb.sv Line: 10
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$urandon_range' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /fun_alu_top/R3 File: fun_alu_tb.sv Line: 13
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$urandon_range' is not defined.
#    Time: 0 ns  Iteration: 0  Instance: /fun_alu_top/R3 File: fun_alu_tb.sv Line: 16
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$urandon_range'
#    Time: 0 ns  Iteration: 0  Process: /fun_alu_top/R3/#INITIAL#5 File: fun_alu_tb.sv Line: 7
# ADD=0 a=0 b=0
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$urandon_range'
#    Time: 5 ns  Iteration: 0  Process: /fun_alu_top/R3/#INITIAL#5 File: fun_alu_tb.sv Line: 10
# SUB=0 a=0 b=0
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$urandon_range'
#    Time: 11 ns  Iteration: 0  Process: /fun_alu_top/R3/#INITIAL#5 File: fun_alu_tb.sv Line: 13
# MUL=0 a=0 b=0
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$urandon_range'
#    Time: 16 ns  Iteration: 0  Process: /fun_alu_top/R3/#INITIAL#5 File: fun_alu_tb.sv Line: 16
# DIV=0 a=0 b=0
# ** Note: implicit $finish from program    : fun_alu_tb.sv(17)
#    Time: 21 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:01:53 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 17:01:53 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:54 on Dec 03,2025, Elapsed time: 0:03:55
# Errors: 5, Warnings: 4
# vsim fun_alu_top 
# Start time: 17:01:54 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ADD=17 a=0 b=17
# SUB=4611686018427387884 a=0 b=20
# MUL=0 a=0 b=18
# DIV=0 a=0 b=13
# ** Note: implicit $finish from program    : fun_alu_tb.sv(17)
#    Time: 21 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:02:12 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 17:02:12 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:02:13 on Dec 03,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 17:02:13 on Dec 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ADD=17 a=0 b=17
# SUB=4611686018427387884 a=0 b=20
# MUL=0 a=0 b=18
# DIV=0 a=0 b=13
# ** Note: implicit $finish from program    : fun_alu_tb.sv(17)
#    Time: 21 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:07:13 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 17:07:13 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:13 on Dec 03,2025, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 17:07:13 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Error (suppressible): (vsim-PLI-3070) $random : Too many arguments.
#    Time: 0 ns  Iteration: 0  Instance: /fun_alu_top/R3 File: fun_alu_tb.sv Line: 16
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:07:31 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# ** Error: (vlog-13069) ** while parsing file included at fun_alu_top.sv(4)
# ** at fun_alu_tb.sv(16): near "(": syntax error, unexpected '('.
# -- Compiling module fun_alu_top
# End time: 17:07:31 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fun_alu_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:07:55 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 17:07:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 17:07:13 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ADD=303379748 a=0 b=303379748
# SUB=1064739198 a=4294967295 b=3230228097
# MUL=2071669239 a=4294967295 b=2223298057
# DIV=0 a=4294967295 b=2985317987
# ** Note: implicit $finish from program    : fun_alu_tb.sv(17)
#    Time: 21 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:10:51 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 17:10:51 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:10:51 on Dec 03,2025, Elapsed time: 0:03:38
# Errors: 1, Warnings: 0
# vsim fun_alu_top 
# Start time: 17:10:51 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# ** Note: implicit $finish from program    : fun_alu_tb.sv(17)
#    Time: 21 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
vsim -debugdb fun_alu_top
# End time: 17:13:08 on Dec 03,2025, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim -debugdb fun_alu_top 
# Start time: 17:13:08 on Dec 03,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:51:55 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# ** Error: ** while parsing file included at fun_alu_top.sv(3)
# ** at func_alu.sv(47): (vlog-2730) Undefined variable: 'E'.
# ** Error: (vlog-13069) ** while parsing file included at fun_alu_top.sv(3)
# ** at func_alu.sv(67): near "void": syntax error, unexpected "SystemVerilog keyword 'void'".
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# End time: 17:51:55 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fun_alu_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 17:52:34 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 17:52:35 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 17:52:35 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'A' in hierarchical name 'A'.
#         Region: fun_alu_top.R3
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'B' in hierarchical name 'B'.
#         Region: fun_alu_top.R3
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'C' in hierarchical name 'C'.
#         Region: fun_alu_top.R3
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'D' in hierarchical name 'D'.
#         Region: fun_alu_top.R3
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'G' in hierarchical name 'G'.
#         Region: fun_alu_top.R3
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'R' in hierarchical name 'R'.
#         Region: fun_alu_top.R3
# ** Error (suppressible): fun_alu_tb.sv(20): (vopt-7063) Failed to find 'T' in hierarchical name 'T'.
#         Region: fun_alu_top.R3
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:13:29 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:13:29 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fun_alu_top 
# Start time: 17:52:35 on Dec 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: func_alu.sv(37): (vopt-2250) Function "log" has no return value assignment.
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlft7c5q20".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7c5q20
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# L_AND=00000000000000000000000000000000000000000000000000000000000000 L_OR=00000000000000000000000000000000000000000000000000000000000000 L_NOT=00000000000000000000000000000000000000000000000000000000000000 B_AND=00000000000000000000000000000000000000000000000000000000000000 B_OR=00000000000000000000000000000000000000000000000000000000000000 B_OR=00000000000000000000000000000000000000000000000000000000000000 B_XOR=00000000000000000000000000000000000000000000000000000000000000
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:14:20 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:14:21 on Dec 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:14:21 on Dec 03,2025, Elapsed time: 0:21:46
# Errors: 7, Warnings: 3
# vsim fun_alu_top 
# Start time: 18:14:21 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlftrh15i8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrh15i8
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# L_AND=1 L_OR=1 L_NOT=0 B_AND=1 B_OR=1 B_OR=0 B_XOR=1
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:14:50 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:14:50 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:14:51 on Dec 03,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:14:51 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlftvmcfmy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvmcfmy
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# L_AND=00000000000000000000000000000000000000000000000000000000000001 L_OR=00000000000000000000000000000000000000000000000000000000000001 L_NOT=00000000000000000000000000000000000000000000000000000000000000 B_AND=00000000000000000000000000000000000000000000000000000000000001 B_OR=00000000000000000000000000000000000000000000000000000000000001 B_OR=00000000000000000000000000000000000000000000000000000000000000 B_XOR=00000000000000000000000000000000000000000000000000000000000001
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:15:54 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:15:54 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:15:55 on Dec 03,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:15:55 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlftcrgqf8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcrgqf8
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# a=3 b=5 L_AND=1 L_OR=1 L_NOT=0 B_AND=1 B_OR=1 B_OR=0 B_XOR=1
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:16:20 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:16:20 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:16:21 on Dec 03,2025, Elapsed time: 0:00:26
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:16:21 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlftmtfaxm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmtfaxm
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# a=3 b=2 L_AND=1 L_OR=1 L_NOT=0 B_AND=0 B_OR=1 B_OR=1 B_XOR=0
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:20:14 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:20:14 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:20:15 on Dec 03,2025, Elapsed time: 0:03:54
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:20:15 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlftj8m560".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj8m560
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# a=3 b=2 L_AND=1 L_OR=00000000000000000000000000000000000000000000000000000000000001 L_NOT=00000000000000000000000000000000000000000000000000000000000000 B_AND=00000000000000000000000000000000000000000000000000000000000000 B_OR=00000000000000000000000000000000000000000000000000000000000001 B_OR=00000000000000000000000000000000000000000000000000000000000001 B_XOR=00000000000000000000000000000000000000000000000000000000000000
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:21:10 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:21:10 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:11 on Dec 03,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:21:11 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlft6j4r8h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6j4r8h
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# a=3 b=2 L_AND=1 L_OR=1 L_NOT=0 B_AND=0 B_OR=1 B_OR=1 B_XOR=0
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:21:51 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:21:51 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:51 on Dec 03,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:21:51 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlftvbcfk6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvbcfk6
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# a=3 b=2 L_AND=1 L_OR=1 L_NOT=0 B_AND=0 B_OR=1 B_XOR=1 B_XNOR=0
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:24:19 on Dec 03,2025
# vlog -reportprogress 300 fun_alu_top.sv "+acc" 
# -- Compiling interface intf
# -- Compiling module func_alu
# -- Compiling program fun_alu_tb
# -- Compiling module fun_alu_top
# 
# Top level modules:
# 	fun_alu_top
# End time: 18:24:19 on Dec 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:24:20 on Dec 03,2025, Elapsed time: 0:02:29
# Errors: 0, Warnings: 2
# vsim fun_alu_top 
# Start time: 18:24:20 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: func_alu.sv(37): (vopt-2250) Function "log" has no return value assignment.
# Loading sv_std.std
# Loading work.fun_alu_top(fast)
# Loading work.intf(fast)
# Loading work.func_alu(fast)
# Loading work.fun_alu_tb(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 17908
#           Attempting to use alternate WLF file "./wlft1x4yks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1x4yks
# ADD=9 a=4 b=5
# SUB=5 a=9 b=4
# MUL=20 a=5 b=4
# DIV=2 a=16 b=8
# a=3 b=2 L_AND=1 L_OR=1 L_NOT=0 B_AND=10 B_OR=11 B_XOR=1 B_XNOR=11111111111111111111111111111111111111111111111111111111111110
# ** Note: implicit $finish from program    : fun_alu_tb.sv(20)
#    Time: 27 ns  Iteration: 0  Instance: /fun_alu_top/R3
# 1
# Simulation stop requested.
# End time: 18:29:21 on Dec 03,2025, Elapsed time: 0:05:01
# Errors: 0, Warnings: 3
