{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762742505821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762742505822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  9 21:41:45 2025 " "Processing started: Sun Nov  9 21:41:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762742505822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742505822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742505822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762742506280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762742506280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file rom256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x16 " "Found entity 1: rom256x16" {  } { { "rom256x16.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file audio_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator " "Found entity 1: audio_generator" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522572 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator " "Found entity 2: waveform_generator" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522572 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator " "Found entity 3: numerically_controlled_oscillator" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BPM_counter.v(8) " "Verilog HDL information at BPM_counter.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "BPM_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/BPM_counter.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762742522574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "BPM_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522575 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "audio_controller.v " "Can't analyze file -- file audio_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762742522595 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_interface.v 1 1 " "Using design file audio_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762742522763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_interface " "Elaborating entity \"audio_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762742522764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "loop_counter.v 1 1 " "Using design file loop_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762742522854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(13) " "Verilog HDL assignment warning at loop_counter.v(13): truncated value with size 32 to match size of target (12)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762742522856 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(32) " "Verilog HDL assignment warning at loop_counter.v(32): truncated value with size 32 to match size of target (12)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762742522857 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_steps loop_counter.v(9) " "Verilog HDL Always Construct warning at loop_counter.v(9): inferring latch(es) for variable \"total_steps\", which holds its previous value in one or more paths through the always construct" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762742522857 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[0\] loop_counter.v(9) " "Inferred latch for \"total_steps\[0\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[1\] loop_counter.v(9) " "Inferred latch for \"total_steps\[1\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[2\] loop_counter.v(9) " "Inferred latch for \"total_steps\[2\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[3\] loop_counter.v(9) " "Inferred latch for \"total_steps\[3\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[4\] loop_counter.v(9) " "Inferred latch for \"total_steps\[4\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[5\] loop_counter.v(9) " "Inferred latch for \"total_steps\[5\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[6\] loop_counter.v(9) " "Inferred latch for \"total_steps\[6\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[7\] loop_counter.v(9) " "Inferred latch for \"total_steps\[7\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[8\] loop_counter.v(9) " "Inferred latch for \"total_steps\[8\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[9\] loop_counter.v(9) " "Inferred latch for \"total_steps\[9\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[10\] loop_counter.v(9) " "Inferred latch for \"total_steps\[10\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[11\] loop_counter.v(9) " "Inferred latch for \"total_steps\[11\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator audio_generator:A1 " "Elaborating entity \"audio_generator\" for hierarchy \"audio_generator:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator.v(43) " "Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 32 to match size of target (16)" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762742522879 "|audio_interface|audio_generator:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator audio_generator:A1\|waveform_generator:W1 " "Elaborating entity \"waveform_generator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\"" {  } { { "audio_generator.v" "W1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1 " "Elaborating entity \"numerically_controlled_oscillator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1\"" {  } { { "audio_generator.v" "N1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x16 audio_generator:A1\|waveform_generator:W1\|rom256x16:U1 " "Elaborating entity \"rom256x16\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\"" {  } { { "audio_generator.v" "U1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\"" {  } { { "rom256x16.v" "altsyncram_component" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742523127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\"" {  } { { "rom256x16.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742523156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""}  } { { "rom256x16.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762742523156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05g1 " "Found entity 1: altsyncram_05g1" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/db/altsyncram_05g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742523276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742523276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05g1 audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated " "Elaborating entity \"altsyncram_05g1\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742523277 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AC1 Audio_Controller " "Node instance \"AC1\" instantiates undefined entity \"Audio_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "audio_interface.v" "AC1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1762742523649 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AVC1 avconf " "Node instance \"AVC1\" instantiates undefined entity \"avconf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "audio_interface.v" "AVC1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 137 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1762742523649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UofT/Y2/S1/ece241/final project/audio generator/output_files/audio_interface.map.smsg " "Generated suppressed messages file D:/UofT/Y2/S1/ece241/final project/audio generator/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742523715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762742523746 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  9 21:42:03 2025 " "Processing ended: Sun Nov  9 21:42:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762742523746 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762742523746 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762742523746 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742523746 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742524341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762742505821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762742505822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  9 21:41:45 2025 " "Processing started: Sun Nov  9 21:41:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762742505822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742505822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742505822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762742506280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762742506280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256x16.v 1 1 " "Found 1 design units, including 1 entities, in source file rom256x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256x16 " "Found entity 1: rom256x16" {  } { { "rom256x16.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file audio_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator " "Found entity 1: audio_generator" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522572 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator " "Found entity 2: waveform_generator" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522572 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator " "Found entity 3: numerically_controlled_oscillator" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BPM_counter.v(8) " "Verilog HDL information at BPM_counter.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "BPM_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/BPM_counter.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762742522574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "BPM_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522575 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "audio_controller.v " "Can't analyze file -- file audio_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762742522595 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_interface.v 1 1 " "Using design file audio_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762742522763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_interface " "Elaborating entity \"audio_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762742522764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "loop_counter.v 1 1 " "Using design file loop_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742522854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1762742522854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(13) " "Verilog HDL assignment warning at loop_counter.v(13): truncated value with size 32 to match size of target (12)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762742522856 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(32) " "Verilog HDL assignment warning at loop_counter.v(32): truncated value with size 32 to match size of target (12)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762742522857 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_steps loop_counter.v(9) " "Verilog HDL Always Construct warning at loop_counter.v(9): inferring latch(es) for variable \"total_steps\", which holds its previous value in one or more paths through the always construct" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762742522857 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[0\] loop_counter.v(9) " "Inferred latch for \"total_steps\[0\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[1\] loop_counter.v(9) " "Inferred latch for \"total_steps\[1\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[2\] loop_counter.v(9) " "Inferred latch for \"total_steps\[2\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[3\] loop_counter.v(9) " "Inferred latch for \"total_steps\[3\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[4\] loop_counter.v(9) " "Inferred latch for \"total_steps\[4\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[5\] loop_counter.v(9) " "Inferred latch for \"total_steps\[5\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522858 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[6\] loop_counter.v(9) " "Inferred latch for \"total_steps\[6\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[7\] loop_counter.v(9) " "Inferred latch for \"total_steps\[7\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[8\] loop_counter.v(9) " "Inferred latch for \"total_steps\[8\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[9\] loop_counter.v(9) " "Inferred latch for \"total_steps\[9\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[10\] loop_counter.v(9) " "Inferred latch for \"total_steps\[10\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[11\] loop_counter.v(9) " "Inferred latch for \"total_steps\[11\]\" at loop_counter.v(9)" {  } { { "loop_counter.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/loop_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742522859 "|audio_interface|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator audio_generator:A1 " "Elaborating entity \"audio_generator\" for hierarchy \"audio_generator:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_generator.v(43) " "Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 32 to match size of target (16)" {  } { { "audio_generator.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762742522879 "|audio_interface|audio_generator:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator audio_generator:A1\|waveform_generator:W1 " "Elaborating entity \"waveform_generator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\"" {  } { { "audio_generator.v" "W1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1 " "Elaborating entity \"numerically_controlled_oscillator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1\"" {  } { { "audio_generator.v" "N1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom256x16 audio_generator:A1\|waveform_generator:W1\|rom256x16:U1 " "Elaborating entity \"rom256x16\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\"" {  } { { "audio_generator.v" "U1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_generator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742522942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\"" {  } { { "rom256x16.v" "altsyncram_component" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742523127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\"" {  } { { "rom256x16.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742523156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine256.mif " "Parameter \"init_file\" = \"sine256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762742523156 ""}  } { { "rom256x16.v" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/rom256x16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762742523156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05g1 " "Found entity 1: altsyncram_05g1" {  } { { "db/altsyncram_05g1.tdf" "" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/db/altsyncram_05g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762742523276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742523276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05g1 audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated " "Elaborating entity \"altsyncram_05g1\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom256x16:U1\|altsyncram:altsyncram_component\|altsyncram_05g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762742523277 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AC1 Audio_Controller " "Node instance \"AC1\" instantiates undefined entity \"Audio_Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "audio_interface.v" "AC1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1762742523649 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AVC1 avconf " "Node instance \"AVC1\" instantiates undefined entity \"avconf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "audio_interface.v" "AVC1" { Text "D:/UofT/Y2/S1/ece241/final project/audio generator/audio_interface.v" 137 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1762742523649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UofT/Y2/S1/ece241/final project/audio generator/output_files/audio_interface.map.smsg " "Generated suppressed messages file D:/UofT/Y2/S1/ece241/final project/audio generator/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742523715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762742523746 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  9 21:42:03 2025 " "Processing ended: Sun Nov  9 21:42:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762742523746 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762742523746 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762742523746 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762742523746 ""}
