//==================================================
// This file contains the Excluded objects
// Generated By User: aradan
// Format Version: 2
// Date: Tue Feb  1 15:49:17 2022
// ExclMode: default
//==================================================
CHECKSUM: "3911290189 4117134477"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dlpc.udlpc.udlpc_cbus_slave
Toggle 1to0 DEC_SLAVE_rddata [13] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [13] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [31] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [31] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [30] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [30] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [29] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [29] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [28] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [28] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [27] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [27] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [26] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [26] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [25] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [25] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [24] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [24] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [23] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [23] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [22] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [22] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [21] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [21] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [20] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [20] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [19] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [19] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [18] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [18] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [17] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [17] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [16] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [16] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [15] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [15] "net DEC_SLAVE_rddata[31:0]"
Toggle 1to0 DEC_SLAVE_rddata [11] "net DEC_SLAVE_rddata[31:0]"
Toggle 0to1 DEC_SLAVE_rddata [11] "net DEC_SLAVE_rddata[31:0]"
ANNOTATION: " no backpressure in DLPC "
Toggle DC_DLPC_cfg_mstrAck "net DC_DLPC_cfg_mstrAck"
ANNOTATION: " no backpressure in DLPC "
Toggle DLPC_DC_cfg_slvReq "net DLPC_DC_cfg_slvReq"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [15] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [14] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [13] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [12] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [11] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [10] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [9] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [8] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [7] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [6] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [5] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  There are 7 (2^3) registers in DLPC  "
Toggle SLAVE_DEC_addr [4] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [2] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [12] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [11] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [10] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [9] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [8] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [7] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [6] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [31] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [30] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [29] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [28] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [27] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [26] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [25] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [24] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [23] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [22] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [21] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [20] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [19] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [18] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [17] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [16] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle dft_cycle_cntr_en "net dft_cycle_cntr_en"
ANNOTATION: " tied to 0 "
Toggle dft_req_pending "net dft_req_pending"
ANNOTATION: " tied to 0 "
Toggle zeroRd_cntr_en "net zeroRd_cntr_en"
ANNOTATION: " tied to 0 "
Toggle dft_reg_holdArb "net dft_reg_holdArb"
ANNOTATION: " tied to 0 "
Toggle dft_bypassArb_cfgclk "net dft_bypassArb_cfgclk"
ANNOTATION: " tied to 0 "
Toggle dft_req_cfgclk "net dft_req_cfgclk"
ANNOTATION: " tied to 0 "
Toggle dft_rst_cfgclk "net dft_rst_cfgclk"
ANNOTATION: " no Backpressure in DLPC, so no DFT vs CORE arbitaration "
Toggle regArbFsm_next_state "net regArbFsm_next_state[1:0]"
Toggle 0to1 SLAVE_DEC_addr [3] "net SLAVE_DEC_addr[15:0]"
Toggle 1to0 SLAVE_DEC_addr [3] "net SLAVE_DEC_addr[15:0]"
