{
  "name": "ostd::arch::irq::chip::ioapic::IoApicAccess::new",
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:172:5: 172:97",
  "mir": "fn ostd::arch::irq::chip::ioapic::IoApicAccess::new(_1: usize, _2: &io::io_mem::allocator::IoMemAllocatorBuilder) -> arch::irq::chip::ioapic::IoApicAccess {\n    let mut _0: arch::irq::chip::ioapic::IoApicAccess;\n    let  _3: io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _4: core::ops::Range<usize>;\n    let mut _5: usize;\n    let mut _6: (usize, bool);\n    let mut _7: mm::page_prop::CachePolicy;\n    debug base_address => _1;\n    debug io_mem_builder => _2;\n    debug io_mem => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _6 = CheckedAdd(_1, arch::irq::chip::ioapic::IoApicAccess::MMIO_SIZE);\n        assert(!move (_6.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _1, arch::irq::chip::ioapic::IoApicAccess::MMIO_SIZE) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = move (_6.0: usize);\n        _4 = Range(_1, move _5);\n        StorageDead(_5);\n        StorageLive(_7);\n        _7 = mm::page_prop::CachePolicy::Uncacheable;\n        _3 = io::io_mem::allocator::IoMemAllocatorBuilder::reserve(_2, move _4, move _7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        StorageDead(_4);\n        _0 = IoApicAccess(_3);\n        return;\n    }\n}\n"
}