// Seed: 1799758694
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  assign id_6 = 1;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5
);
  defparam id_7.id_8 = 1;
  always @(posedge id_1) begin
    id_6[1][1] <= 1;
  end
endmodule
