Timing Analyzer report for jcq
Wed May 15 19:35:25 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.921 ns    ; d[3]        ; cfq:inst1|q ; --         ; cp       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.954 ns    ; cfq:inst3|q ; nq[1]       ; cp         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.773 ns   ; d[4]        ; cfq:inst|q  ; --         ; cp       ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cp              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To          ; To Clock ;
+-------+--------------+------------+------+-------------+----------+
; N/A   ; None         ; 2.921 ns   ; d[3] ; cfq:inst1|q ; cp       ;
; N/A   ; None         ; 2.565 ns   ; d[1] ; cfq:inst3|q ; cp       ;
; N/A   ; None         ; 2.156 ns   ; d[2] ; cfq:inst2|q ; cp       ;
; N/A   ; None         ; 1.883 ns   ; d[4] ; cfq:inst|q  ; cp       ;
+-------+--------------+------------+------+-------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+-------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To    ; From Clock ;
+-------+--------------+------------+-------------+-------+------------+
; N/A   ; None         ; 6.954 ns   ; cfq:inst3|q ; nq[1] ; cp         ;
; N/A   ; None         ; 6.671 ns   ; cfq:inst3|q ; q[1]  ; cp         ;
; N/A   ; None         ; 6.667 ns   ; cfq:inst1|q ; q[3]  ; cp         ;
; N/A   ; None         ; 6.667 ns   ; cfq:inst1|q ; nq[3] ; cp         ;
; N/A   ; None         ; 6.583 ns   ; cfq:inst2|q ; q[2]  ; cp         ;
; N/A   ; None         ; 6.583 ns   ; cfq:inst2|q ; nq[2] ; cp         ;
; N/A   ; None         ; 6.107 ns   ; cfq:inst|q  ; q[4]  ; cp         ;
; N/A   ; None         ; 6.107 ns   ; cfq:inst|q  ; nq[4] ; cp         ;
+-------+--------------+------------+-------------+-------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To          ; To Clock ;
+---------------+-------------+-----------+------+-------------+----------+
; N/A           ; None        ; -1.773 ns ; d[4] ; cfq:inst|q  ; cp       ;
; N/A           ; None        ; -2.046 ns ; d[2] ; cfq:inst2|q ; cp       ;
; N/A           ; None        ; -2.455 ns ; d[1] ; cfq:inst3|q ; cp       ;
; N/A           ; None        ; -2.811 ns ; d[3] ; cfq:inst1|q ; cp       ;
+---------------+-------------+-----------+------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Wed May 15 19:35:25 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jcq -c jcq --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cp" is an undefined clock
Info: No valid register-to-register data paths exist for clock "cp"
Info: tsu for register "cfq:inst1|q" (data pin = "d[3]", clock pin = "cp") is 2.921 ns
    Info: + Longest pin to register delay is 5.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_K14; Fanout = 1; PIN Node = 'd[3]'
        Info: 2: + IC(4.534 ns) + CELL(0.223 ns) = 5.844 ns; Loc. = LC_X19_Y1_N2; Fanout = 2; REG Node = 'cfq:inst1|q'
        Info: Total cell delay = 1.310 ns ( 22.42 % )
        Info: Total interconnect delay = 4.534 ns ( 77.58 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "cp" to destination register is 2.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'cp'
        Info: 2: + IC(1.666 ns) + CELL(0.542 ns) = 2.933 ns; Loc. = LC_X19_Y1_N2; Fanout = 2; REG Node = 'cfq:inst1|q'
        Info: Total cell delay = 1.267 ns ( 43.20 % )
        Info: Total interconnect delay = 1.666 ns ( 56.80 % )
Info: tco from clock "cp" to destination pin "nq[1]" through register "cfq:inst3|q" is 6.954 ns
    Info: + Longest clock path from clock "cp" to source register is 2.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'cp'
        Info: 2: + IC(1.666 ns) + CELL(0.542 ns) = 2.933 ns; Loc. = LC_X25_Y1_N2; Fanout = 2; REG Node = 'cfq:inst3|q'
        Info: Total cell delay = 1.267 ns ( 43.20 % )
        Info: Total interconnect delay = 1.666 ns ( 56.80 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y1_N2; Fanout = 2; REG Node = 'cfq:inst3|q'
        Info: 2: + IC(1.178 ns) + CELL(2.687 ns) = 3.865 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'nq[1]'
        Info: Total cell delay = 2.687 ns ( 69.52 % )
        Info: Total interconnect delay = 1.178 ns ( 30.48 % )
Info: th for register "cfq:inst|q" (data pin = "d[4]", clock pin = "cp") is -1.773 ns
    Info: + Longest clock path from clock "cp" to destination register is 2.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'cp'
        Info: 2: + IC(1.503 ns) + CELL(0.542 ns) = 2.770 ns; Loc. = LC_X52_Y21_N4; Fanout = 2; REG Node = 'cfq:inst|q'
        Info: Total cell delay = 1.267 ns ( 45.74 % )
        Info: Total interconnect delay = 1.503 ns ( 54.26 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 4.643 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'd[4]'
        Info: 2: + IC(3.186 ns) + CELL(0.223 ns) = 4.643 ns; Loc. = LC_X52_Y21_N4; Fanout = 2; REG Node = 'cfq:inst|q'
        Info: Total cell delay = 1.457 ns ( 31.38 % )
        Info: Total interconnect delay = 3.186 ns ( 68.62 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed May 15 19:35:25 2019
    Info: Elapsed time: 00:00:00


