-- VHDL for IBM SMS ALD page 33.10.03.1
-- Title: Y LSMS DRVR ECDR 9-11
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/16/2020 3:19:54 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_33_10_03_1_Y_LSMS_DRVR_ECDR_9_11 is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_MEM_AR_HP4B:	 in STD_LOGIC;
		MY_Y_RD_2:	 in STD_LOGIC;
		MY_MEM_AR_HP0B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP0B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP4B:	 in STD_LOGIC;
		MY_Y_WR_2:	 in STD_LOGIC;
		MY_MEM_AR_HP1B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP1B:	 in STD_LOGIC;
		MY_MEM_AR_HP2B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP2B:	 in STD_LOGIC;
		PY_Y_LSMS_DRVR_9:	 out STD_LOGIC;
		PY_Y_LSMS_DRVR_10:	 out STD_LOGIC;
		PY_Y_LSMS_DRVR_11:	 out STD_LOGIC);
end ALD_33_10_03_1_Y_LSMS_DRVR_ECDR_9_11;

architecture behavioral of ALD_33_10_03_1_Y_LSMS_DRVR_ECDR_9_11 is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_2I_NoPin: STD_LOGIC;

begin

	OUT_4A_NoPin <= MY_MEM_AR_HP4B OR MY_MEM_AR_HP0B OR MY_Y_RD_2;
	OUT_3A_C <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin AND OUT_4D_NoPin );
	OUT_4B_NoPin <= MY_Y_RD_2 OR MY_MEM_AR_NOT_HP4B OR MY_MEM_AR_NOT_HP0B;
	OUT_4C_NoPin <= MY_MEM_AR_HP0B OR MY_MEM_AR_NOT_HP4B OR MY_Y_WR_2;
	OUT_4D_NoPin <= MY_MEM_AR_HP4B OR MY_Y_WR_2 OR MY_MEM_AR_NOT_HP0B;
	OUT_3D_NoPin <= MY_MEM_AR_HP1B OR MY_Y_RD_2 OR MY_MEM_AR_HP4B;
	OUT_2D_C <= NOT(OUT_3D_NoPin AND OUT_3E_NoPin AND OUT_3F_NoPin AND OUT_3G_NoPin );
	OUT_3E_NoPin <= MY_Y_RD_2 OR MY_MEM_AR_NOT_HP1B OR MY_MEM_AR_NOT_HP4B;
	OUT_3F_NoPin <= MY_MEM_AR_NOT_HP4B OR MY_Y_WR_2 OR MY_MEM_AR_HP1B;
	OUT_2F_NoPin <= MY_MEM_AR_HP4B OR MY_Y_RD_2 OR MY_MEM_AR_HP2B;
	OUT_1F_C <= NOT(OUT_2F_NoPin AND OUT_2G_NoPin AND OUT_2H_NoPin AND OUT_2I_NoPin );
	OUT_3G_NoPin <= MY_MEM_AR_HP4B OR MY_Y_WR_2 OR MY_MEM_AR_NOT_HP1B;
	OUT_2G_NoPin <= MY_Y_RD_2 OR MY_MEM_AR_NOT_HP2B OR MY_MEM_AR_NOT_HP4B;
	OUT_2H_NoPin <= MY_MEM_AR_NOT_HP4B OR MY_Y_WR_2 OR MY_MEM_AR_HP2B;
	OUT_2I_NoPin <= MY_MEM_AR_HP4B OR MY_Y_WR_2 OR MY_MEM_AR_NOT_HP2B;

	PY_Y_LSMS_DRVR_9 <= OUT_3A_C;
	PY_Y_LSMS_DRVR_10 <= OUT_2D_C;
	PY_Y_LSMS_DRVR_11 <= OUT_1F_C;


end;
