From 442174b6e870678d4cf1f68883d75f46650ebe4a Mon Sep 17 00:00:00 2001
From: Anil Patel <anil.patel@softwebsolutions.com>
Date: Wed, 14 Jun 2023 15:28:10 +0530
Subject: [PATCH] uncommented qspi0_pins and commented spi0 and spi2

---
 .../boot/dts/renesas/sm2s_rzg2ul-smarc-display.dtsi      | 9 ++++-----
 1 file changed, 4 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/sm2s_rzg2ul-smarc-display.dtsi b/arch/arm64/boot/dts/renesas/sm2s_rzg2ul-smarc-display.dtsi
index 7b17636aeb91..d3dc156799cd 100644
--- a/arch/arm64/boot/dts/renesas/sm2s_rzg2ul-smarc-display.dtsi
+++ b/arch/arm64/boot/dts/renesas/sm2s_rzg2ul-smarc-display.dtsi
@@ -604,7 +604,7 @@
 	status = "okay";
 };
 
-
+/*
 &spi0 {
 	pinctrl-0 = <&spi0_pins>;
 	pinctrl-names = "default";
@@ -629,8 +629,8 @@
                 reg = <0>;
         };
 
-
 };
+*/
 
 &scif0 {
 	pinctrl-0 = <&scif0_pins>;
@@ -842,7 +842,6 @@
 	};
 
 
-
 	spi0_pins: rspi0 {
 		       pinmux = <RZG2L_PORT_PINMUX(9, 0, 2)>, /* RSPI0_CK */
 		                 <RZG2L_PORT_PINMUX(9, 1, 2)>, /*RSPI0_MOSI*/
@@ -857,7 +856,7 @@
 		                 <RZG2L_PORT_PINMUX(7, 2, 3)>, /*RSPI2_MISO*/
 		                 <RZG2L_PORT_PINMUX(7, 3, 3)>; /*RSPI2_SSL*/
 	};
-/*
+
 	qspi0_pins: qspi0 {
 		qspi0-data {
 			pins = "QSPI0_IO0", "QSPI0_IO1", "QSPI0_IO2", "QSPI0_IO3";
@@ -869,7 +868,7 @@
 			power-source = <1800>;
 		};
 	};
-*/
+
 	
 	scif0_pins: scif0 {
 			pinmux = <RZG2L_PORT_PINMUX(6, 4, 6)>, /* TxD */
-- 
2.17.1

