
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

000111a4 <.init>:
   111a4:	push	{r3, lr}
   111a8:	bl	11524 <ftello64@plt+0x48>
   111ac:	pop	{r3, pc}

Disassembly of section .plt:

000111b0 <fdopen@plt-0x14>:
   111b0:	push	{lr}		; (str lr, [sp, #-4]!)
   111b4:	ldr	lr, [pc, #4]	; 111c0 <fdopen@plt-0x4>
   111b8:	add	lr, pc, lr
   111bc:	ldr	pc, [lr, #8]!
   111c0:	andeq	r8, r1, r0, asr #28

000111c4 <fdopen@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3648]!	; 0xe40

000111d0 <calloc@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3640]!	; 0xe38

000111dc <fputs_unlocked@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3632]!	; 0xe30

000111e8 <raise@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3624]!	; 0xe28

000111f4 <strcmp@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3616]!	; 0xe20

00011200 <posix_fadvise64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3608]!	; 0xe18

0001120c <fflush@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3600]!	; 0xe10

00011218 <free@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3592]!	; 0xe08

00011224 <ferror@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3584]!	; 0xe00

00011230 <_exit@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3576]!	; 0xdf8

0001123c <memcpy@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3568]!	; 0xdf0

00011248 <mbsinit@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3560]!	; 0xde8

00011254 <fwrite_unlocked@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3552]!	; 0xde0

00011260 <memcmp@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3544]!	; 0xdd8

0001126c <stpcpy@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #24, 20	; 0x18000
   11274:	ldr	pc, [ip, #3536]!	; 0xdd0

00011278 <getc_unlocked@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #24, 20	; 0x18000
   11280:	ldr	pc, [ip, #3528]!	; 0xdc8

00011284 <dcgettext@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #24, 20	; 0x18000
   1128c:	ldr	pc, [ip, #3520]!	; 0xdc0

00011290 <dup2@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #24, 20	; 0x18000
   11298:	ldr	pc, [ip, #3512]!	; 0xdb8

0001129c <realloc@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #24, 20	; 0x18000
   112a4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112a8 <textdomain@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #24, 20	; 0x18000
   112b0:	ldr	pc, [ip, #3496]!	; 0xda8

000112b4 <rawmemchr@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #24, 20	; 0x18000
   112bc:	ldr	pc, [ip, #3488]!	; 0xda0

000112c0 <iswprint@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #24, 20	; 0x18000
   112c8:	ldr	pc, [ip, #3480]!	; 0xd98

000112cc <__fxstat64@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #24, 20	; 0x18000
   112d4:	ldr	pc, [ip, #3472]!	; 0xd90

000112d8 <fwrite@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #24, 20	; 0x18000
   112e0:	ldr	pc, [ip, #3464]!	; 0xd88

000112e4 <lseek64@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #24, 20	; 0x18000
   112ec:	ldr	pc, [ip, #3456]!	; 0xd80

000112f0 <__ctype_get_mb_cur_max@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #24, 20	; 0x18000
   112f8:	ldr	pc, [ip, #3448]!	; 0xd78

000112fc <fread@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #24, 20	; 0x18000
   11304:	ldr	pc, [ip, #3440]!	; 0xd70

00011308 <__fpending@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #24, 20	; 0x18000
   11310:	ldr	pc, [ip, #3432]!	; 0xd68

00011314 <ferror_unlocked@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #24, 20	; 0x18000
   1131c:	ldr	pc, [ip, #3424]!	; 0xd60

00011320 <mbrtowc@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #24, 20	; 0x18000
   11328:	ldr	pc, [ip, #3416]!	; 0xd58

0001132c <error@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #24, 20	; 0x18000
   11334:	ldr	pc, [ip, #3408]!	; 0xd50

00011338 <open64@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #24, 20	; 0x18000
   11340:	ldr	pc, [ip, #3400]!	; 0xd48

00011344 <malloc@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #24, 20	; 0x18000
   1134c:	ldr	pc, [ip, #3392]!	; 0xd40

00011350 <__libc_start_main@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #24, 20	; 0x18000
   11358:	ldr	pc, [ip, #3384]!	; 0xd38

0001135c <__freading@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #24, 20	; 0x18000
   11364:	ldr	pc, [ip, #3376]!	; 0xd30

00011368 <__gmon_start__@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #24, 20	; 0x18000
   11370:	ldr	pc, [ip, #3368]!	; 0xd28

00011374 <freopen64@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #24, 20	; 0x18000
   1137c:	ldr	pc, [ip, #3360]!	; 0xd20

00011380 <getopt_long@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #24, 20	; 0x18000
   11388:	ldr	pc, [ip, #3352]!	; 0xd18

0001138c <__ctype_b_loc@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #24, 20	; 0x18000
   11394:	ldr	pc, [ip, #3344]!	; 0xd10

00011398 <exit@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #24, 20	; 0x18000
   113a0:	ldr	pc, [ip, #3336]!	; 0xd08

000113a4 <strlen@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #24, 20	; 0x18000
   113ac:	ldr	pc, [ip, #3328]!	; 0xd00

000113b0 <strchr@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #24, 20	; 0x18000
   113b8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113bc <__errno_location@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #24, 20	; 0x18000
   113c4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113c8 <__cxa_atexit@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #24, 20	; 0x18000
   113d0:	ldr	pc, [ip, #3304]!	; 0xce8

000113d4 <setvbuf@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #24, 20	; 0x18000
   113dc:	ldr	pc, [ip, #3296]!	; 0xce0

000113e0 <memset@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #24, 20	; 0x18000
   113e8:	ldr	pc, [ip, #3288]!	; 0xcd8

000113ec <__printf_chk@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #24, 20	; 0x18000
   113f4:	ldr	pc, [ip, #3280]!	; 0xcd0

000113f8 <fileno@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #24, 20	; 0x18000
   11400:	ldr	pc, [ip, #3272]!	; 0xcc8

00011404 <strtoumax@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #24, 20	; 0x18000
   1140c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011410 <__fprintf_chk@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #24, 20	; 0x18000
   11418:	ldr	pc, [ip, #3256]!	; 0xcb8

0001141c <fclose@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #24, 20	; 0x18000
   11424:	ldr	pc, [ip, #3248]!	; 0xcb0

00011428 <fseeko64@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #24, 20	; 0x18000
   11430:	ldr	pc, [ip, #3240]!	; 0xca8

00011434 <fcntl64@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #24, 20	; 0x18000
   1143c:	ldr	pc, [ip, #3232]!	; 0xca0

00011440 <setlocale@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #24, 20	; 0x18000
   11448:	ldr	pc, [ip, #3224]!	; 0xc98

0001144c <__explicit_bzero_chk@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #24, 20	; 0x18000
   11454:	ldr	pc, [ip, #3216]!	; 0xc90

00011458 <strrchr@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #24, 20	; 0x18000
   11460:	ldr	pc, [ip, #3208]!	; 0xc88

00011464 <nl_langinfo@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #24, 20	; 0x18000
   1146c:	ldr	pc, [ip, #3200]!	; 0xc80

00011470 <fopen64@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #24, 20	; 0x18000
   11478:	ldr	pc, [ip, #3192]!	; 0xc78

0001147c <bindtextdomain@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #24, 20	; 0x18000
   11484:	ldr	pc, [ip, #3184]!	; 0xc70

00011488 <fread_unlocked@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #24, 20	; 0x18000
   11490:	ldr	pc, [ip, #3176]!	; 0xc68

00011494 <getrandom@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #24, 20	; 0x18000
   1149c:	ldr	pc, [ip, #3168]!	; 0xc60

000114a0 <strncmp@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #24, 20	; 0x18000
   114a8:	ldr	pc, [ip, #3160]!	; 0xc58

000114ac <abort@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #24, 20	; 0x18000
   114b4:	ldr	pc, [ip, #3152]!	; 0xc50

000114b8 <feof_unlocked@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #24, 20	; 0x18000
   114c0:	ldr	pc, [ip, #3144]!	; 0xc48

000114c4 <close@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #24, 20	; 0x18000
   114cc:	ldr	pc, [ip, #3136]!	; 0xc40

000114d0 <__assert_fail@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #24, 20	; 0x18000
   114d8:	ldr	pc, [ip, #3128]!	; 0xc38

000114dc <ftello64@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #24, 20	; 0x18000
   114e4:	ldr	pc, [ip, #3120]!	; 0xc30

Disassembly of section .text:

000114e8 <.text>:
   114e8:	mov	fp, #0
   114ec:	mov	lr, #0
   114f0:	pop	{r1}		; (ldr r1, [sp], #4)
   114f4:	mov	r2, sp
   114f8:	push	{r2}		; (str r2, [sp, #-4]!)
   114fc:	push	{r0}		; (str r0, [sp, #-4]!)
   11500:	ldr	ip, [pc, #16]	; 11518 <ftello64@plt+0x3c>
   11504:	push	{ip}		; (str ip, [sp, #-4]!)
   11508:	ldr	r0, [pc, #12]	; 1151c <ftello64@plt+0x40>
   1150c:	ldr	r3, [pc, #12]	; 11520 <ftello64@plt+0x44>
   11510:	bl	11350 <__libc_start_main@plt>
   11514:	bl	114ac <abort@plt>
   11518:	andeq	r8, r1, r8, asr r8
   1151c:	strdeq	r1, [r1], -r4
   11520:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   11524:	ldr	r3, [pc, #20]	; 11540 <ftello64@plt+0x64>
   11528:	ldr	r2, [pc, #20]	; 11544 <ftello64@plt+0x68>
   1152c:	add	r3, pc, r3
   11530:	ldr	r2, [r3, r2]
   11534:	cmp	r2, #0
   11538:	bxeq	lr
   1153c:	b	11368 <__gmon_start__@plt>
   11540:	andeq	r8, r1, ip, asr #21
   11544:	andeq	r0, r0, r8, lsl r1
   11548:	ldr	r0, [pc, #24]	; 11568 <ftello64@plt+0x8c>
   1154c:	ldr	r3, [pc, #24]	; 1156c <ftello64@plt+0x90>
   11550:	cmp	r3, r0
   11554:	bxeq	lr
   11558:	ldr	r3, [pc, #16]	; 11570 <ftello64@plt+0x94>
   1155c:	cmp	r3, #0
   11560:	bxeq	lr
   11564:	bx	r3
   11568:	andeq	sl, r2, r0, ror r1
   1156c:	andeq	sl, r2, r0, ror r1
   11570:	andeq	r0, r0, r0
   11574:	ldr	r0, [pc, #36]	; 115a0 <ftello64@plt+0xc4>
   11578:	ldr	r1, [pc, #36]	; 115a4 <ftello64@plt+0xc8>
   1157c:	sub	r1, r1, r0
   11580:	asr	r1, r1, #2
   11584:	add	r1, r1, r1, lsr #31
   11588:	asrs	r1, r1, #1
   1158c:	bxeq	lr
   11590:	ldr	r3, [pc, #16]	; 115a8 <ftello64@plt+0xcc>
   11594:	cmp	r3, #0
   11598:	bxeq	lr
   1159c:	bx	r3
   115a0:	andeq	sl, r2, r0, ror r1
   115a4:	andeq	sl, r2, r0, ror r1
   115a8:	andeq	r0, r0, r0
   115ac:	push	{r4, lr}
   115b0:	ldr	r4, [pc, #24]	; 115d0 <ftello64@plt+0xf4>
   115b4:	ldrb	r3, [r4]
   115b8:	cmp	r3, #0
   115bc:	popne	{r4, pc}
   115c0:	bl	11548 <ftello64@plt+0x6c>
   115c4:	mov	r3, #1
   115c8:	strb	r3, [r4]
   115cc:	pop	{r4, pc}
   115d0:	muleq	r2, r4, r1
   115d4:	b	11574 <ftello64@plt+0x98>
   115d8:	push	{fp, lr}
   115dc:	mov	fp, sp
   115e0:	sub	sp, sp, #8
   115e4:	mov	r4, r0
   115e8:	cmp	r0, #0
   115ec:	bne	116cc <ftello64@plt+0x1f0>
   115f0:	movw	r1, #35003	; 0x88bb
   115f4:	movt	r1, #1
   115f8:	mov	r0, #0
   115fc:	mov	r2, #5
   11600:	bl	11284 <dcgettext@plt>
   11604:	mov	r1, r0
   11608:	movw	r0, #41376	; 0xa1a0
   1160c:	movt	r0, #2
   11610:	ldr	r2, [r0]
   11614:	str	r2, [sp]
   11618:	mov	r0, #1
   1161c:	mov	r3, r2
   11620:	bl	113ec <__printf_chk@plt>
   11624:	movw	r1, #35098	; 0x891a
   11628:	movt	r1, #1
   1162c:	mov	r0, #0
   11630:	mov	r2, #5
   11634:	bl	11284 <dcgettext@plt>
   11638:	movw	r5, #41356	; 0xa18c
   1163c:	movt	r5, #2
   11640:	ldr	r1, [r5]
   11644:	bl	111dc <fputs_unlocked@plt>
   11648:	bl	11710 <ftello64@plt+0x234>
   1164c:	bl	11740 <ftello64@plt+0x264>
   11650:	movw	r1, #35165	; 0x895d
   11654:	movt	r1, #1
   11658:	mov	r0, #0
   1165c:	mov	r2, #5
   11660:	bl	11284 <dcgettext@plt>
   11664:	ldr	r1, [r5]
   11668:	bl	111dc <fputs_unlocked@plt>
   1166c:	movw	r1, #35546	; 0x8ada
   11670:	movt	r1, #1
   11674:	mov	r0, #0
   11678:	mov	r2, #5
   1167c:	bl	11284 <dcgettext@plt>
   11680:	ldr	r1, [r5]
   11684:	bl	111dc <fputs_unlocked@plt>
   11688:	movw	r1, #35610	; 0x8b1a
   1168c:	movt	r1, #1
   11690:	mov	r0, #0
   11694:	mov	r2, #5
   11698:	bl	11284 <dcgettext@plt>
   1169c:	ldr	r1, [r5]
   116a0:	bl	111dc <fputs_unlocked@plt>
   116a4:	movw	r1, #35655	; 0x8b47
   116a8:	movt	r1, #1
   116ac:	mov	r0, #0
   116b0:	mov	r2, #5
   116b4:	bl	11284 <dcgettext@plt>
   116b8:	ldr	r1, [r5]
   116bc:	bl	111dc <fputs_unlocked@plt>
   116c0:	bl	11770 <ftello64@plt+0x294>
   116c4:	mov	r0, r4
   116c8:	bl	11398 <exit@plt>
   116cc:	movw	r0, #41344	; 0xa180
   116d0:	movt	r0, #2
   116d4:	ldr	r5, [r0]
   116d8:	movw	r1, #34964	; 0x8894
   116dc:	movt	r1, #1
   116e0:	mov	r0, #0
   116e4:	mov	r2, #5
   116e8:	bl	11284 <dcgettext@plt>
   116ec:	mov	r2, r0
   116f0:	movw	r0, #41376	; 0xa1a0
   116f4:	movt	r0, #2
   116f8:	ldr	r3, [r0]
   116fc:	mov	r0, r5
   11700:	mov	r1, #1
   11704:	bl	11410 <__fprintf_chk@plt>
   11708:	mov	r0, r4
   1170c:	bl	11398 <exit@plt>
   11710:	push	{fp, lr}
   11714:	mov	fp, sp
   11718:	movw	r1, #36013	; 0x8cad
   1171c:	movt	r1, #1
   11720:	mov	r0, #0
   11724:	mov	r2, #5
   11728:	bl	11284 <dcgettext@plt>
   1172c:	movw	r1, #41356	; 0xa18c
   11730:	movt	r1, #2
   11734:	ldr	r1, [r1]
   11738:	pop	{fp, lr}
   1173c:	b	111dc <fputs_unlocked@plt>
   11740:	push	{fp, lr}
   11744:	mov	fp, sp
   11748:	movw	r1, #36069	; 0x8ce5
   1174c:	movt	r1, #1
   11750:	mov	r0, #0
   11754:	mov	r2, #5
   11758:	bl	11284 <dcgettext@plt>
   1175c:	movw	r1, #41356	; 0xa18c
   11760:	movt	r1, #2
   11764:	ldr	r1, [r1]
   11768:	pop	{fp, lr}
   1176c:	b	111dc <fputs_unlocked@plt>
   11770:	push	{r4, r5, fp, lr}
   11774:	add	fp, sp, #8
   11778:	sub	sp, sp, #56	; 0x38
   1177c:	movw	r0, #36720	; 0x8f70
   11780:	movt	r0, #1
   11784:	add	r1, r0, #32
   11788:	mov	r5, sp
   1178c:	mov	r2, #48	; 0x30
   11790:	vld1.64	{d16-d17}, [r1]
   11794:	add	r1, r5, #32
   11798:	add	r3, r0, #16
   1179c:	vld1.64	{d18-d19}, [r0], r2
   117a0:	vld1.64	{d20-d21}, [r3]
   117a4:	vldr	d22, [r0]
   117a8:	vst1.64	{d16-d17}, [r1]
   117ac:	add	r0, r5, #16
   117b0:	vst1.64	{d20-d21}, [r0]
   117b4:	mov	r0, r5
   117b8:	vst1.64	{d18-d19}, [r0], r2
   117bc:	vstr	d22, [r0]
   117c0:	ldr	r1, [sp]
   117c4:	cmp	r1, #0
   117c8:	beq	117f0 <ftello64@plt+0x314>
   117cc:	mov	r5, sp
   117d0:	movw	r4, #35709	; 0x8b7d
   117d4:	movt	r4, #1
   117d8:	mov	r0, r4
   117dc:	bl	111f4 <strcmp@plt>
   117e0:	cmp	r0, #0
   117e4:	ldrne	r1, [r5, #8]!
   117e8:	cmpne	r1, #0
   117ec:	bne	117d8 <ftello64@plt+0x2fc>
   117f0:	ldr	r4, [r5, #4]
   117f4:	movw	r1, #36239	; 0x8d8f
   117f8:	movt	r1, #1
   117fc:	mov	r0, #0
   11800:	mov	r2, #5
   11804:	bl	11284 <dcgettext@plt>
   11808:	mov	r1, r0
   1180c:	movw	r2, #35894	; 0x8c36
   11810:	movt	r2, #1
   11814:	movw	r3, #36262	; 0x8da6
   11818:	movt	r3, #1
   1181c:	mov	r0, #1
   11820:	bl	113ec <__printf_chk@plt>
   11824:	movw	r5, #35709	; 0x8b7d
   11828:	movt	r5, #1
   1182c:	cmp	r4, #0
   11830:	moveq	r4, r5
   11834:	mov	r0, #5
   11838:	mov	r1, #0
   1183c:	bl	11440 <setlocale@plt>
   11840:	cmp	r0, #0
   11844:	beq	11884 <ftello64@plt+0x3a8>
   11848:	movw	r1, #36302	; 0x8dce
   1184c:	movt	r1, #1
   11850:	mov	r2, #3
   11854:	bl	114a0 <strncmp@plt>
   11858:	cmp	r0, #0
   1185c:	beq	11884 <ftello64@plt+0x3a8>
   11860:	movw	r1, #36306	; 0x8dd2
   11864:	movt	r1, #1
   11868:	mov	r0, #0
   1186c:	mov	r2, #5
   11870:	bl	11284 <dcgettext@plt>
   11874:	movw	r1, #41356	; 0xa18c
   11878:	movt	r1, #2
   1187c:	ldr	r1, [r1]
   11880:	bl	111dc <fputs_unlocked@plt>
   11884:	movw	r1, #36377	; 0x8e19
   11888:	movt	r1, #1
   1188c:	mov	r0, #0
   11890:	mov	r2, #5
   11894:	bl	11284 <dcgettext@plt>
   11898:	mov	r1, r0
   1189c:	movw	r2, #36262	; 0x8da6
   118a0:	movt	r2, #1
   118a4:	mov	r0, #1
   118a8:	mov	r3, r5
   118ac:	bl	113ec <__printf_chk@plt>
   118b0:	movw	r1, #36404	; 0x8e34
   118b4:	movt	r1, #1
   118b8:	mov	r0, #0
   118bc:	mov	r2, #5
   118c0:	bl	11284 <dcgettext@plt>
   118c4:	mov	r1, r0
   118c8:	movw	r0, #36172	; 0x8d4c
   118cc:	movt	r0, #1
   118d0:	movw	r3, #36454	; 0x8e66
   118d4:	movt	r3, #1
   118d8:	cmp	r4, r5
   118dc:	moveq	r3, r0
   118e0:	mov	r0, #1
   118e4:	mov	r2, r4
   118e8:	bl	113ec <__printf_chk@plt>
   118ec:	sub	sp, fp, #8
   118f0:	pop	{r4, r5, fp, pc}
   118f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118f8:	add	fp, sp, #28
   118fc:	sub	sp, sp, #76	; 0x4c
   11900:	mov	r5, r1
   11904:	mov	r4, r0
   11908:	mov	r0, #0
   1190c:	str	r0, [fp, #-32]	; 0xffffffe0
   11910:	str	r0, [fp, #-36]	; 0xffffffdc
   11914:	ldr	r0, [r1]
   11918:	bl	12e60 <ftello64@plt+0x1984>
   1191c:	movw	r1, #36454	; 0x8e66
   11920:	movt	r1, #1
   11924:	mov	r0, #6
   11928:	bl	11440 <setlocale@plt>
   1192c:	movw	r6, #35898	; 0x8c3a
   11930:	movt	r6, #1
   11934:	movw	r1, #35714	; 0x8b82
   11938:	movt	r1, #1
   1193c:	mov	r0, r6
   11940:	bl	1147c <bindtextdomain@plt>
   11944:	mov	r0, r6
   11948:	bl	112a8 <textdomain@plt>
   1194c:	movw	r0, #10424	; 0x28b8
   11950:	movt	r0, #1
   11954:	bl	1885c <ftello64@plt+0x7380>
   11958:	mov	r3, #0
   1195c:	mov	r0, #10
   11960:	str	r0, [sp, #36]	; 0x24
   11964:	movw	r9, #41360	; 0xa190
   11968:	movt	r9, #2
   1196c:	mov	r0, #0
   11970:	str	r0, [sp, #44]	; 0x2c
   11974:	mov	r6, #0
   11978:	mov	r0, #0
   1197c:	str	r0, [sp, #48]	; 0x30
   11980:	mvn	r7, #0
   11984:	mov	r0, #0
   11988:	str	r0, [sp, #40]	; 0x28
   1198c:	mvn	sl, #0
   11990:	mov	r0, #0
   11994:	str	r0, [sp, #52]	; 0x34
   11998:	mov	r0, #0
   1199c:	b	119a4 <ftello64@plt+0x4c8>
   119a0:	mov	r0, r8
   119a4:	mov	r8, r0
   119a8:	str	r3, [sp]
   119ac:	mov	r0, r4
   119b0:	mov	r1, r5
   119b4:	movw	r2, #35738	; 0x8b9a
   119b8:	movt	r2, #1
   119bc:	movw	r3, #36560	; 0x8ed0
   119c0:	movt	r3, #1
   119c4:	bl	11380 <getopt_long@plt>
   119c8:	cmp	r0, #100	; 0x64
   119cc:	ble	11c44 <ftello64@plt+0x768>
   119d0:	sub	r1, r0, #101	; 0x65
   119d4:	cmp	r1, #21
   119d8:	bhi	11c04 <ftello64@plt+0x728>
   119dc:	mov	r0, #1
   119e0:	add	r2, pc, #4
   119e4:	mov	r3, #0
   119e8:	ldr	pc, [r2, r1, lsl #2]
   119ec:	andeq	r1, r1, r4, lsr #19
   119f0:	andeq	r2, r1, ip, lsl #1
   119f4:	andeq	r2, r1, ip, lsl #1
   119f8:	andeq	r2, r1, ip, lsl #1
   119fc:	andeq	r1, r1, r4, asr #20
   11a00:	andeq	r2, r1, ip, lsl #1
   11a04:	andeq	r2, r1, ip, lsl #1
   11a08:	andeq	r2, r1, ip, lsl #1
   11a0c:	andeq	r2, r1, ip, lsl #1
   11a10:	andeq	r1, r1, ip, lsl #23
   11a14:	ldrdeq	r1, [r1], -r8
   11a18:	andeq	r2, r1, ip, lsl #1
   11a1c:	andeq	r2, r1, ip, lsl #1
   11a20:	andeq	r1, r1, r0, lsl #23
   11a24:	andeq	r2, r1, ip, lsl #1
   11a28:	andeq	r2, r1, ip, lsl #1
   11a2c:	andeq	r2, r1, ip, lsl #1
   11a30:	andeq	r2, r1, ip, lsl #1
   11a34:	andeq	r2, r1, ip, lsl #1
   11a38:	andeq	r2, r1, ip, lsl #1
   11a3c:	andeq	r2, r1, ip, lsl #1
   11a40:	andeq	r1, r1, r8, lsr ip
   11a44:	str	r5, [sp, #32]
   11a48:	str	r4, [sp, #28]
   11a4c:	mov	r4, r6
   11a50:	mov	r5, r7
   11a54:	ldr	r7, [r9]
   11a58:	mov	r0, r7
   11a5c:	mov	r1, #45	; 0x2d
   11a60:	bl	113b0 <strchr@plt>
   11a64:	mov	r6, r0
   11a68:	ldr	r0, [sp, #52]	; 0x34
   11a6c:	tst	r0, #1
   11a70:	bne	12094 <ftello64@plt+0xbb8>
   11a74:	cmp	r6, #0
   11a78:	movw	r1, #35778	; 0x8bc2
   11a7c:	movt	r1, #1
   11a80:	beq	11ae8 <ftello64@plt+0x60c>
   11a84:	mov	sl, #0
   11a88:	strb	sl, [r6]
   11a8c:	ldr	r7, [r9]
   11a90:	mov	r0, #0
   11a94:	movw	r1, #35778	; 0x8bc2
   11a98:	movt	r1, #1
   11a9c:	mov	r2, #5
   11aa0:	bl	11284 <dcgettext@plt>
   11aa4:	mvn	r1, #0
   11aa8:	stm	sp, {r1, sl}
   11aac:	movw	r1, #36454	; 0x8e66
   11ab0:	movt	r1, #1
   11ab4:	str	r1, [sp, #8]
   11ab8:	str	r0, [sp, #12]
   11abc:	str	sl, [sp, #16]
   11ac0:	mov	r0, r7
   11ac4:	mov	r2, #0
   11ac8:	mov	r3, #0
   11acc:	bl	16764 <ftello64@plt+0x5288>
   11ad0:	movw	r1, #35778	; 0x8bc2
   11ad4:	movt	r1, #1
   11ad8:	mov	sl, r0
   11adc:	mov	r7, r6
   11ae0:	mov	r0, #45	; 0x2d
   11ae4:	strb	r0, [r7], #1
   11ae8:	mov	r0, #0
   11aec:	mov	r2, #5
   11af0:	bl	11284 <dcgettext@plt>
   11af4:	mvn	r1, #0
   11af8:	str	r1, [sp]
   11afc:	mov	r1, #0
   11b00:	str	r1, [sp, #4]
   11b04:	movw	r2, #36454	; 0x8e66
   11b08:	movt	r2, #1
   11b0c:	str	r2, [sp, #8]
   11b10:	str	r0, [sp, #12]
   11b14:	str	r1, [sp, #16]
   11b18:	mov	r0, r7
   11b1c:	mov	r2, #0
   11b20:	mov	r3, #0
   11b24:	bl	16764 <ftello64@plt+0x5288>
   11b28:	str	r0, [sp, #40]	; 0x28
   11b2c:	cmp	sl, r0
   11b30:	mov	r2, #0
   11b34:	movwls	r2, #1
   11b38:	cmp	r6, #0
   11b3c:	mov	r7, r5
   11b40:	mov	r6, r4
   11b44:	ldr	r4, [sp, #28]
   11b48:	ldr	r5, [sp, #32]
   11b4c:	mov	r3, #0
   11b50:	beq	120a0 <ftello64@plt+0xbc4>
   11b54:	ldr	r0, [sp, #40]	; 0x28
   11b58:	sub	r1, r0, sl
   11b5c:	add	r1, r1, #1
   11b60:	clz	r1, r1
   11b64:	lsr	r1, r1, #5
   11b68:	eors	r0, r2, r1
   11b6c:	mov	r0, #1
   11b70:	str	r0, [sp, #52]	; 0x34
   11b74:	mov	r0, r8
   11b78:	bne	119a4 <ftello64@plt+0x4c8>
   11b7c:	b	120a0 <ftello64@plt+0xbc4>
   11b80:	mov	r0, #1
   11b84:	str	r0, [sp, #48]	; 0x30
   11b88:	b	119a0 <ftello64@plt+0x4c4>
   11b8c:	ldr	r0, [r9]
   11b90:	movw	r1, #36454	; 0x8e66
   11b94:	movt	r1, #1
   11b98:	str	r1, [sp]
   11b9c:	mov	r1, #0
   11ba0:	mov	r2, #10
   11ba4:	sub	r3, fp, #48	; 0x30
   11ba8:	bl	1676c <ftello64@plt+0x5290>
   11bac:	cmp	r0, #1
   11bb0:	beq	11bd0 <ftello64@plt+0x6f4>
   11bb4:	cmp	r0, #0
   11bb8:	bne	120e4 <ftello64@plt+0xc08>
   11bbc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11bc0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11bc4:	subs	r2, r7, r0
   11bc8:	rscs	r1, r1, #0
   11bcc:	movcs	r7, r0
   11bd0:	mov	r3, #0
   11bd4:	b	119a0 <ftello64@plt+0x4c4>
   11bd8:	ldr	r0, [sp, #44]	; 0x2c
   11bdc:	cmp	r0, #0
   11be0:	beq	11bf8 <ftello64@plt+0x71c>
   11be4:	ldr	r1, [r9]
   11be8:	bl	111f4 <strcmp@plt>
   11bec:	mov	r3, #0
   11bf0:	cmp	r0, #0
   11bf4:	bne	12118 <ftello64@plt+0xc3c>
   11bf8:	ldr	r0, [r9]
   11bfc:	str	r0, [sp, #44]	; 0x2c
   11c00:	b	119a0 <ftello64@plt+0x4c4>
   11c04:	cmp	r0, #256	; 0x100
   11c08:	mov	r3, #0
   11c0c:	bne	1208c <ftello64@plt+0xbb0>
   11c10:	cmp	r6, #0
   11c14:	beq	11c30 <ftello64@plt+0x754>
   11c18:	ldr	r1, [r9]
   11c1c:	mov	r0, r6
   11c20:	bl	111f4 <strcmp@plt>
   11c24:	mov	r3, #0
   11c28:	cmp	r0, #0
   11c2c:	bne	12124 <ftello64@plt+0xc48>
   11c30:	ldr	r6, [r9]
   11c34:	b	119a0 <ftello64@plt+0x4c4>
   11c38:	mov	r0, #0
   11c3c:	str	r0, [sp, #36]	; 0x24
   11c40:	b	119a0 <ftello64@plt+0x4c4>
   11c44:	cmn	r0, #1
   11c48:	bne	1202c <ftello64@plt+0xb50>
   11c4c:	mov	r2, r6
   11c50:	movw	r0, #41336	; 0xa178
   11c54:	movt	r0, #2
   11c58:	ldr	r1, [r0]
   11c5c:	ldr	r0, [sp, #52]	; 0x34
   11c60:	eor	r6, r0, #1
   11c64:	eor	r0, r8, #1
   11c68:	tst	r6, #1
   11c6c:	tsteq	r0, #1
   11c70:	beq	12148 <ftello64@plt+0xc6c>
   11c74:	add	r9, r5, r1, lsl #2
   11c78:	sub	r5, r4, r1
   11c7c:	ldr	r1, [sp, #52]	; 0x34
   11c80:	tst	r1, #1
   11c84:	beq	11cc8 <ftello64@plt+0x7ec>
   11c88:	cmp	r5, #0
   11c8c:	bgt	11ce4 <ftello64@plt+0x808>
   11c90:	mov	r0, #0
   11c94:	str	r0, [sp, #32]
   11c98:	cmp	r7, #0
   11c9c:	str	sl, [sp, #24]
   11ca0:	beq	11d24 <ftello64@plt+0x848>
   11ca4:	tst	r8, #1
   11ca8:	mov	r6, r2
   11cac:	beq	11d34 <ftello64@plt+0x858>
   11cb0:	ldr	r0, [sp, #36]	; 0x24
   11cb4:	uxtb	r2, r0
   11cb8:	mov	r0, r9
   11cbc:	mov	r1, r5
   11cc0:	bl	12234 <ftello64@plt+0xd58>
   11cc4:	b	11df8 <ftello64@plt+0x91c>
   11cc8:	mov	r1, #0
   11ccc:	cmp	r5, #2
   11cd0:	movwlt	r1, #1
   11cd4:	mvn	r0, r0
   11cd8:	orr	r0, r1, r0
   11cdc:	tst	r0, #1
   11ce0:	bne	11c90 <ftello64@plt+0x7b4>
   11ce4:	movw	r1, #35953	; 0x8c71
   11ce8:	movt	r1, #1
   11cec:	mov	r0, #0
   11cf0:	mov	r2, #5
   11cf4:	bl	11284 <dcgettext@plt>
   11cf8:	mov	r4, r0
   11cfc:	and	r0, r6, #1
   11d00:	ldr	r0, [r9, r0, lsl #2]
   11d04:	bl	14698 <ftello64@plt+0x31bc>
   11d08:	mov	r3, r0
   11d0c:	mov	r0, #0
   11d10:	mov	r1, #0
   11d14:	mov	r2, r4
   11d18:	bl	1132c <error@plt>
   11d1c:	mov	r0, #1
   11d20:	bl	115d8 <ftello64@plt+0xfc>
   11d24:	mov	r5, #0
   11d28:	mov	r9, #0
   11d2c:	mov	r6, r2
   11d30:	b	11df8 <ftello64@plt+0x91c>
   11d34:	ldr	r0, [sp, #52]	; 0x34
   11d38:	tst	r0, #1
   11d3c:	beq	11d54 <ftello64@plt+0x878>
   11d40:	ldr	r0, [sp, #40]	; 0x28
   11d44:	add	r0, r0, #1
   11d48:	sub	r5, r0, sl
   11d4c:	mov	r9, #0
   11d50:	b	11df8 <ftello64@plt+0x91c>
   11d54:	cmp	r5, #1
   11d58:	bne	11d9c <ftello64@plt+0x8c0>
   11d5c:	ldr	r4, [r9]
   11d60:	movw	r1, #36867	; 0x9003
   11d64:	movt	r1, #1
   11d68:	mov	r0, r4
   11d6c:	bl	111f4 <strcmp@plt>
   11d70:	cmp	r0, #0
   11d74:	beq	11d9c <ftello64@plt+0x8c0>
   11d78:	movw	r0, #41352	; 0xa188
   11d7c:	movt	r0, #2
   11d80:	ldr	r2, [r0]
   11d84:	movw	r1, #37084	; 0x90dc
   11d88:	movt	r1, #1
   11d8c:	mov	r0, r4
   11d90:	bl	12ae8 <ftello64@plt+0x160c>
   11d94:	cmp	r0, #0
   11d98:	beq	1221c <ftello64@plt+0xd40>
   11d9c:	movw	r4, #41352	; 0xa188
   11da0:	movt	r4, #2
   11da4:	ldr	r0, [r4]
   11da8:	mov	r1, #2
   11dac:	bl	129a4 <ftello64@plt+0x14c8>
   11db0:	add	r0, r7, #1
   11db4:	clz	r0, r0
   11db8:	lsr	r0, r0, #5
   11dbc:	ldr	r1, [sp, #48]	; 0x30
   11dc0:	orr	r0, r1, r0
   11dc4:	tst	r0, #1
   11dc8:	bne	11ddc <ftello64@plt+0x900>
   11dcc:	bl	122c8 <ftello64@plt+0xdec>
   11dd0:	rsbs	r0, r0, #8388608	; 0x800000
   11dd4:	rscs	r0, r1, #0
   11dd8:	blt	12010 <ftello64@plt+0xb34>
   11ddc:	ldr	r0, [r4]
   11de0:	ldr	r1, [sp, #36]	; 0x24
   11de4:	uxtb	r1, r1
   11de8:	sub	r2, fp, #32
   11dec:	bl	12344 <ftello64@plt+0xe68>
   11df0:	mov	r5, r0
   11df4:	ldr	r9, [fp, #-32]	; 0xffffffe0
   11df8:	cmp	r7, r5
   11dfc:	mov	r4, r5
   11e00:	movcc	r4, r7
   11e04:	ldr	r0, [sp, #48]	; 0x30
   11e08:	ands	r0, r0, #1
   11e0c:	movne	r4, r7
   11e10:	mvn	r1, #0
   11e14:	beq	11e20 <ftello64@plt+0x944>
   11e18:	mov	r4, r7
   11e1c:	b	11e30 <ftello64@plt+0x954>
   11e20:	mov	r0, r4
   11e24:	mov	r1, r5
   11e28:	bl	14d28 <ftello64@plt+0x384c>
   11e2c:	mov	r1, r0
   11e30:	mov	r0, r6
   11e34:	bl	14ad4 <ftello64@plt+0x35f8>
   11e38:	cmp	r0, #0
   11e3c:	beq	12174 <ftello64@plt+0xc98>
   11e40:	mov	sl, r0
   11e44:	ldr	r0, [sp, #32]
   11e48:	cmp	r0, #0
   11e4c:	str	r9, [sp, #28]
   11e50:	beq	11e84 <ftello64@plt+0x9a8>
   11e54:	movw	r0, #41352	; 0xa188
   11e58:	movt	r0, #2
   11e5c:	ldr	r0, [r0]
   11e60:	sub	r1, fp, #36	; 0x24
   11e64:	str	r1, [sp]
   11e68:	ldr	r1, [sp, #36]	; 0x24
   11e6c:	uxtb	r1, r1
   11e70:	mov	r2, r4
   11e74:	mov	r3, sl
   11e78:	bl	12454 <ftello64@plt+0xf78>
   11e7c:	mov	r5, r0
   11e80:	mov	r4, r0
   11e84:	mov	r9, r7
   11e88:	clz	r0, r7
   11e8c:	lsr	r0, r0, #5
   11e90:	orr	r0, r0, r8
   11e94:	ldr	r1, [sp, #52]	; 0x34
   11e98:	orr	r0, r1, r0
   11e9c:	tst	r0, #1
   11ea0:	bne	11ebc <ftello64@plt+0x9e0>
   11ea4:	movw	r0, #41352	; 0xa188
   11ea8:	movt	r0, #2
   11eac:	ldr	r0, [r0]
   11eb0:	bl	129e0 <ftello64@plt+0x1504>
   11eb4:	cmp	r0, #0
   11eb8:	bne	121e4 <ftello64@plt+0xd08>
   11ebc:	mov	r6, #0
   11ec0:	ldr	r0, [sp, #48]	; 0x30
   11ec4:	tst	r0, #1
   11ec8:	ldr	r7, [sp, #44]	; 0x2c
   11ecc:	bne	11ee4 <ftello64@plt+0xa08>
   11ed0:	mov	r0, sl
   11ed4:	mov	r1, r4
   11ed8:	mov	r2, r5
   11edc:	bl	14d7c <ftello64@plt+0x38a0>
   11ee0:	mov	r6, r0
   11ee4:	cmp	r7, #0
   11ee8:	beq	11f10 <ftello64@plt+0xa34>
   11eec:	movw	r0, #41356	; 0xa18c
   11ef0:	movt	r0, #2
   11ef4:	ldr	r2, [r0]
   11ef8:	movw	r1, #35980	; 0x8c8c
   11efc:	movt	r1, #1
   11f00:	mov	r0, r7
   11f04:	bl	12ae8 <ftello64@plt+0x160c>
   11f08:	cmp	r0, #0
   11f0c:	beq	121b4 <ftello64@plt+0xcd8>
   11f10:	ldr	r0, [sp, #48]	; 0x30
   11f14:	tst	r0, #1
   11f18:	beq	11f68 <ftello64@plt+0xa8c>
   11f1c:	cmp	r9, #0
   11f20:	beq	11f8c <ftello64@plt+0xab0>
   11f24:	cmp	r5, #0
   11f28:	beq	12210 <ftello64@plt+0xd34>
   11f2c:	ldr	r0, [sp, #52]	; 0x34
   11f30:	tst	r0, #1
   11f34:	ldr	r3, [sp, #40]	; 0x28
   11f38:	ldr	r2, [sp, #28]
   11f3c:	beq	11fc8 <ftello64@plt+0xaec>
   11f40:	ldr	r0, [sp, #36]	; 0x24
   11f44:	uxtb	r0, r0
   11f48:	str	r0, [sp]
   11f4c:	mov	r0, sl
   11f50:	mov	r1, r4
   11f54:	ldr	r2, [sp, #24]
   11f58:	bl	12600 <ftello64@plt+0x1124>
   11f5c:	cmp	r0, #0
   11f60:	beq	11f8c <ftello64@plt+0xab0>
   11f64:	b	11fe0 <ftello64@plt+0xb04>
   11f68:	ldr	r0, [sp, #32]
   11f6c:	cmp	r0, #0
   11f70:	beq	11f98 <ftello64@plt+0xabc>
   11f74:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11f78:	mov	r0, r5
   11f7c:	mov	r2, r6
   11f80:	bl	12714 <ftello64@plt+0x1238>
   11f84:	cmp	r0, #0
   11f88:	bne	11fe0 <ftello64@plt+0xb04>
   11f8c:	mov	r0, #0
   11f90:	sub	sp, fp, #28
   11f94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f98:	ldr	r0, [sp, #52]	; 0x34
   11f9c:	tst	r0, #1
   11fa0:	beq	11ff4 <ftello64@plt+0xb18>
   11fa4:	ldr	r0, [sp, #36]	; 0x24
   11fa8:	uxtb	r3, r0
   11fac:	mov	r0, r4
   11fb0:	ldr	r1, [sp, #24]
   11fb4:	mov	r2, r6
   11fb8:	bl	12784 <ftello64@plt+0x12a8>
   11fbc:	cmp	r0, #0
   11fc0:	beq	11f8c <ftello64@plt+0xab0>
   11fc4:	b	11fe0 <ftello64@plt+0xb04>
   11fc8:	mov	r0, sl
   11fcc:	mov	r1, r4
   11fd0:	mov	r3, r5
   11fd4:	bl	12688 <ftello64@plt+0x11ac>
   11fd8:	cmp	r0, #0
   11fdc:	beq	11f8c <ftello64@plt+0xab0>
   11fe0:	bl	113bc <__errno_location@plt>
   11fe4:	ldr	r4, [r0]
   11fe8:	movw	r1, #36001	; 0x8ca1
   11fec:	movt	r1, #1
   11ff0:	b	121f4 <ftello64@plt+0xd18>
   11ff4:	mov	r0, r4
   11ff8:	ldr	r1, [sp, #28]
   11ffc:	mov	r2, r6
   12000:	bl	127ec <ftello64@plt+0x1310>
   12004:	cmp	r0, #0
   12008:	beq	11f8c <ftello64@plt+0xab0>
   1200c:	b	11fe0 <ftello64@plt+0xb04>
   12010:	mov	r0, #1
   12014:	str	r0, [sp, #32]
   12018:	mvn	r5, #0
   1201c:	mov	r9, #0
   12020:	mov	r4, r7
   12024:	mvn	r1, #0
   12028:	b	11e30 <ftello64@plt+0x954>
   1202c:	cmn	r0, #3
   12030:	bne	1207c <ftello64@plt+0xba0>
   12034:	movw	r0, #41256	; 0xa128
   12038:	movt	r0, #2
   1203c:	ldr	r3, [r0]
   12040:	movw	r0, #41356	; 0xa18c
   12044:	movt	r0, #2
   12048:	ldr	r0, [r0]
   1204c:	mov	r1, #0
   12050:	movw	r2, #35908	; 0x8c44
   12054:	movt	r2, #1
   12058:	str	r2, [sp]
   1205c:	str	r1, [sp, #4]
   12060:	movw	r1, #35709	; 0x8b7d
   12064:	movt	r1, #1
   12068:	movw	r2, #35894	; 0x8c36
   1206c:	movt	r2, #1
   12070:	bl	16178 <ftello64@plt+0x4c9c>
   12074:	mov	r0, #0
   12078:	bl	11398 <exit@plt>
   1207c:	cmn	r0, #2
   12080:	bne	1208c <ftello64@plt+0xbb0>
   12084:	mov	r0, #0
   12088:	bl	115d8 <ftello64@plt+0xfc>
   1208c:	mov	r0, #1
   12090:	bl	115d8 <ftello64@plt+0xfc>
   12094:	movw	r1, #35748	; 0x8ba4
   12098:	movt	r1, #1
   1209c:	b	1212c <ftello64@plt+0xc50>
   120a0:	bl	113bc <__errno_location@plt>
   120a4:	ldr	r4, [r0]
   120a8:	movw	r1, #35778	; 0x8bc2
   120ac:	movt	r1, #1
   120b0:	mov	r0, #0
   120b4:	mov	r2, #5
   120b8:	bl	11284 <dcgettext@plt>
   120bc:	mov	r5, r0
   120c0:	ldr	r0, [r9]
   120c4:	bl	14698 <ftello64@plt+0x31bc>
   120c8:	str	r0, [sp]
   120cc:	movw	r2, #35798	; 0x8bd6
   120d0:	movt	r2, #1
   120d4:	mov	r0, #1
   120d8:	mov	r1, r4
   120dc:	mov	r3, r5
   120e0:	bl	1132c <error@plt>
   120e4:	movw	r1, #35805	; 0x8bdd
   120e8:	movt	r1, #1
   120ec:	mov	r0, #0
   120f0:	mov	r2, #5
   120f4:	bl	11284 <dcgettext@plt>
   120f8:	mov	r4, r0
   120fc:	ldr	r0, [r9]
   12100:	bl	14698 <ftello64@plt+0x31bc>
   12104:	mov	r3, r0
   12108:	mov	r0, #1
   1210c:	mov	r1, #0
   12110:	mov	r2, r4
   12114:	bl	1132c <error@plt>
   12118:	movw	r1, #35828	; 0x8bf4
   1211c:	movt	r1, #1
   12120:	b	1212c <ftello64@plt+0xc50>
   12124:	movw	r1, #35860	; 0x8c14
   12128:	movt	r1, #1
   1212c:	mov	r0, #0
   12130:	mov	r2, #5
   12134:	bl	11284 <dcgettext@plt>
   12138:	mov	r2, r0
   1213c:	mov	r0, #1
   12140:	mov	r1, #0
   12144:	bl	1132c <error@plt>
   12148:	movw	r1, #35920	; 0x8c50
   1214c:	movt	r1, #1
   12150:	mov	r0, #0
   12154:	mov	r2, #5
   12158:	bl	11284 <dcgettext@plt>
   1215c:	mov	r2, r0
   12160:	mov	r0, #0
   12164:	mov	r1, #0
   12168:	bl	1132c <error@plt>
   1216c:	mov	r0, #1
   12170:	bl	115d8 <ftello64@plt+0xfc>
   12174:	movw	r4, #35970	; 0x8c82
   12178:	movt	r4, #1
   1217c:	cmp	r6, #0
   12180:	movne	r4, r6
   12184:	bl	113bc <__errno_location@plt>
   12188:	ldr	r5, [r0]
   1218c:	mov	r0, #0
   12190:	mov	r1, #3
   12194:	mov	r2, r4
   12198:	bl	14558 <ftello64@plt+0x307c>
   1219c:	mov	r3, r0
   121a0:	movw	r2, #35802	; 0x8bda
   121a4:	movt	r2, #1
   121a8:	mov	r0, #1
   121ac:	mov	r1, r5
   121b0:	bl	1132c <error@plt>
   121b4:	bl	113bc <__errno_location@plt>
   121b8:	ldr	r4, [r0]
   121bc:	mov	r0, #0
   121c0:	mov	r1, #3
   121c4:	mov	r2, r7
   121c8:	bl	14558 <ftello64@plt+0x307c>
   121cc:	mov	r3, r0
   121d0:	movw	r2, #35802	; 0x8bda
   121d4:	movt	r2, #1
   121d8:	mov	r0, #1
   121dc:	mov	r1, r4
   121e0:	bl	1132c <error@plt>
   121e4:	bl	113bc <__errno_location@plt>
   121e8:	ldr	r4, [r0]
   121ec:	movw	r1, #37075	; 0x90d3
   121f0:	movt	r1, #1
   121f4:	mov	r0, #0
   121f8:	mov	r2, #5
   121fc:	bl	11284 <dcgettext@plt>
   12200:	mov	r2, r0
   12204:	mov	r0, #1
   12208:	mov	r1, r4
   1220c:	bl	1132c <error@plt>
   12210:	movw	r1, #35982	; 0x8c8e
   12214:	movt	r1, #1
   12218:	b	1212c <ftello64@plt+0xc50>
   1221c:	bl	113bc <__errno_location@plt>
   12220:	ldr	r4, [r0]
   12224:	ldr	r2, [r9]
   12228:	mov	r0, #0
   1222c:	mov	r1, #3
   12230:	b	121c8 <ftello64@plt+0xcec>
   12234:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12238:	add	fp, sp, #24
   1223c:	mov	r6, r1
   12240:	mov	r9, r0
   12244:	cmp	r1, #1
   12248:	blt	122b8 <ftello64@plt+0xddc>
   1224c:	mov	r8, r2
   12250:	mov	r4, #0
   12254:	mov	r7, r6
   12258:	ldr	r0, [r9, r4, lsl #2]
   1225c:	bl	113a4 <strlen@plt>
   12260:	add	r7, r0, r7
   12264:	add	r4, r4, #1
   12268:	cmp	r6, r4
   1226c:	bne	12258 <ftello64@plt+0xd7c>
   12270:	mov	r0, r7
   12274:	bl	16280 <ftello64@plt+0x4da4>
   12278:	mov	r7, r0
   1227c:	cmp	r6, #1
   12280:	strlt	r7, [r9, r6, lsl #2]
   12284:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   12288:	mov	r4, r6
   1228c:	mov	r5, r9
   12290:	ldr	r1, [r5]
   12294:	mov	r0, r7
   12298:	bl	1126c <stpcpy@plt>
   1229c:	str	r7, [r5], #4
   122a0:	strb	r8, [r0], #1
   122a4:	subs	r4, r4, #1
   122a8:	mov	r7, r0
   122ac:	bne	12290 <ftello64@plt+0xdb4>
   122b0:	str	r0, [r9, r6, lsl #2]
   122b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   122b8:	mov	r0, r6
   122bc:	bl	16280 <ftello64@plt+0x4da4>
   122c0:	str	r0, [r9, r6, lsl #2]
   122c4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   122c8:	push	{r4, r5, r6, sl, fp, lr}
   122cc:	add	fp, sp, #16
   122d0:	sub	sp, sp, #112	; 0x70
   122d4:	add	r1, sp, #8
   122d8:	mov	r0, #0
   122dc:	bl	18874 <ftello64@plt+0x7398>
   122e0:	mvn	r4, #-2147483648	; 0x80000000
   122e4:	mvn	r5, #0
   122e8:	cmp	r0, #0
   122ec:	bne	12334 <ftello64@plt+0xe58>
   122f0:	add	r0, sp, #8
   122f4:	bl	1285c <ftello64@plt+0x1380>
   122f8:	cmp	r0, #0
   122fc:	beq	12334 <ftello64@plt+0xe58>
   12300:	ldr	r4, [sp, #56]	; 0x38
   12304:	ldr	r6, [sp, #60]	; 0x3c
   12308:	mov	r0, #1
   1230c:	str	r0, [sp]
   12310:	mov	r0, #0
   12314:	mov	r2, #0
   12318:	mov	r3, #0
   1231c:	bl	112e4 <lseek64@plt>
   12320:	subs	r5, r4, r0
   12324:	sbc	r4, r6, r1
   12328:	cmp	r1, #0
   1232c:	mvnlt	r5, #0
   12330:	mvnlt	r4, #-2147483648	; 0x80000000
   12334:	mov	r0, r5
   12338:	mov	r1, r4
   1233c:	sub	sp, fp, #16
   12340:	pop	{r4, r5, r6, sl, fp, pc}
   12344:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12348:	add	fp, sp, #24
   1234c:	sub	sp, sp, #8
   12350:	mov	r8, r2
   12354:	mov	r9, r1
   12358:	mov	r5, #0
   1235c:	add	r2, sp, #4
   12360:	mov	r1, #0
   12364:	bl	15a78 <ftello64@plt+0x459c>
   12368:	cmp	r0, #0
   1236c:	beq	12428 <ftello64@plt+0xf4c>
   12370:	mov	r6, r0
   12374:	mov	r0, #1
   12378:	ldr	r2, [sp, #4]
   1237c:	cmp	r2, #0
   12380:	beq	123dc <ftello64@plt+0xf00>
   12384:	add	r1, r6, r2
   12388:	ldrb	r1, [r1, #-1]
   1238c:	cmp	r1, r9
   12390:	bne	123a4 <ftello64@plt+0xec8>
   12394:	ldr	r1, [sp, #4]
   12398:	cmp	r1, #1
   1239c:	bge	123b8 <ftello64@plt+0xedc>
   123a0:	b	123dc <ftello64@plt+0xf00>
   123a4:	add	r1, r2, #1
   123a8:	str	r1, [sp, #4]
   123ac:	strb	r9, [r6, r2]
   123b0:	cmp	r1, #1
   123b4:	blt	123dc <ftello64@plt+0xf00>
   123b8:	add	r4, r6, r1
   123bc:	mov	r5, #0
   123c0:	mov	r0, r6
   123c4:	mov	r1, r9
   123c8:	bl	12878 <ftello64@plt+0x139c>
   123cc:	add	r5, r5, #1
   123d0:	cmp	r0, r4
   123d4:	bcc	123c4 <ftello64@plt+0xee8>
   123d8:	add	r0, r5, #1
   123dc:	mov	r1, #4
   123e0:	bl	1631c <ftello64@plt+0x4e40>
   123e4:	str	r0, [r8]
   123e8:	str	r6, [r0]
   123ec:	cmp	r5, #0
   123f0:	beq	1241c <ftello64@plt+0xf40>
   123f4:	mov	r7, r0
   123f8:	mov	r4, #1
   123fc:	mov	r0, r6
   12400:	mov	r1, r9
   12404:	bl	12878 <ftello64@plt+0x139c>
   12408:	mov	r6, r0
   1240c:	str	r0, [r7, r4, lsl #2]
   12410:	add	r4, r4, #1
   12414:	cmp	r4, r5
   12418:	bls	123fc <ftello64@plt+0xf20>
   1241c:	mov	r0, r5
   12420:	sub	sp, fp, #24
   12424:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12428:	bl	113bc <__errno_location@plt>
   1242c:	ldr	r4, [r0]
   12430:	movw	r1, #37075	; 0x90d3
   12434:	movt	r1, #1
   12438:	mov	r0, #0
   1243c:	mov	r2, #5
   12440:	bl	11284 <dcgettext@plt>
   12444:	mov	r2, r0
   12448:	mov	r0, #1
   1244c:	mov	r1, r4
   12450:	bl	1132c <error@plt>
   12454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12458:	add	fp, sp, #28
   1245c:	sub	sp, sp, #20
   12460:	str	r3, [sp, #4]
   12464:	mov	sl, r2
   12468:	mov	r5, r1
   1246c:	mov	r7, r0
   12470:	cmp	r2, #1024	; 0x400
   12474:	mov	r4, r2
   12478:	movcs	r4, #1024	; 0x400
   1247c:	mov	r0, r4
   12480:	mov	r1, #12
   12484:	bl	16544 <ftello64@plt+0x5068>
   12488:	mov	r6, r0
   1248c:	mov	r8, #0
   12490:	mov	r9, #0
   12494:	cmp	sl, #0
   12498:	beq	12580 <ftello64@plt+0x10a4>
   1249c:	add	r0, r8, r8, lsl #1
   124a0:	add	r0, r6, r0, lsl #2
   124a4:	mov	r1, r7
   124a8:	mov	r2, r5
   124ac:	bl	12d80 <ftello64@plt+0x18a4>
   124b0:	cmp	r0, #0
   124b4:	beq	12580 <ftello64@plt+0x10a4>
   124b8:	adds	r8, r8, #1
   124bc:	adc	r9, r9, #0
   124c0:	subs	r0, r8, r4
   124c4:	sbcs	r0, r9, #0
   124c8:	bcc	124f8 <ftello64@plt+0x101c>
   124cc:	add	r4, r4, #1024	; 0x400
   124d0:	mov	r0, r6
   124d4:	mov	r1, r4
   124d8:	mov	r2, #12
   124dc:	bl	16240 <ftello64@plt+0x4d64>
   124e0:	mov	r6, r0
   124e4:	add	r0, r8, r8, lsl #1
   124e8:	add	r0, r6, r0, lsl #2
   124ec:	mov	r1, #0
   124f0:	mov	r2, #12288	; 0x3000
   124f4:	bl	113e0 <memset@plt>
   124f8:	subs	r0, r8, sl
   124fc:	sbcs	r0, r9, #0
   12500:	bcc	1249c <ftello64@plt+0xfc0>
   12504:	str	r7, [sp]
   12508:	add	r0, sp, #8
   1250c:	bl	12d64 <ftello64@plt+0x1888>
   12510:	adds	r7, r8, #1
   12514:	adc	r4, r9, #0
   12518:	ldr	r0, [sp, #4]
   1251c:	mov	r2, r7
   12520:	mov	r3, r4
   12524:	bl	1288c <ftello64@plt+0x13b0>
   12528:	add	r2, r0, r0, lsl #1
   1252c:	subs	r0, r0, sl
   12530:	sbcs	r0, r1, #0
   12534:	add	r0, sp, #8
   12538:	addcc	r0, r6, r2, lsl #2
   1253c:	ldr	r1, [sp]
   12540:	mov	r2, r5
   12544:	bl	12d80 <ftello64@plt+0x18a4>
   12548:	cmp	r0, #0
   1254c:	beq	1256c <ftello64@plt+0x1090>
   12550:	orrs	r0, r8, r9
   12554:	mov	r8, r7
   12558:	mov	r9, r4
   1255c:	bne	12510 <ftello64@plt+0x1034>
   12560:	mov	r9, #0
   12564:	mov	r8, #1
   12568:	b	12574 <ftello64@plt+0x1098>
   1256c:	orrs	r0, r8, r9
   12570:	beq	125dc <ftello64@plt+0x1100>
   12574:	add	r0, sp, #8
   12578:	bl	12e58 <ftello64@plt+0x197c>
   1257c:	ldr	r7, [sp]
   12580:	mov	r0, r7
   12584:	bl	11314 <ferror_unlocked@plt>
   12588:	cmp	r0, #0
   1258c:	bne	125b0 <ftello64@plt+0x10d4>
   12590:	ldr	r0, [fp, #8]
   12594:	str	r6, [r0]
   12598:	subs	r0, sl, r8
   1259c:	rscs	r0, r9, #0
   125a0:	movcc	r8, sl
   125a4:	mov	r0, r8
   125a8:	sub	sp, fp, #28
   125ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125b0:	bl	113bc <__errno_location@plt>
   125b4:	ldr	r4, [r0]
   125b8:	movw	r1, #37075	; 0x90d3
   125bc:	movt	r1, #1
   125c0:	mov	r0, #0
   125c4:	mov	r2, #5
   125c8:	bl	11284 <dcgettext@plt>
   125cc:	mov	r2, r0
   125d0:	mov	r0, #1
   125d4:	mov	r1, r4
   125d8:	bl	1132c <error@plt>
   125dc:	movw	r1, #36533	; 0x8eb5
   125e0:	movt	r1, #1
   125e4:	mov	r0, #0
   125e8:	mov	r2, #5
   125ec:	bl	11284 <dcgettext@plt>
   125f0:	mov	r2, r0
   125f4:	mov	r0, #1
   125f8:	mov	r1, #75	; 0x4b
   125fc:	bl	1132c <error@plt>
   12600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12604:	add	fp, sp, #28
   12608:	sub	sp, sp, #4
   1260c:	cmp	r1, #0
   12610:	beq	12670 <ftello64@plt+0x1194>
   12614:	mov	r4, r2
   12618:	mov	r5, r1
   1261c:	mov	sl, r0
   12620:	rsb	r0, r2, #1
   12624:	add	r7, r0, r3
   12628:	ldr	r8, [fp, #8]
   1262c:	mov	r6, #0
   12630:	movw	r9, #36554	; 0x8eca
   12634:	movt	r9, #1
   12638:	mov	r0, sl
   1263c:	mov	r2, r7
   12640:	mov	r3, #0
   12644:	bl	1288c <ftello64@plt+0x13b0>
   12648:	add	r2, r0, r4
   1264c:	mov	r0, #1
   12650:	mov	r1, r9
   12654:	mov	r3, r8
   12658:	bl	113ec <__printf_chk@plt>
   1265c:	cmn	r0, #1
   12660:	ble	1267c <ftello64@plt+0x11a0>
   12664:	add	r6, r6, #1
   12668:	cmp	r6, r5
   1266c:	bcc	12638 <ftello64@plt+0x115c>
   12670:	mov	r0, #0
   12674:	sub	sp, fp, #28
   12678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1267c:	mvn	r0, #0
   12680:	sub	sp, fp, #28
   12684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12688:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1268c:	add	fp, sp, #28
   12690:	sub	sp, sp, #4
   12694:	cmp	r1, #0
   12698:	beq	126fc <ftello64@plt+0x1220>
   1269c:	mov	r8, r3
   126a0:	mov	r9, r2
   126a4:	mov	r6, r1
   126a8:	mov	r7, r0
   126ac:	mov	r5, #0
   126b0:	movw	sl, #41356	; 0xa18c
   126b4:	movt	sl, #2
   126b8:	mov	r0, r7
   126bc:	mov	r2, r8
   126c0:	mov	r3, #0
   126c4:	bl	1288c <ftello64@plt+0x13b0>
   126c8:	mov	r1, r9
   126cc:	ldr	r0, [r1, r0, lsl #2]!
   126d0:	ldr	r1, [r1, #4]
   126d4:	sub	r4, r1, r0
   126d8:	ldr	r3, [sl]
   126dc:	mov	r1, #1
   126e0:	mov	r2, r4
   126e4:	bl	11254 <fwrite_unlocked@plt>
   126e8:	cmp	r0, r4
   126ec:	bne	12708 <ftello64@plt+0x122c>
   126f0:	add	r5, r5, #1
   126f4:	cmp	r5, r6
   126f8:	bcc	126b8 <ftello64@plt+0x11dc>
   126fc:	mov	r0, #0
   12700:	sub	sp, fp, #28
   12704:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12708:	mvn	r0, #0
   1270c:	sub	sp, fp, #28
   12710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12714:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12718:	add	fp, sp, #24
   1271c:	cmp	r0, #0
   12720:	moveq	r0, #0
   12724:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   12728:	mov	r9, r2
   1272c:	mov	r5, r1
   12730:	mov	r6, r0
   12734:	mov	r7, #0
   12738:	movw	r8, #41356	; 0xa18c
   1273c:	movt	r8, #2
   12740:	ldr	r0, [r9, r7, lsl #2]
   12744:	add	r0, r0, r0, lsl #1
   12748:	add	r4, r5, r0, lsl #2
   1274c:	ldr	r2, [r4, #4]
   12750:	ldr	r0, [r4, #8]
   12754:	ldr	r3, [r8]
   12758:	mov	r1, #1
   1275c:	bl	11254 <fwrite_unlocked@plt>
   12760:	ldr	r1, [r4, #4]
   12764:	cmp	r0, r1
   12768:	mvnne	r0, #0
   1276c:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   12770:	add	r7, r7, #1
   12774:	cmp	r7, r6
   12778:	movcs	r0, #0
   1277c:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   12780:	b	12740 <ftello64@plt+0x1264>
   12784:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12788:	add	fp, sp, #24
   1278c:	cmp	r0, #0
   12790:	moveq	r0, #0
   12794:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   12798:	mov	r9, r3
   1279c:	mov	r5, r2
   127a0:	mov	r6, r1
   127a4:	mov	r7, r0
   127a8:	mov	r4, #0
   127ac:	movw	r8, #36554	; 0x8eca
   127b0:	movt	r8, #1
   127b4:	ldr	r0, [r5, r4, lsl #2]
   127b8:	add	r2, r0, r6
   127bc:	mov	r0, #1
   127c0:	mov	r1, r8
   127c4:	mov	r3, r9
   127c8:	bl	113ec <__printf_chk@plt>
   127cc:	cmn	r0, #1
   127d0:	mvnle	r0, #0
   127d4:	pople	{r4, r5, r6, r7, r8, r9, fp, pc}
   127d8:	add	r4, r4, #1
   127dc:	cmp	r4, r7
   127e0:	movcs	r0, #0
   127e4:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   127e8:	b	127b4 <ftello64@plt+0x12d8>
   127ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   127f0:	add	fp, sp, #24
   127f4:	cmp	r0, #0
   127f8:	moveq	r0, #0
   127fc:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   12800:	mov	r8, r2
   12804:	mov	r5, r1
   12808:	mov	r6, r0
   1280c:	mov	r4, #0
   12810:	movw	r9, #41356	; 0xa18c
   12814:	movt	r9, #2
   12818:	ldr	r0, [r8, r4, lsl #2]
   1281c:	mov	r1, r5
   12820:	ldr	r0, [r1, r0, lsl #2]!
   12824:	ldr	r1, [r1, #4]
   12828:	sub	r7, r1, r0
   1282c:	ldr	r3, [r9]
   12830:	mov	r1, #1
   12834:	mov	r2, r7
   12838:	bl	11254 <fwrite_unlocked@plt>
   1283c:	cmp	r0, r7
   12840:	mvnne	r0, #0
   12844:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   12848:	add	r4, r4, #1
   1284c:	cmp	r4, r6
   12850:	movcs	r0, #0
   12854:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   12858:	b	12818 <ftello64@plt+0x133c>
   1285c:	ldr	r0, [r0, #16]
   12860:	and	r0, r0, #53248	; 0xd000
   12864:	orr	r0, r0, #8192	; 0x2000
   12868:	cmp	r0, #40960	; 0xa000
   1286c:	moveq	r0, #1
   12870:	movne	r0, #0
   12874:	bx	lr
   12878:	push	{fp, lr}
   1287c:	mov	fp, sp
   12880:	bl	112b4 <rawmemchr@plt>
   12884:	add	r0, r0, #1
   12888:	pop	{fp, pc}
   1288c:	subs	r2, r2, #1
   12890:	sbc	r3, r3, #0
   12894:	b	14af8 <ftello64@plt+0x361c>
   12898:	movw	r1, #41368	; 0xa198
   1289c:	movt	r1, #2
   128a0:	str	r0, [r1]
   128a4:	bx	lr
   128a8:	movw	r1, #41372	; 0xa19c
   128ac:	movt	r1, #2
   128b0:	strb	r0, [r1]
   128b4:	bx	lr
   128b8:	push	{r4, r5, r6, sl, fp, lr}
   128bc:	add	fp, sp, #16
   128c0:	sub	sp, sp, #8
   128c4:	movw	r0, #41356	; 0xa18c
   128c8:	movt	r0, #2
   128cc:	ldr	r0, [r0]
   128d0:	bl	1709c <ftello64@plt+0x5bc0>
   128d4:	cmp	r0, #0
   128d8:	beq	12900 <ftello64@plt+0x1424>
   128dc:	movw	r0, #41372	; 0xa19c
   128e0:	movt	r0, #2
   128e4:	ldrb	r0, [r0]
   128e8:	cmp	r0, #0
   128ec:	beq	12920 <ftello64@plt+0x1444>
   128f0:	bl	113bc <__errno_location@plt>
   128f4:	ldr	r0, [r0]
   128f8:	cmp	r0, #32
   128fc:	bne	12920 <ftello64@plt+0x1444>
   12900:	movw	r0, #41344	; 0xa180
   12904:	movt	r0, #2
   12908:	ldr	r0, [r0]
   1290c:	bl	1709c <ftello64@plt+0x5bc0>
   12910:	cmp	r0, #0
   12914:	subeq	sp, fp, #16
   12918:	popeq	{r4, r5, r6, sl, fp, pc}
   1291c:	b	12990 <ftello64@plt+0x14b4>
   12920:	movw	r1, #36001	; 0x8ca1
   12924:	movt	r1, #1
   12928:	mov	r0, #0
   1292c:	mov	r2, #5
   12930:	bl	11284 <dcgettext@plt>
   12934:	mov	r4, r0
   12938:	movw	r0, #41368	; 0xa198
   1293c:	movt	r0, #2
   12940:	ldr	r6, [r0]
   12944:	bl	113bc <__errno_location@plt>
   12948:	ldr	r5, [r0]
   1294c:	cmp	r6, #0
   12950:	bne	1296c <ftello64@plt+0x1490>
   12954:	movw	r2, #35802	; 0x8bda
   12958:	movt	r2, #1
   1295c:	mov	r0, #0
   12960:	mov	r1, r5
   12964:	mov	r3, r4
   12968:	b	1298c <ftello64@plt+0x14b0>
   1296c:	mov	r0, r6
   12970:	bl	14548 <ftello64@plt+0x306c>
   12974:	mov	r3, r0
   12978:	str	r4, [sp]
   1297c:	movw	r2, #35798	; 0x8bd6
   12980:	movt	r2, #1
   12984:	mov	r0, #0
   12988:	mov	r1, r5
   1298c:	bl	1132c <error@plt>
   12990:	movw	r0, #41260	; 0xa12c
   12994:	movt	r0, #2
   12998:	ldr	r0, [r0]
   1299c:	bl	11230 <_exit@plt>
   129a0:	b	11200 <posix_fadvise64@plt>
   129a4:	cmp	r0, #0
   129a8:	bxeq	lr
   129ac:	push	{r4, sl, fp, lr}
   129b0:	add	fp, sp, #8
   129b4:	sub	sp, sp, #16
   129b8:	mov	r4, r1
   129bc:	bl	113f8 <fileno@plt>
   129c0:	mov	r1, #0
   129c4:	str	r1, [sp]
   129c8:	stmib	sp, {r1, r4}
   129cc:	mov	r2, #0
   129d0:	mov	r3, #0
   129d4:	bl	129a0 <ftello64@plt+0x14c4>
   129d8:	sub	sp, fp, #8
   129dc:	pop	{r4, sl, fp, pc}
   129e0:	push	{r4, r5, fp, lr}
   129e4:	add	fp, sp, #8
   129e8:	sub	sp, sp, #8
   129ec:	mov	r4, r0
   129f0:	bl	113f8 <fileno@plt>
   129f4:	cmn	r0, #1
   129f8:	ble	12a70 <ftello64@plt+0x1594>
   129fc:	mov	r0, r4
   12a00:	bl	1135c <__freading@plt>
   12a04:	cmp	r0, #0
   12a08:	beq	12a34 <ftello64@plt+0x1558>
   12a0c:	mov	r0, r4
   12a10:	bl	113f8 <fileno@plt>
   12a14:	mov	r1, #1
   12a18:	str	r1, [sp]
   12a1c:	mov	r2, #0
   12a20:	mov	r3, #0
   12a24:	bl	112e4 <lseek64@plt>
   12a28:	and	r0, r0, r1
   12a2c:	cmn	r0, #1
   12a30:	beq	12a70 <ftello64@plt+0x1594>
   12a34:	mov	r0, r4
   12a38:	bl	12a80 <ftello64@plt+0x15a4>
   12a3c:	cmp	r0, #0
   12a40:	beq	12a70 <ftello64@plt+0x1594>
   12a44:	bl	113bc <__errno_location@plt>
   12a48:	ldr	r5, [r0]
   12a4c:	mov	r0, r4
   12a50:	bl	1141c <fclose@plt>
   12a54:	cmp	r5, #0
   12a58:	beq	12a68 <ftello64@plt+0x158c>
   12a5c:	bl	113bc <__errno_location@plt>
   12a60:	str	r5, [r0]
   12a64:	mvn	r0, #0
   12a68:	sub	sp, fp, #8
   12a6c:	pop	{r4, r5, fp, pc}
   12a70:	mov	r0, r4
   12a74:	sub	sp, fp, #8
   12a78:	pop	{r4, r5, fp, lr}
   12a7c:	b	1141c <fclose@plt>
   12a80:	push	{r4, sl, fp, lr}
   12a84:	add	fp, sp, #8
   12a88:	mov	r4, r0
   12a8c:	cmp	r0, #0
   12a90:	beq	12aa8 <ftello64@plt+0x15cc>
   12a94:	mov	r0, r4
   12a98:	bl	1135c <__freading@plt>
   12a9c:	cmp	r0, #0
   12aa0:	movne	r0, r4
   12aa4:	blne	12ab4 <ftello64@plt+0x15d8>
   12aa8:	mov	r0, r4
   12aac:	pop	{r4, sl, fp, lr}
   12ab0:	b	1120c <fflush@plt>
   12ab4:	ldrb	r1, [r0, #1]
   12ab8:	tst	r1, #1
   12abc:	bxeq	lr
   12ac0:	push	{fp, lr}
   12ac4:	mov	fp, sp
   12ac8:	sub	sp, sp, #8
   12acc:	mov	r1, #1
   12ad0:	str	r1, [sp]
   12ad4:	mov	r2, #0
   12ad8:	mov	r3, #0
   12adc:	bl	12cc0 <ftello64@plt+0x17e4>
   12ae0:	mov	sp, fp
   12ae4:	pop	{fp, pc}
   12ae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12aec:	add	fp, sp, #28
   12af0:	sub	sp, sp, #4
   12af4:	mov	r4, r2
   12af8:	mov	r8, r1
   12afc:	mov	r5, r0
   12b00:	mov	r0, r2
   12b04:	bl	113f8 <fileno@plt>
   12b08:	mov	r6, #0
   12b0c:	cmp	r0, #0
   12b10:	beq	12b50 <ftello64@plt+0x1674>
   12b14:	cmp	r0, #1
   12b18:	beq	12b5c <ftello64@plt+0x1680>
   12b1c:	cmp	r0, #2
   12b20:	beq	12b38 <ftello64@plt+0x165c>
   12b24:	mov	r0, #2
   12b28:	mov	r1, #2
   12b2c:	bl	11290 <dup2@plt>
   12b30:	subs	r6, r0, #2
   12b34:	movwne	r6, #1
   12b38:	mov	r0, #1
   12b3c:	mov	r1, #1
   12b40:	bl	11290 <dup2@plt>
   12b44:	subs	r7, r0, #1
   12b48:	movwne	r7, #1
   12b4c:	b	12b60 <ftello64@plt+0x1684>
   12b50:	mov	r7, #0
   12b54:	mov	r9, #0
   12b58:	b	12c10 <ftello64@plt+0x1734>
   12b5c:	mov	r7, #0
   12b60:	mov	sl, #0
   12b64:	mov	r0, #0
   12b68:	mov	r1, #0
   12b6c:	bl	11290 <dup2@plt>
   12b70:	cmp	r0, #0
   12b74:	mov	r9, #0
   12b78:	beq	12b90 <ftello64@plt+0x16b4>
   12b7c:	mov	r0, #0
   12b80:	bl	12c74 <ftello64@plt+0x1798>
   12b84:	mov	r9, #1
   12b88:	cmp	r0, #0
   12b8c:	beq	12bec <ftello64@plt+0x1710>
   12b90:	cmp	r7, #0
   12b94:	beq	12bac <ftello64@plt+0x16d0>
   12b98:	mov	sl, #1
   12b9c:	mov	r0, #1
   12ba0:	bl	12c74 <ftello64@plt+0x1798>
   12ba4:	cmp	r0, #0
   12ba8:	beq	12bec <ftello64@plt+0x1710>
   12bac:	cmp	r6, #0
   12bb0:	beq	12c08 <ftello64@plt+0x172c>
   12bb4:	mov	r0, #2
   12bb8:	bl	12c74 <ftello64@plt+0x1798>
   12bbc:	mov	r6, #1
   12bc0:	cmp	r0, #0
   12bc4:	bne	12c0c <ftello64@plt+0x1730>
   12bc8:	bl	113bc <__errno_location@plt>
   12bcc:	mov	r4, r0
   12bd0:	ldr	r8, [r0]
   12bd4:	mov	r0, #2
   12bd8:	bl	114c4 <close@plt>
   12bdc:	mov	r5, #0
   12be0:	cmp	sl, #0
   12be4:	bne	12c48 <ftello64@plt+0x176c>
   12be8:	b	12c50 <ftello64@plt+0x1774>
   12bec:	bl	113bc <__errno_location@plt>
   12bf0:	mov	r4, r0
   12bf4:	ldr	r8, [r0]
   12bf8:	mov	r5, #0
   12bfc:	cmp	r6, #0
   12c00:	bne	12c38 <ftello64@plt+0x175c>
   12c04:	b	12c40 <ftello64@plt+0x1764>
   12c08:	mov	r6, #0
   12c0c:	mov	r7, sl
   12c10:	mov	r0, r5
   12c14:	mov	r1, r8
   12c18:	mov	r2, r4
   12c1c:	bl	11374 <freopen64@plt>
   12c20:	mov	r5, r0
   12c24:	bl	113bc <__errno_location@plt>
   12c28:	mov	r4, r0
   12c2c:	ldr	r8, [r0]
   12c30:	cmp	r6, #0
   12c34:	beq	12c40 <ftello64@plt+0x1764>
   12c38:	mov	r0, #2
   12c3c:	bl	114c4 <close@plt>
   12c40:	cmp	r7, #0
   12c44:	beq	12c50 <ftello64@plt+0x1774>
   12c48:	mov	r0, #1
   12c4c:	bl	114c4 <close@plt>
   12c50:	cmp	r9, #0
   12c54:	beq	12c60 <ftello64@plt+0x1784>
   12c58:	mov	r0, #0
   12c5c:	bl	114c4 <close@plt>
   12c60:	cmp	r5, #0
   12c64:	streq	r8, [r4]
   12c68:	mov	r0, r5
   12c6c:	sub	sp, fp, #28
   12c70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c74:	push	{r4, sl, fp, lr}
   12c78:	add	fp, sp, #8
   12c7c:	mov	r4, r0
   12c80:	movw	r0, #36791	; 0x8fb7
   12c84:	movt	r0, #1
   12c88:	mov	r1, #0
   12c8c:	bl	11338 <open64@plt>
   12c90:	mov	r1, #1
   12c94:	cmp	r0, r4
   12c98:	beq	12cb8 <ftello64@plt+0x17dc>
   12c9c:	cmp	r0, #0
   12ca0:	blt	12cb4 <ftello64@plt+0x17d8>
   12ca4:	bl	114c4 <close@plt>
   12ca8:	bl	113bc <__errno_location@plt>
   12cac:	mov	r1, #9
   12cb0:	str	r1, [r0]
   12cb4:	mov	r1, #0
   12cb8:	mov	r0, r1
   12cbc:	pop	{r4, sl, fp, pc}
   12cc0:	push	{r4, r5, r6, r7, fp, lr}
   12cc4:	add	fp, sp, #16
   12cc8:	sub	sp, sp, #8
   12ccc:	mov	r5, r3
   12cd0:	mov	r6, r2
   12cd4:	mov	r4, r0
   12cd8:	ldr	r0, [r0, #4]
   12cdc:	ldr	r1, [r4, #8]
   12ce0:	cmp	r1, r0
   12ce4:	bne	12d00 <ftello64@plt+0x1824>
   12ce8:	ldrd	r0, [r4, #16]
   12cec:	cmp	r1, r0
   12cf0:	bne	12d00 <ftello64@plt+0x1824>
   12cf4:	ldr	r0, [r4, #36]	; 0x24
   12cf8:	cmp	r0, #0
   12cfc:	beq	12d18 <ftello64@plt+0x183c>
   12d00:	mov	r0, r4
   12d04:	mov	r2, r6
   12d08:	mov	r3, r5
   12d0c:	sub	sp, fp, #16
   12d10:	pop	{r4, r5, r6, r7, fp, lr}
   12d14:	b	11428 <fseeko64@plt>
   12d18:	ldr	r7, [fp, #8]
   12d1c:	mov	r0, r4
   12d20:	bl	113f8 <fileno@plt>
   12d24:	str	r7, [sp]
   12d28:	mov	r2, r6
   12d2c:	mov	r3, r5
   12d30:	bl	112e4 <lseek64@plt>
   12d34:	and	r2, r0, r1
   12d38:	cmn	r2, #1
   12d3c:	mvneq	r0, #0
   12d40:	subeq	sp, fp, #16
   12d44:	popeq	{r4, r5, r6, r7, fp, pc}
   12d48:	strd	r0, [r4, #80]	; 0x50
   12d4c:	ldr	r0, [r4]
   12d50:	bic	r0, r0, #16
   12d54:	str	r0, [r4]
   12d58:	mov	r0, #0
   12d5c:	sub	sp, fp, #16
   12d60:	pop	{r4, r5, r6, r7, fp, pc}
   12d64:	mov	r1, #0
   12d68:	str	r1, [r0]
   12d6c:	str	r1, [r0, #4]
   12d70:	str	r1, [r0, #8]
   12d74:	bx	lr
   12d78:	mov	r2, #10
   12d7c:	b	12d80 <ftello64@plt+0x18a4>
   12d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d84:	add	fp, sp, #28
   12d88:	sub	sp, sp, #4
   12d8c:	mov	sl, r2
   12d90:	mov	r8, r1
   12d94:	mov	r4, r0
   12d98:	ldr	r5, [r0]
   12d9c:	ldr	r6, [r0, #8]
   12da0:	mov	r0, r1
   12da4:	bl	114b8 <feof_unlocked@plt>
   12da8:	cmp	r0, #0
   12dac:	beq	12db8 <ftello64@plt+0x18dc>
   12db0:	mov	r4, #0
   12db4:	b	12e4c <ftello64@plt+0x1970>
   12db8:	add	r9, r6, r5
   12dbc:	mov	r7, r6
   12dc0:	mov	r0, r8
   12dc4:	bl	11278 <getc_unlocked@plt>
   12dc8:	mov	r5, r0
   12dcc:	cmn	r0, #1
   12dd0:	bne	12dfc <ftello64@plt+0x1920>
   12dd4:	cmp	r7, r6
   12dd8:	beq	12db0 <ftello64@plt+0x18d4>
   12ddc:	mov	r0, r8
   12de0:	bl	11314 <ferror_unlocked@plt>
   12de4:	cmp	r0, #0
   12de8:	bne	12db0 <ftello64@plt+0x18d4>
   12dec:	ldrb	r0, [r7, #-1]
   12df0:	cmp	r0, sl
   12df4:	mov	r5, sl
   12df8:	beq	12e44 <ftello64@plt+0x1968>
   12dfc:	cmp	r7, r9
   12e00:	bne	12e38 <ftello64@plt+0x195c>
   12e04:	ldr	r7, [r4]
   12e08:	mov	r0, #1
   12e0c:	str	r0, [sp]
   12e10:	mov	r0, r6
   12e14:	mov	r1, r4
   12e18:	mov	r2, #1
   12e1c:	mvn	r3, #0
   12e20:	bl	163a4 <ftello64@plt+0x4ec8>
   12e24:	mov	r6, r0
   12e28:	str	r0, [r4, #8]
   12e2c:	add	r7, r0, r7
   12e30:	ldr	r0, [r4]
   12e34:	add	r9, r6, r0
   12e38:	strb	r5, [r7], #1
   12e3c:	cmp	r5, sl
   12e40:	bne	12dc0 <ftello64@plt+0x18e4>
   12e44:	sub	r0, r7, r6
   12e48:	str	r0, [r4, #4]
   12e4c:	mov	r0, r4
   12e50:	sub	sp, fp, #28
   12e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e58:	ldr	r0, [r0, #8]
   12e5c:	b	171fc <ftello64@plt+0x5d20>
   12e60:	push	{r4, r5, fp, lr}
   12e64:	add	fp, sp, #8
   12e68:	cmp	r0, #0
   12e6c:	beq	12f00 <ftello64@plt+0x1a24>
   12e70:	mov	r4, r0
   12e74:	mov	r1, #47	; 0x2f
   12e78:	bl	11458 <strrchr@plt>
   12e7c:	cmp	r0, #0
   12e80:	mov	r5, r4
   12e84:	addne	r5, r0, #1
   12e88:	sub	r0, r5, r4
   12e8c:	cmp	r0, #7
   12e90:	blt	12ee4 <ftello64@plt+0x1a08>
   12e94:	sub	r0, r5, #7
   12e98:	movw	r1, #36857	; 0x8ff9
   12e9c:	movt	r1, #1
   12ea0:	mov	r2, #7
   12ea4:	bl	114a0 <strncmp@plt>
   12ea8:	cmp	r0, #0
   12eac:	bne	12ee4 <ftello64@plt+0x1a08>
   12eb0:	movw	r1, #36865	; 0x9001
   12eb4:	movt	r1, #1
   12eb8:	mov	r0, r5
   12ebc:	mov	r2, #3
   12ec0:	bl	114a0 <strncmp@plt>
   12ec4:	cmp	r0, #0
   12ec8:	beq	12ed4 <ftello64@plt+0x19f8>
   12ecc:	mov	r4, r5
   12ed0:	b	12ee4 <ftello64@plt+0x1a08>
   12ed4:	add	r4, r5, #3
   12ed8:	movw	r0, #41328	; 0xa170
   12edc:	movt	r0, #2
   12ee0:	str	r4, [r0]
   12ee4:	movw	r0, #41332	; 0xa174
   12ee8:	movt	r0, #2
   12eec:	str	r4, [r0]
   12ef0:	movw	r0, #41376	; 0xa1a0
   12ef4:	movt	r0, #2
   12ef8:	str	r4, [r0]
   12efc:	pop	{r4, r5, fp, pc}
   12f00:	movw	r0, #41344	; 0xa180
   12f04:	movt	r0, #2
   12f08:	ldr	r3, [r0]
   12f0c:	movw	r0, #36801	; 0x8fc1
   12f10:	movt	r0, #1
   12f14:	mov	r1, #55	; 0x37
   12f18:	mov	r2, #1
   12f1c:	bl	112d8 <fwrite@plt>
   12f20:	bl	114ac <abort@plt>
   12f24:	push	{r4, r5, r6, sl, fp, lr}
   12f28:	add	fp, sp, #16
   12f2c:	mov	r4, r0
   12f30:	movw	r0, #41384	; 0xa1a8
   12f34:	movt	r0, #2
   12f38:	cmp	r4, #0
   12f3c:	moveq	r4, r0
   12f40:	bl	113bc <__errno_location@plt>
   12f44:	mov	r5, r0
   12f48:	ldr	r6, [r0]
   12f4c:	mov	r0, r4
   12f50:	mov	r1, #48	; 0x30
   12f54:	bl	16574 <ftello64@plt+0x5098>
   12f58:	str	r6, [r5]
   12f5c:	pop	{r4, r5, r6, sl, fp, pc}
   12f60:	movw	r1, #41384	; 0xa1a8
   12f64:	movt	r1, #2
   12f68:	cmp	r0, #0
   12f6c:	movne	r1, r0
   12f70:	ldr	r0, [r1]
   12f74:	bx	lr
   12f78:	movw	r2, #41384	; 0xa1a8
   12f7c:	movt	r2, #2
   12f80:	cmp	r0, #0
   12f84:	movne	r2, r0
   12f88:	str	r1, [r2]
   12f8c:	bx	lr
   12f90:	movw	r3, #41384	; 0xa1a8
   12f94:	movt	r3, #2
   12f98:	cmp	r0, #0
   12f9c:	movne	r3, r0
   12fa0:	ubfx	r0, r1, #5, #3
   12fa4:	add	r0, r3, r0, lsl #2
   12fa8:	ldr	r3, [r0, #8]
   12fac:	and	r1, r1, #31
   12fb0:	eor	r2, r2, r3, lsr r1
   12fb4:	and	r2, r2, #1
   12fb8:	eor	r2, r3, r2, lsl r1
   12fbc:	str	r2, [r0, #8]
   12fc0:	mov	r0, #1
   12fc4:	and	r0, r0, r3, lsr r1
   12fc8:	bx	lr
   12fcc:	movw	r2, #41384	; 0xa1a8
   12fd0:	movt	r2, #2
   12fd4:	cmp	r0, #0
   12fd8:	movne	r2, r0
   12fdc:	ldr	r0, [r2, #4]
   12fe0:	str	r1, [r2, #4]
   12fe4:	bx	lr
   12fe8:	movw	r3, #41384	; 0xa1a8
   12fec:	movt	r3, #2
   12ff0:	cmp	r0, #0
   12ff4:	movne	r3, r0
   12ff8:	mov	r0, #10
   12ffc:	str	r0, [r3]
   13000:	cmp	r1, #0
   13004:	cmpne	r2, #0
   13008:	bne	13018 <ftello64@plt+0x1b3c>
   1300c:	push	{fp, lr}
   13010:	mov	fp, sp
   13014:	bl	114ac <abort@plt>
   13018:	str	r1, [r3, #40]	; 0x28
   1301c:	str	r2, [r3, #44]	; 0x2c
   13020:	bx	lr
   13024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13028:	add	fp, sp, #28
   1302c:	sub	sp, sp, #20
   13030:	mov	r8, r3
   13034:	mov	r9, r2
   13038:	mov	sl, r1
   1303c:	mov	r7, r0
   13040:	ldr	r0, [fp, #8]
   13044:	movw	r5, #41384	; 0xa1a8
   13048:	movt	r5, #2
   1304c:	cmp	r0, #0
   13050:	movne	r5, r0
   13054:	bl	113bc <__errno_location@plt>
   13058:	mov	r4, r0
   1305c:	ldm	r5, {r0, r1}
   13060:	ldr	r2, [r5, #40]	; 0x28
   13064:	ldr	r3, [r5, #44]	; 0x2c
   13068:	ldr	r6, [r4]
   1306c:	add	r5, r5, #8
   13070:	stm	sp, {r0, r1, r5}
   13074:	str	r2, [sp, #12]
   13078:	str	r3, [sp, #16]
   1307c:	mov	r0, r7
   13080:	mov	r1, sl
   13084:	mov	r2, r9
   13088:	mov	r3, r8
   1308c:	bl	1309c <ftello64@plt+0x1bc0>
   13090:	str	r6, [r4]
   13094:	sub	sp, fp, #28
   13098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1309c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   130a0:	add	fp, sp, #28
   130a4:	sub	sp, sp, #156	; 0x9c
   130a8:	mov	r9, r3
   130ac:	str	r2, [fp, #-84]	; 0xffffffac
   130b0:	mov	r6, r1
   130b4:	mov	r7, r0
   130b8:	ldr	r0, [fp, #12]
   130bc:	and	r1, r0, #4
   130c0:	str	r1, [sp, #32]
   130c4:	and	r1, r0, #1
   130c8:	str	r1, [sp, #36]	; 0x24
   130cc:	ubfx	sl, r0, #1, #1
   130d0:	bl	112f0 <__ctype_get_mb_cur_max@plt>
   130d4:	str	r0, [sp, #40]	; 0x28
   130d8:	ldr	r0, [fp, #24]
   130dc:	str	r0, [sp, #76]	; 0x4c
   130e0:	ldr	r0, [fp, #20]
   130e4:	str	r0, [sp, #68]	; 0x44
   130e8:	ldr	r0, [fp, #8]
   130ec:	str	r0, [fp, #-60]	; 0xffffffc4
   130f0:	mov	r0, #0
   130f4:	str	r0, [sp, #72]	; 0x48
   130f8:	mov	r0, #0
   130fc:	str	r0, [sp, #92]	; 0x5c
   13100:	mov	r0, #0
   13104:	str	r0, [fp, #-72]	; 0xffffffb8
   13108:	mov	r0, #0
   1310c:	mov	r1, #0
   13110:	str	r1, [fp, #-56]	; 0xffffffc8
   13114:	mov	r1, #0
   13118:	str	r1, [sp, #56]	; 0x38
   1311c:	mov	r5, #1
   13120:	str	r7, [sp, #80]	; 0x50
   13124:	mov	r4, r6
   13128:	ldr	r6, [fp, #-60]	; 0xffffffc4
   1312c:	cmp	r6, #10
   13130:	bhi	14098 <ftello64@plt+0x2bbc>
   13134:	add	r1, pc, #20
   13138:	mov	r8, #0
   1313c:	mov	r2, #1
   13140:	mov	r3, #0
   13144:	ldr	ip, [fp, #-84]	; 0xffffffac
   13148:	mov	lr, r9
   1314c:	ldr	pc, [r1, r6, lsl #2]
   13150:	andeq	r3, r1, r8, lsr #4
   13154:	andeq	r3, r1, r8, asr r2
   13158:	andeq	r3, r1, r8, lsl r2
   1315c:	andeq	r3, r1, r0, lsl r2
   13160:	andeq	r3, r1, ip, asr #4
   13164:	andeq	r3, r1, ip, lsr #5
   13168:	andeq	r3, r1, r8, lsr r2
   1316c:	andeq	r3, r1, r8, lsl #6
   13170:	andeq	r3, r1, ip, ror r1
   13174:	andeq	r3, r1, ip, ror r1
   13178:	andeq	r3, r1, r4, lsr #3
   1317c:	movw	r0, #36947	; 0x9053
   13180:	movt	r0, #1
   13184:	mov	r1, r6
   13188:	bl	146a4 <ftello64@plt+0x31c8>
   1318c:	str	r0, [sp, #68]	; 0x44
   13190:	movw	r0, #36949	; 0x9055
   13194:	movt	r0, #1
   13198:	mov	r1, r6
   1319c:	bl	146a4 <ftello64@plt+0x31c8>
   131a0:	str	r0, [sp, #76]	; 0x4c
   131a4:	mov	r8, #0
   131a8:	tst	sl, #1
   131ac:	bne	131e4 <ftello64@plt+0x1d08>
   131b0:	ldr	r0, [sp, #68]	; 0x44
   131b4:	ldrb	r0, [r0]
   131b8:	cmp	r0, #0
   131bc:	beq	131e4 <ftello64@plt+0x1d08>
   131c0:	ldr	r1, [sp, #68]	; 0x44
   131c4:	add	r1, r1, #1
   131c8:	mov	r8, #0
   131cc:	cmp	r8, r4
   131d0:	strbcc	r0, [r7, r8]
   131d4:	ldrb	r0, [r1, r8]
   131d8:	add	r8, r8, #1
   131dc:	cmp	r0, #0
   131e0:	bne	131cc <ftello64@plt+0x1cf0>
   131e4:	ldr	r6, [sp, #76]	; 0x4c
   131e8:	mov	r0, r6
   131ec:	bl	113a4 <strlen@plt>
   131f0:	str	r0, [fp, #-72]	; 0xffffffb8
   131f4:	str	r6, [sp, #92]	; 0x5c
   131f8:	mov	r2, #1
   131fc:	mov	r3, sl
   13200:	ldr	ip, [fp, #-84]	; 0xffffffac
   13204:	mov	lr, r9
   13208:	ldr	r6, [fp, #-60]	; 0xffffffc4
   1320c:	b	13308 <ftello64@plt+0x1e2c>
   13210:	mov	r0, #1
   13214:	b	13258 <ftello64@plt+0x1d7c>
   13218:	tst	sl, #1
   1321c:	bne	13258 <ftello64@plt+0x1d7c>
   13220:	mov	r2, r0
   13224:	b	13280 <ftello64@plt+0x1da4>
   13228:	mov	r6, #0
   1322c:	mov	r8, #0
   13230:	mov	r2, r0
   13234:	b	13304 <ftello64@plt+0x1e28>
   13238:	mov	r0, #1
   1323c:	str	r0, [fp, #-72]	; 0xffffffb8
   13240:	mov	r8, #0
   13244:	mov	r6, #5
   13248:	b	132c4 <ftello64@plt+0x1de8>
   1324c:	mov	r2, #1
   13250:	tst	sl, #1
   13254:	beq	13280 <ftello64@plt+0x1da4>
   13258:	mov	r1, #1
   1325c:	str	r1, [fp, #-72]	; 0xffffffb8
   13260:	mov	r8, #0
   13264:	mov	r6, #2
   13268:	movw	r1, #36949	; 0x9055
   1326c:	movt	r1, #1
   13270:	str	r1, [sp, #92]	; 0x5c
   13274:	mov	r2, r0
   13278:	mov	r3, #1
   1327c:	b	13308 <ftello64@plt+0x1e2c>
   13280:	mov	r8, #1
   13284:	mov	r6, #2
   13288:	cmp	r4, #0
   1328c:	movne	r0, #39	; 0x27
   13290:	strbne	r0, [r7]
   13294:	movw	r0, #36949	; 0x9055
   13298:	movt	r0, #1
   1329c:	str	r0, [sp, #92]	; 0x5c
   132a0:	mov	r0, #1
   132a4:	str	r0, [fp, #-72]	; 0xffffffb8
   132a8:	b	13304 <ftello64@plt+0x1e28>
   132ac:	mov	r6, #5
   132b0:	tst	sl, #1
   132b4:	beq	132dc <ftello64@plt+0x1e00>
   132b8:	mov	r0, #1
   132bc:	str	r0, [fp, #-72]	; 0xffffffb8
   132c0:	mov	r8, #0
   132c4:	movw	r0, #36945	; 0x9051
   132c8:	movt	r0, #1
   132cc:	str	r0, [sp, #92]	; 0x5c
   132d0:	mov	r2, #1
   132d4:	mov	r3, #1
   132d8:	b	13308 <ftello64@plt+0x1e2c>
   132dc:	cmp	r4, #0
   132e0:	movne	r0, #34	; 0x22
   132e4:	strbne	r0, [r7]
   132e8:	mov	r8, #1
   132ec:	movw	r0, #36945	; 0x9051
   132f0:	movt	r0, #1
   132f4:	str	r0, [sp, #92]	; 0x5c
   132f8:	mov	r0, #1
   132fc:	str	r0, [fp, #-72]	; 0xffffffb8
   13300:	mov	r2, #1
   13304:	mov	r3, #0
   13308:	ldr	r0, [fp, #16]
   1330c:	cmp	r0, #0
   13310:	movwne	r0, #1
   13314:	and	r0, r0, r3
   13318:	str	r0, [fp, #-88]	; 0xffffffa8
   1331c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13320:	cmp	r0, #0
   13324:	movwne	r0, #1
   13328:	and	r1, r0, r3
   1332c:	and	r1, r2, r1
   13330:	str	r1, [sp, #48]	; 0x30
   13334:	str	r6, [fp, #-60]	; 0xffffffc4
   13338:	subs	r6, r6, #2
   1333c:	clz	r1, r6
   13340:	lsr	r1, r1, #5
   13344:	and	r1, r1, r3
   13348:	str	r1, [sp, #60]	; 0x3c
   1334c:	str	r6, [fp, #-80]	; 0xffffffb0
   13350:	mov	r1, r6
   13354:	movwne	r1, #1
   13358:	str	r3, [fp, #-76]	; 0xffffffb4
   1335c:	eor	r3, r3, #1
   13360:	str	r3, [sp, #88]	; 0x58
   13364:	orr	r3, r1, r3
   13368:	str	r3, [sp, #64]	; 0x40
   1336c:	and	r1, r1, r2
   13370:	str	r1, [fp, #-68]	; 0xffffffbc
   13374:	and	r0, r0, r1
   13378:	str	r0, [fp, #-64]	; 0xffffffc0
   1337c:	str	r2, [sp, #84]	; 0x54
   13380:	eor	r0, r2, #1
   13384:	str	r0, [sp, #52]	; 0x34
   13388:	mov	r6, #0
   1338c:	cmn	lr, #1
   13390:	beq	133a0 <ftello64@plt+0x1ec4>
   13394:	cmp	r6, lr
   13398:	bne	133ac <ftello64@plt+0x1ed0>
   1339c:	b	13f18 <ftello64@plt+0x2a3c>
   133a0:	ldrb	r0, [ip, r6]
   133a4:	cmp	r0, #0
   133a8:	beq	13f18 <ftello64@plt+0x2a3c>
   133ac:	str	r5, [fp, #-48]	; 0xffffffd0
   133b0:	mov	sl, #0
   133b4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   133b8:	cmp	r0, #0
   133bc:	beq	133f0 <ftello64@plt+0x1f14>
   133c0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   133c4:	add	r5, r6, r0
   133c8:	cmp	r0, #2
   133cc:	bcc	133e8 <ftello64@plt+0x1f0c>
   133d0:	cmn	lr, #1
   133d4:	bne	133e8 <ftello64@plt+0x1f0c>
   133d8:	mov	r0, ip
   133dc:	bl	113a4 <strlen@plt>
   133e0:	ldr	ip, [fp, #-84]	; 0xffffffac
   133e4:	mov	lr, r0
   133e8:	cmp	r5, lr
   133ec:	bls	133fc <ftello64@plt+0x1f20>
   133f0:	mov	r0, #0
   133f4:	str	r0, [fp, #-52]	; 0xffffffcc
   133f8:	b	13448 <ftello64@plt+0x1f6c>
   133fc:	mov	r5, r4
   13400:	mov	r4, lr
   13404:	add	r0, ip, r6
   13408:	ldr	r1, [sp, #92]	; 0x5c
   1340c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13410:	bl	11260 <memcmp@plt>
   13414:	cmp	r0, #0
   13418:	mov	r1, r0
   1341c:	movwne	r1, #1
   13420:	ldr	r2, [sp, #88]	; 0x58
   13424:	orr	r1, r1, r2
   13428:	tst	r1, #1
   1342c:	beq	13fdc <ftello64@plt+0x2b00>
   13430:	clz	r0, r0
   13434:	lsr	r0, r0, #5
   13438:	str	r0, [fp, #-52]	; 0xffffffcc
   1343c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13440:	mov	lr, r4
   13444:	mov	r4, r5
   13448:	ldrb	r5, [ip, r6]
   1344c:	cmp	r5, #126	; 0x7e
   13450:	bhi	1380c <ftello64@plt+0x2330>
   13454:	mov	r9, #1
   13458:	mov	r2, #110	; 0x6e
   1345c:	mov	r0, #97	; 0x61
   13460:	add	r3, pc, #4
   13464:	mov	r1, #0
   13468:	ldr	pc, [r3, r5, lsl #2]
   1346c:	andeq	r3, r1, r4, lsl #14
   13470:	andeq	r3, r1, ip, lsl #16
   13474:	andeq	r3, r1, ip, lsl #16
   13478:	andeq	r3, r1, ip, lsl #16
   1347c:	andeq	r3, r1, ip, lsl #16
   13480:	andeq	r3, r1, ip, lsl #16
   13484:	andeq	r3, r1, ip, lsl #16
   13488:	ldrdeq	r3, [r1], -r0
   1348c:	andeq	r3, r1, r4, ror #13
   13490:	ldrdeq	r3, [r1], -ip
   13494:	strdeq	r3, [r1], -r0
   13498:	andeq	r3, r1, r4, ror r7
   1349c:	ldrdeq	r3, [r1], -r4
   134a0:	andeq	r3, r1, ip, ror #13
   134a4:	andeq	r3, r1, ip, lsl #16
   134a8:	andeq	r3, r1, ip, lsl #16
   134ac:	andeq	r3, r1, ip, lsl #16
   134b0:	andeq	r3, r1, ip, lsl #16
   134b4:	andeq	r3, r1, ip, lsl #16
   134b8:	andeq	r3, r1, ip, lsl #16
   134bc:	andeq	r3, r1, ip, lsl #16
   134c0:	andeq	r3, r1, ip, lsl #16
   134c4:	andeq	r3, r1, ip, lsl #16
   134c8:	andeq	r3, r1, ip, lsl #16
   134cc:	andeq	r3, r1, ip, lsl #16
   134d0:	andeq	r3, r1, ip, lsl #16
   134d4:	andeq	r3, r1, ip, lsl #16
   134d8:	andeq	r3, r1, ip, lsl #16
   134dc:	andeq	r3, r1, ip, lsl #16
   134e0:	andeq	r3, r1, ip, lsl #16
   134e4:	andeq	r3, r1, ip, lsl #16
   134e8:	andeq	r3, r1, ip, lsl #16
   134ec:	andeq	r3, r1, r0, lsl #17
   134f0:	andeq	r3, r1, r4, lsl #17
   134f4:	andeq	r3, r1, r4, lsl #17
   134f8:	andeq	r3, r1, ip, ror r6
   134fc:	andeq	r3, r1, r4, lsl #17
   13500:	andeq	r3, r1, r8, ror #12
   13504:	andeq	r3, r1, r4, lsl #17
   13508:	andeq	r3, r1, ip, ror r7
   1350c:	andeq	r3, r1, r4, lsl #17
   13510:	andeq	r3, r1, r4, lsl #17
   13514:	andeq	r3, r1, r4, lsl #17
   13518:	andeq	r3, r1, r8, ror #12
   1351c:	andeq	r3, r1, r8, ror #12
   13520:	andeq	r3, r1, r8, ror #12
   13524:	andeq	r3, r1, r8, ror #12
   13528:	andeq	r3, r1, r8, ror #12
   1352c:	andeq	r3, r1, r8, ror #12
   13530:	andeq	r3, r1, r8, ror #12
   13534:	andeq	r3, r1, r8, ror #12
   13538:	andeq	r3, r1, r8, ror #12
   1353c:	andeq	r3, r1, r8, ror #12
   13540:	andeq	r3, r1, r8, ror #12
   13544:	andeq	r3, r1, r8, ror #12
   13548:	andeq	r3, r1, r8, ror #12
   1354c:	andeq	r3, r1, r8, ror #12
   13550:	andeq	r3, r1, r8, ror #12
   13554:	andeq	r3, r1, r8, ror #12
   13558:	andeq	r3, r1, r4, lsl #17
   1355c:	andeq	r3, r1, r4, lsl #17
   13560:	andeq	r3, r1, r4, lsl #17
   13564:	andeq	r3, r1, r4, lsl #17
   13568:	andeq	r3, r1, r4, asr #14
   1356c:	andeq	r3, r1, ip, lsl #16
   13570:	andeq	r3, r1, r8, ror #12
   13574:	andeq	r3, r1, r8, ror #12
   13578:	andeq	r3, r1, r8, ror #12
   1357c:	andeq	r3, r1, r8, ror #12
   13580:	andeq	r3, r1, r8, ror #12
   13584:	andeq	r3, r1, r8, ror #12
   13588:	andeq	r3, r1, r8, ror #12
   1358c:	andeq	r3, r1, r8, ror #12
   13590:	andeq	r3, r1, r8, ror #12
   13594:	andeq	r3, r1, r8, ror #12
   13598:	andeq	r3, r1, r8, ror #12
   1359c:	andeq	r3, r1, r8, ror #12
   135a0:	andeq	r3, r1, r8, ror #12
   135a4:	andeq	r3, r1, r8, ror #12
   135a8:	andeq	r3, r1, r8, ror #12
   135ac:	andeq	r3, r1, r8, ror #12
   135b0:	andeq	r3, r1, r8, ror #12
   135b4:	andeq	r3, r1, r8, ror #12
   135b8:	andeq	r3, r1, r8, ror #12
   135bc:	andeq	r3, r1, r8, ror #12
   135c0:	andeq	r3, r1, r8, ror #12
   135c4:	andeq	r3, r1, r8, ror #12
   135c8:	andeq	r3, r1, r8, ror #12
   135cc:	andeq	r3, r1, r8, ror #12
   135d0:	andeq	r3, r1, r8, ror #12
   135d4:	andeq	r3, r1, r8, ror #12
   135d8:	andeq	r3, r1, r4, lsl #17
   135dc:			; <UNDEFINED> instruction: 0x000136b0
   135e0:	andeq	r3, r1, r8, ror #12
   135e4:	andeq	r3, r1, r4, lsl #17
   135e8:	andeq	r3, r1, r8, ror #12
   135ec:	andeq	r3, r1, r4, lsl #17
   135f0:	andeq	r3, r1, r8, ror #12
   135f4:	andeq	r3, r1, r8, ror #12
   135f8:	andeq	r3, r1, r8, ror #12
   135fc:	andeq	r3, r1, r8, ror #12
   13600:	andeq	r3, r1, r8, ror #12
   13604:	andeq	r3, r1, r8, ror #12
   13608:	andeq	r3, r1, r8, ror #12
   1360c:	andeq	r3, r1, r8, ror #12
   13610:	andeq	r3, r1, r8, ror #12
   13614:	andeq	r3, r1, r8, ror #12
   13618:	andeq	r3, r1, r8, ror #12
   1361c:	andeq	r3, r1, r8, ror #12
   13620:	andeq	r3, r1, r8, ror #12
   13624:	andeq	r3, r1, r8, ror #12
   13628:	andeq	r3, r1, r8, ror #12
   1362c:	andeq	r3, r1, r8, ror #12
   13630:	andeq	r3, r1, r8, ror #12
   13634:	andeq	r3, r1, r8, ror #12
   13638:	andeq	r3, r1, r8, ror #12
   1363c:	andeq	r3, r1, r8, ror #12
   13640:	andeq	r3, r1, r8, ror #12
   13644:	andeq	r3, r1, r8, ror #12
   13648:	andeq	r3, r1, r8, ror #12
   1364c:	andeq	r3, r1, r8, ror #12
   13650:	andeq	r3, r1, r8, ror #12
   13654:	andeq	r3, r1, r8, ror #12
   13658:	muleq	r1, r0, r6
   1365c:	andeq	r3, r1, r4, lsl #17
   13660:	muleq	r1, r0, r6
   13664:	andeq	r3, r1, ip, ror r6
   13668:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1366c:	cmp	r0, #0
   13670:	beq	138e4 <ftello64@plt+0x2408>
   13674:	ldr	r0, [fp, #16]
   13678:	b	138e8 <ftello64@plt+0x240c>
   1367c:	mov	r9, #0
   13680:	cmp	r6, #0
   13684:	beq	13880 <ftello64@plt+0x23a4>
   13688:	mov	sl, #0
   1368c:	b	13668 <ftello64@plt+0x218c>
   13690:	mov	r9, #0
   13694:	cmn	lr, #1
   13698:	beq	13864 <ftello64@plt+0x2388>
   1369c:	cmp	r6, #0
   136a0:	bne	13688 <ftello64@plt+0x21ac>
   136a4:	cmp	lr, #1
   136a8:	beq	13880 <ftello64@plt+0x23a4>
   136ac:	b	13688 <ftello64@plt+0x21ac>
   136b0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   136b4:	cmp	r0, #2
   136b8:	bne	138ac <ftello64@plt+0x23d0>
   136bc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   136c0:	tst	r0, #1
   136c4:	bne	13ff4 <ftello64@plt+0x2b18>
   136c8:	mov	sl, #0
   136cc:	mov	r0, #92	; 0x5c
   136d0:	b	138c0 <ftello64@plt+0x23e4>
   136d4:	mov	r0, #102	; 0x66
   136d8:	b	138d0 <ftello64@plt+0x23f4>
   136dc:	mov	r2, #116	; 0x74
   136e0:	b	136f0 <ftello64@plt+0x2214>
   136e4:	mov	r0, #98	; 0x62
   136e8:	b	138d0 <ftello64@plt+0x23f4>
   136ec:	mov	r2, #114	; 0x72
   136f0:	ldr	r0, [sp, #64]	; 0x40
   136f4:	tst	r0, #1
   136f8:	mov	r0, r2
   136fc:	bne	138d0 <ftello64@plt+0x23f4>
   13700:	b	13ff4 <ftello64@plt+0x2b18>
   13704:	ldr	r0, [sp, #84]	; 0x54
   13708:	tst	r0, #1
   1370c:	beq	139c0 <ftello64@plt+0x24e4>
   13710:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13714:	tst	r0, #1
   13718:	bne	13ff4 <ftello64@plt+0x2b18>
   1371c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13720:	cmp	r0, #2
   13724:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13728:	movwne	r0, #1
   1372c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13730:	orr	r0, r0, r2
   13734:	tst	r0, #1
   13738:	beq	13db4 <ftello64@plt+0x28d8>
   1373c:	mov	r0, r8
   13740:	b	13de8 <ftello64@plt+0x290c>
   13744:	mov	sl, #0
   13748:	mov	r5, #63	; 0x3f
   1374c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13750:	cmp	r0, #5
   13754:	beq	13b74 <ftello64@plt+0x2698>
   13758:	cmp	r0, #2
   1375c:	bne	13c14 <ftello64@plt+0x2738>
   13760:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13764:	tst	r0, #1
   13768:	mov	r9, #0
   1376c:	beq	13668 <ftello64@plt+0x218c>
   13770:	b	13ff4 <ftello64@plt+0x2b18>
   13774:	mov	r0, #118	; 0x76
   13778:	b	138d0 <ftello64@plt+0x23f4>
   1377c:	mov	r5, #39	; 0x27
   13780:	mov	r0, #1
   13784:	str	r0, [sp, #56]	; 0x38
   13788:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1378c:	cmp	r0, #2
   13790:	bne	139e0 <ftello64@plt+0x2504>
   13794:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13798:	tst	r0, #1
   1379c:	bne	13ff4 <ftello64@plt+0x2b18>
   137a0:	ldr	r2, [sp, #72]	; 0x48
   137a4:	cmp	r2, #0
   137a8:	mov	r0, r2
   137ac:	movwne	r0, #1
   137b0:	clz	r1, r4
   137b4:	lsr	r1, r1, #5
   137b8:	orrs	r0, r0, r1
   137bc:	moveq	r2, r4
   137c0:	str	r2, [sp, #72]	; 0x48
   137c4:	moveq	r4, r0
   137c8:	cmp	r8, r4
   137cc:	movcc	r0, #39	; 0x27
   137d0:	strbcc	r0, [r7, r8]
   137d4:	add	r0, r8, #1
   137d8:	cmp	r0, r4
   137dc:	movcc	r1, #92	; 0x5c
   137e0:	strbcc	r1, [r7, r0]
   137e4:	add	r0, r8, #2
   137e8:	cmp	r0, r4
   137ec:	movcc	r1, #39	; 0x27
   137f0:	strbcc	r1, [r7, r0]
   137f4:	add	r8, r8, #3
   137f8:	mov	r0, #0
   137fc:	str	r0, [fp, #-56]	; 0xffffffc8
   13800:	mov	sl, #0
   13804:	mov	r9, #1
   13808:	b	13668 <ftello64@plt+0x218c>
   1380c:	str	r4, [sp, #24]
   13810:	ldr	r0, [sp, #40]	; 0x28
   13814:	cmp	r0, #1
   13818:	bne	139e8 <ftello64@plt+0x250c>
   1381c:	str	lr, [sp, #28]
   13820:	bl	1138c <__ctype_b_loc@plt>
   13824:	ldr	ip, [fp, #-84]	; 0xffffffac
   13828:	ldr	r0, [r0]
   1382c:	add	r0, r0, r5, lsl #1
   13830:	ldrb	r0, [r0, #1]
   13834:	ubfx	r9, r0, #6, #1
   13838:	mov	r1, #1
   1383c:	ldr	r4, [sp, #24]
   13840:	ldr	r0, [sp, #52]	; 0x34
   13844:	orr	r0, r9, r0
   13848:	mov	r2, r1
   1384c:	cmp	r1, #1
   13850:	bhi	13c1c <ftello64@plt+0x2740>
   13854:	tst	r0, #1
   13858:	beq	13c1c <ftello64@plt+0x2740>
   1385c:	ldr	lr, [sp, #28]
   13860:	b	13668 <ftello64@plt+0x218c>
   13864:	cmp	r6, #0
   13868:	ldrbeq	r0, [ip, #1]
   1386c:	cmpeq	r0, #0
   13870:	beq	13880 <ftello64@plt+0x23a4>
   13874:	mvn	lr, #0
   13878:	mov	sl, #0
   1387c:	b	13668 <ftello64@plt+0x218c>
   13880:	mov	r1, #1
   13884:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13888:	cmp	r0, #2
   1388c:	bne	138a4 <ftello64@plt+0x23c8>
   13890:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13894:	tst	r0, #1
   13898:	mov	r9, r1
   1389c:	beq	13668 <ftello64@plt+0x218c>
   138a0:	b	13ff4 <ftello64@plt+0x2b18>
   138a4:	mov	r9, r1
   138a8:	b	13668 <ftello64@plt+0x218c>
   138ac:	mov	sl, #0
   138b0:	mov	r0, #92	; 0x5c
   138b4:	ldr	r1, [sp, #48]	; 0x30
   138b8:	cmp	r1, #0
   138bc:	beq	138d0 <ftello64@plt+0x23f4>
   138c0:	mov	r9, #0
   138c4:	cmp	sl, #0
   138c8:	beq	13e80 <ftello64@plt+0x29a4>
   138cc:	b	13ebc <ftello64@plt+0x29e0>
   138d0:	mov	r9, #0
   138d4:	ldr	r1, [sp, #84]	; 0x54
   138d8:	tst	r1, #1
   138dc:	mov	sl, #0
   138e0:	bne	13920 <ftello64@plt+0x2444>
   138e4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   138e8:	cmp	r0, #0
   138ec:	mov	r0, r5
   138f0:	beq	13914 <ftello64@plt+0x2438>
   138f4:	ubfx	r0, r5, #5, #3
   138f8:	ldr	r1, [fp, #16]
   138fc:	ldr	r0, [r1, r0, lsl #2]
   13900:	and	r1, r5, #31
   13904:	mov	r2, #1
   13908:	tst	r0, r2, lsl r1
   1390c:	mov	r0, r5
   13910:	bne	13920 <ftello64@plt+0x2444>
   13914:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13918:	cmp	r1, #0
   1391c:	beq	13e78 <ftello64@plt+0x299c>
   13920:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13924:	tst	r1, #1
   13928:	bne	13ff4 <ftello64@plt+0x2b18>
   1392c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13930:	cmp	r1, #2
   13934:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13938:	movwne	r1, #1
   1393c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13940:	orr	r1, r1, r2
   13944:	tst	r1, #1
   13948:	beq	13954 <ftello64@plt+0x2478>
   1394c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13950:	b	13990 <ftello64@plt+0x24b4>
   13954:	cmp	r8, r4
   13958:	movcc	r1, #39	; 0x27
   1395c:	strbcc	r1, [r7, r8]
   13960:	add	r1, r8, #1
   13964:	cmp	r1, r4
   13968:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1396c:	movcc	r2, #36	; 0x24
   13970:	strbcc	r2, [r7, r1]
   13974:	add	r1, r8, #2
   13978:	cmp	r1, r4
   1397c:	movcc	r2, #39	; 0x27
   13980:	strbcc	r2, [r7, r1]
   13984:	add	r8, r8, #3
   13988:	mov	r1, #1
   1398c:	str	r1, [fp, #-56]	; 0xffffffc8
   13990:	cmp	r8, r4
   13994:	movcc	r1, #92	; 0x5c
   13998:	strbcc	r1, [r7, r8]
   1399c:	add	r8, r8, #1
   139a0:	cmp	r8, r4
   139a4:	strbcc	r0, [r7, r8]
   139a8:	and	r5, r5, r9
   139ac:	add	r8, r8, #1
   139b0:	add	r6, r6, #1
   139b4:	cmn	lr, #1
   139b8:	bne	13394 <ftello64@plt+0x1eb8>
   139bc:	b	133a0 <ftello64@plt+0x1ec4>
   139c0:	mov	r9, #0
   139c4:	ldr	r0, [sp, #36]	; 0x24
   139c8:	cmp	r0, #0
   139cc:	mov	sl, #0
   139d0:	mov	r5, #0
   139d4:	beq	138e4 <ftello64@plt+0x2408>
   139d8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   139dc:	b	139b0 <ftello64@plt+0x24d4>
   139e0:	mov	r9, #1
   139e4:	b	13668 <ftello64@plt+0x218c>
   139e8:	mov	r0, #0
   139ec:	str	r0, [fp, #-36]	; 0xffffffdc
   139f0:	str	r0, [fp, #-40]	; 0xffffffd8
   139f4:	cmn	lr, #1
   139f8:	bne	13a0c <ftello64@plt+0x2530>
   139fc:	mov	r0, ip
   13a00:	bl	113a4 <strlen@plt>
   13a04:	ldr	ip, [fp, #-84]	; 0xffffffac
   13a08:	mov	lr, r0
   13a0c:	add	r0, ip, r6
   13a10:	str	r0, [sp, #20]
   13a14:	mov	r9, #1
   13a18:	mov	r7, #0
   13a1c:	sub	r4, fp, #40	; 0x28
   13a20:	str	lr, [sp, #28]
   13a24:	str	r7, [sp, #44]	; 0x2c
   13a28:	add	r7, r7, r6
   13a2c:	add	r1, ip, r7
   13a30:	sub	r2, lr, r7
   13a34:	sub	r0, fp, #44	; 0x2c
   13a38:	mov	r3, r4
   13a3c:	bl	18198 <ftello64@plt+0x6cbc>
   13a40:	cmp	r0, #0
   13a44:	beq	13f04 <ftello64@plt+0x2a28>
   13a48:	cmn	r0, #1
   13a4c:	beq	13ec4 <ftello64@plt+0x29e8>
   13a50:	cmn	r0, #2
   13a54:	ldr	lr, [sp, #28]
   13a58:	beq	13ecc <ftello64@plt+0x29f0>
   13a5c:	cmp	r0, #2
   13a60:	mov	r1, #0
   13a64:	movwcc	r1, #1
   13a68:	ldr	r2, [sp, #60]	; 0x3c
   13a6c:	eor	r2, r2, #1
   13a70:	orrs	r1, r2, r1
   13a74:	ldr	r4, [sp, #24]
   13a78:	bne	13b38 <ftello64@plt+0x265c>
   13a7c:	ldr	r1, [sp, #44]	; 0x2c
   13a80:	ldr	r2, [sp, #20]
   13a84:	add	r1, r2, r1
   13a88:	mov	r2, #1
   13a8c:	ldrb	r3, [r1, r2]
   13a90:	sub	r3, r3, #91	; 0x5b
   13a94:	cmp	r3, #33	; 0x21
   13a98:	bhi	13b2c <ftello64@plt+0x2650>
   13a9c:	add	r7, pc, #0
   13aa0:	ldr	pc, [r7, r3, lsl #2]
   13aa4:	andeq	r3, r1, ip, ror #31
   13aa8:	andeq	r3, r1, ip, ror #31
   13aac:	andeq	r3, r1, ip, lsr #22
   13ab0:	andeq	r3, r1, ip, ror #31
   13ab4:	andeq	r3, r1, ip, lsr #22
   13ab8:	andeq	r3, r1, ip, ror #31
   13abc:	andeq	r3, r1, ip, lsr #22
   13ac0:	andeq	r3, r1, ip, lsr #22
   13ac4:	andeq	r3, r1, ip, lsr #22
   13ac8:	andeq	r3, r1, ip, lsr #22
   13acc:	andeq	r3, r1, ip, lsr #22
   13ad0:	andeq	r3, r1, ip, lsr #22
   13ad4:	andeq	r3, r1, ip, lsr #22
   13ad8:	andeq	r3, r1, ip, lsr #22
   13adc:	andeq	r3, r1, ip, lsr #22
   13ae0:	andeq	r3, r1, ip, lsr #22
   13ae4:	andeq	r3, r1, ip, lsr #22
   13ae8:	andeq	r3, r1, ip, lsr #22
   13aec:	andeq	r3, r1, ip, lsr #22
   13af0:	andeq	r3, r1, ip, lsr #22
   13af4:	andeq	r3, r1, ip, lsr #22
   13af8:	andeq	r3, r1, ip, lsr #22
   13afc:	andeq	r3, r1, ip, lsr #22
   13b00:	andeq	r3, r1, ip, lsr #22
   13b04:	andeq	r3, r1, ip, lsr #22
   13b08:	andeq	r3, r1, ip, lsr #22
   13b0c:	andeq	r3, r1, ip, lsr #22
   13b10:	andeq	r3, r1, ip, lsr #22
   13b14:	andeq	r3, r1, ip, lsr #22
   13b18:	andeq	r3, r1, ip, lsr #22
   13b1c:	andeq	r3, r1, ip, lsr #22
   13b20:	andeq	r3, r1, ip, lsr #22
   13b24:	andeq	r3, r1, ip, lsr #22
   13b28:	andeq	r3, r1, ip, ror #31
   13b2c:	add	r2, r2, #1
   13b30:	cmp	r2, r0
   13b34:	bcc	13a8c <ftello64@plt+0x25b0>
   13b38:	ldr	r7, [sp, #44]	; 0x2c
   13b3c:	add	r7, r0, r7
   13b40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b44:	bl	112c0 <iswprint@plt>
   13b48:	cmp	r0, #0
   13b4c:	movwne	r0, #1
   13b50:	and	r9, r9, r0
   13b54:	sub	r4, fp, #40	; 0x28
   13b58:	mov	r0, r4
   13b5c:	bl	11248 <mbsinit@plt>
   13b60:	ldr	lr, [sp, #28]
   13b64:	cmp	r0, #0
   13b68:	ldr	ip, [fp, #-84]	; 0xffffffac
   13b6c:	beq	13a24 <ftello64@plt+0x2548>
   13b70:	b	13f0c <ftello64@plt+0x2a30>
   13b74:	ldr	r0, [sp, #32]
   13b78:	cmp	r0, #0
   13b7c:	beq	13c14 <ftello64@plt+0x2738>
   13b80:	add	r0, r6, #2
   13b84:	cmp	r0, lr
   13b88:	bcs	13c14 <ftello64@plt+0x2738>
   13b8c:	add	r1, ip, r6
   13b90:	ldrb	r1, [r1, #1]
   13b94:	cmp	r1, #63	; 0x3f
   13b98:	bne	13c14 <ftello64@plt+0x2738>
   13b9c:	ldrb	r9, [ip, r0]
   13ba0:	sub	r2, r9, #33	; 0x21
   13ba4:	cmp	r2, #29
   13ba8:	bhi	13c14 <ftello64@plt+0x2738>
   13bac:	mov	r3, #1
   13bb0:	movw	r1, #20929	; 0x51c1
   13bb4:	movt	r1, #14336	; 0x3800
   13bb8:	tst	r1, r3, lsl r2
   13bbc:	beq	13c14 <ftello64@plt+0x2738>
   13bc0:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13bc4:	tst	r1, #1
   13bc8:	bne	13ff4 <ftello64@plt+0x2b18>
   13bcc:	cmp	r8, r4
   13bd0:	movcc	r1, #63	; 0x3f
   13bd4:	strbcc	r1, [r7, r8]
   13bd8:	add	r2, r8, #1
   13bdc:	cmp	r2, r4
   13be0:	movcc	r1, #34	; 0x22
   13be4:	strbcc	r1, [r7, r2]
   13be8:	add	r2, r8, #2
   13bec:	cmp	r2, r4
   13bf0:	movcc	r1, #34	; 0x22
   13bf4:	strbcc	r1, [r7, r2]
   13bf8:	add	r2, r8, #3
   13bfc:	cmp	r2, r4
   13c00:	movcc	r1, #63	; 0x3f
   13c04:	strbcc	r1, [r7, r2]
   13c08:	add	r8, r8, #4
   13c0c:	mov	r6, r0
   13c10:	mov	r5, r9
   13c14:	mov	r9, #0
   13c18:	b	13668 <ftello64@plt+0x218c>
   13c1c:	add	r1, r2, r6
   13c20:	str	r1, [sp, #44]	; 0x2c
   13c24:	add	r1, r6, #1
   13c28:	mov	r3, #0
   13c2c:	ldr	lr, [sp, #28]
   13c30:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13c34:	tst	r0, #1
   13c38:	bne	13d2c <ftello64@plt+0x2850>
   13c3c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13c40:	tst	r2, #1
   13c44:	bne	13ff4 <ftello64@plt+0x2b18>
   13c48:	cmp	r6, #2
   13c4c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13c50:	movwne	r3, #1
   13c54:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13c58:	orr	r3, r3, r2
   13c5c:	tst	r3, #1
   13c60:	bne	13c9c <ftello64@plt+0x27c0>
   13c64:	cmp	r8, r4
   13c68:	movcc	r2, #39	; 0x27
   13c6c:	strbcc	r2, [r7, r8]
   13c70:	add	r3, r8, #1
   13c74:	cmp	r3, r4
   13c78:	movcc	r2, #36	; 0x24
   13c7c:	strbcc	r2, [r7, r3]
   13c80:	add	r3, r8, #2
   13c84:	cmp	r3, r4
   13c88:	movcc	r2, #39	; 0x27
   13c8c:	strbcc	r2, [r7, r3]
   13c90:	add	r8, r8, #3
   13c94:	mov	r2, #1
   13c98:	str	r2, [fp, #-56]	; 0xffffffc8
   13c9c:	cmp	r8, r4
   13ca0:	movcc	r2, #92	; 0x5c
   13ca4:	strbcc	r2, [r7, r8]
   13ca8:	add	r3, r8, #1
   13cac:	cmp	r3, r4
   13cb0:	bcs	13cd0 <ftello64@plt+0x27f4>
   13cb4:	and	r7, r5, #192	; 0xc0
   13cb8:	mov	r2, #48	; 0x30
   13cbc:	orr	r7, r2, r7, lsr #6
   13cc0:	ldr	r6, [sp, #80]	; 0x50
   13cc4:	strb	r7, [r6, r3]
   13cc8:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13ccc:	ldr	r7, [sp, #80]	; 0x50
   13cd0:	add	r3, r8, #2
   13cd4:	cmp	r3, r4
   13cd8:	bcs	13cf8 <ftello64@plt+0x281c>
   13cdc:	lsr	r7, r5, #3
   13ce0:	mov	r2, #6
   13ce4:	bfi	r7, r2, #3, #29
   13ce8:	ldr	r6, [sp, #80]	; 0x50
   13cec:	strb	r7, [r6, r3]
   13cf0:	ldr	r6, [fp, #-60]	; 0xffffffc4
   13cf4:	ldr	r7, [sp, #80]	; 0x50
   13cf8:	mov	r2, #6
   13cfc:	bfi	r5, r2, #3, #29
   13d00:	add	r8, r8, #3
   13d04:	mov	r3, #1
   13d08:	b	13d50 <ftello64@plt+0x2874>
   13d0c:	ldr	r7, [sp, #80]	; 0x50
   13d10:	cmp	r8, r4
   13d14:	strbcc	r5, [r7, r8]
   13d18:	ldrb	r5, [ip, r1]
   13d1c:	add	r1, r1, #1
   13d20:	add	r8, r8, #1
   13d24:	tst	r0, #1
   13d28:	beq	13c3c <ftello64@plt+0x2760>
   13d2c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13d30:	tst	r2, #1
   13d34:	beq	13d48 <ftello64@plt+0x286c>
   13d38:	cmp	r8, r4
   13d3c:	movcc	r2, #92	; 0x5c
   13d40:	strbcc	r2, [r7, r8]
   13d44:	add	r8, r8, #1
   13d48:	mov	r2, #0
   13d4c:	str	r2, [fp, #-52]	; 0xffffffcc
   13d50:	and	sl, r3, #1
   13d54:	ldr	r2, [sp, #44]	; 0x2c
   13d58:	cmp	r2, r1
   13d5c:	bls	13e68 <ftello64@plt+0x298c>
   13d60:	cmp	sl, #0
   13d64:	movwne	sl, #1
   13d68:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13d6c:	mvn	r7, r2
   13d70:	orr	r7, r7, sl
   13d74:	tst	r7, #1
   13d78:	bne	13d0c <ftello64@plt+0x2830>
   13d7c:	cmp	r8, r4
   13d80:	ldrcc	r7, [sp, #80]	; 0x50
   13d84:	movcc	r2, #39	; 0x27
   13d88:	strbcc	r2, [r7, r8]
   13d8c:	add	r7, r8, #1
   13d90:	cmp	r7, r4
   13d94:	ldrcc	r6, [sp, #80]	; 0x50
   13d98:	movcc	r2, #39	; 0x27
   13d9c:	strbcc	r2, [r6, r7]
   13da0:	ldrcc	r6, [fp, #-60]	; 0xffffffc4
   13da4:	add	r8, r8, #2
   13da8:	mov	r2, #0
   13dac:	str	r2, [fp, #-56]	; 0xffffffc8
   13db0:	b	13d0c <ftello64@plt+0x2830>
   13db4:	cmp	r8, r4
   13db8:	movcc	r0, #39	; 0x27
   13dbc:	strbcc	r0, [r7, r8]
   13dc0:	add	r0, r8, #1
   13dc4:	cmp	r0, r4
   13dc8:	movcc	r1, #36	; 0x24
   13dcc:	strbcc	r1, [r7, r0]
   13dd0:	add	r0, r8, #2
   13dd4:	cmp	r0, r4
   13dd8:	movcc	r1, #39	; 0x27
   13ddc:	strbcc	r1, [r7, r0]
   13de0:	add	r0, r8, #3
   13de4:	mov	r2, #1
   13de8:	cmp	r0, r4
   13dec:	movcc	r1, #92	; 0x5c
   13df0:	strbcc	r1, [r7, r0]
   13df4:	str	r2, [fp, #-56]	; 0xffffffc8
   13df8:	add	r8, r0, #1
   13dfc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13e00:	cmp	r1, #2
   13e04:	beq	13e58 <ftello64@plt+0x297c>
   13e08:	add	r1, r6, #1
   13e0c:	mov	r9, #0
   13e10:	mov	sl, #1
   13e14:	mov	r5, #48	; 0x30
   13e18:	cmp	r1, lr
   13e1c:	bcs	13668 <ftello64@plt+0x218c>
   13e20:	ldrb	r1, [ip, r1]
   13e24:	sub	r1, r1, #48	; 0x30
   13e28:	uxtb	r1, r1
   13e2c:	cmp	r1, #9
   13e30:	bhi	13668 <ftello64@plt+0x218c>
   13e34:	cmp	r8, r4
   13e38:	movcc	r1, #48	; 0x30
   13e3c:	strbcc	r1, [r7, r8]
   13e40:	add	r1, r0, #2
   13e44:	cmp	r1, r4
   13e48:	movcc	r2, #48	; 0x30
   13e4c:	strbcc	r2, [r7, r1]
   13e50:	add	r8, r0, #3
   13e54:	b	13668 <ftello64@plt+0x218c>
   13e58:	mov	r0, #48	; 0x30
   13e5c:	mov	sl, #1
   13e60:	mov	r9, #0
   13e64:	b	13914 <ftello64@plt+0x2438>
   13e68:	sub	r6, r1, #1
   13e6c:	cmp	sl, #0
   13e70:	movwne	sl, #1
   13e74:	mov	r0, r5
   13e78:	cmp	sl, #0
   13e7c:	bne	13ebc <ftello64@plt+0x29e0>
   13e80:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13e84:	tst	r1, #1
   13e88:	beq	13ebc <ftello64@plt+0x29e0>
   13e8c:	cmp	r8, r4
   13e90:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13e94:	movcc	r1, #39	; 0x27
   13e98:	strbcc	r1, [r7, r8]
   13e9c:	add	r1, r8, #1
   13ea0:	cmp	r1, r4
   13ea4:	movcc	r2, #39	; 0x27
   13ea8:	strbcc	r2, [r7, r1]
   13eac:	add	r8, r8, #2
   13eb0:	mov	r1, #0
   13eb4:	str	r1, [fp, #-56]	; 0xffffffc8
   13eb8:	b	139a0 <ftello64@plt+0x24c4>
   13ebc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13ec0:	b	139a0 <ftello64@plt+0x24c4>
   13ec4:	mov	r9, #0
   13ec8:	b	13f04 <ftello64@plt+0x2a28>
   13ecc:	mov	r9, #0
   13ed0:	cmp	r7, lr
   13ed4:	bcs	13f04 <ftello64@plt+0x2a28>
   13ed8:	ldr	ip, [fp, #-84]	; 0xffffffac
   13edc:	ldr	r7, [sp, #44]	; 0x2c
   13ee0:	ldr	r0, [sp, #20]
   13ee4:	ldrb	r0, [r0, r7]
   13ee8:	cmp	r0, #0
   13eec:	beq	13f0c <ftello64@plt+0x2a30>
   13ef0:	add	r7, r7, #1
   13ef4:	add	r0, r6, r7
   13ef8:	cmp	r0, lr
   13efc:	bcc	13ee0 <ftello64@plt+0x2a04>
   13f00:	b	13f0c <ftello64@plt+0x2a30>
   13f04:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f08:	ldr	r7, [sp, #44]	; 0x2c
   13f0c:	mov	r1, r7
   13f10:	ldr	r7, [sp, #80]	; 0x50
   13f14:	b	1383c <ftello64@plt+0x2360>
   13f18:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13f1c:	eor	r0, r1, #2
   13f20:	orr	r0, r0, r8
   13f24:	clz	r0, r0
   13f28:	lsr	r0, r0, #5
   13f2c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13f30:	tst	r2, r0
   13f34:	bne	13ff4 <ftello64@plt+0x2b18>
   13f38:	cmp	r1, #2
   13f3c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13f40:	movwne	r0, #1
   13f44:	orr	r0, r2, r0
   13f48:	tst	r0, #1
   13f4c:	ldreq	r0, [sp, #56]	; 0x38
   13f50:	eoreq	r0, r0, #1
   13f54:	tsteq	r0, #1
   13f58:	bne	13f8c <ftello64@plt+0x2ab0>
   13f5c:	mov	r9, lr
   13f60:	tst	r5, #1
   13f64:	bne	1405c <ftello64@plt+0x2b80>
   13f68:	ldr	r0, [sp, #72]	; 0x48
   13f6c:	cmp	r0, #0
   13f70:	beq	13f8c <ftello64@plt+0x2ab0>
   13f74:	mov	r5, #0
   13f78:	cmp	r4, #0
   13f7c:	ldr	r0, [sp, #84]	; 0x54
   13f80:	mov	sl, r2
   13f84:	ldr	r6, [sp, #72]	; 0x48
   13f88:	beq	13124 <ftello64@plt+0x1c48>
   13f8c:	ldr	r1, [sp, #92]	; 0x5c
   13f90:	clz	r0, r1
   13f94:	lsr	r0, r0, #5
   13f98:	orr	r0, r0, r2
   13f9c:	tst	r0, #1
   13fa0:	bne	13fcc <ftello64@plt+0x2af0>
   13fa4:	ldrb	r0, [r1]
   13fa8:	cmp	r0, #0
   13fac:	beq	13fcc <ftello64@plt+0x2af0>
   13fb0:	add	r1, r1, #1
   13fb4:	cmp	r8, r4
   13fb8:	strbcc	r0, [r7, r8]
   13fbc:	add	r8, r8, #1
   13fc0:	ldrb	r0, [r1], #1
   13fc4:	cmp	r0, #0
   13fc8:	bne	13fb4 <ftello64@plt+0x2ad8>
   13fcc:	cmp	r8, r4
   13fd0:	movcc	r0, #0
   13fd4:	strbcc	r0, [r7, r8]
   13fd8:	b	14050 <ftello64@plt+0x2b74>
   13fdc:	ldr	ip, [fp, #-84]	; 0xffffffac
   13fe0:	mov	lr, r4
   13fe4:	mov	r4, r5
   13fe8:	b	13ff4 <ftello64@plt+0x2b18>
   13fec:	ldr	r7, [sp, #80]	; 0x50
   13ff0:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ff4:	mov	r0, #0
   13ff8:	ldr	r1, [fp, #12]
   13ffc:	bic	r1, r1, #2
   14000:	ldr	r2, [sp, #84]	; 0x54
   14004:	tst	r2, #1
   14008:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1400c:	mov	r2, r3
   14010:	movwne	r2, #4
   14014:	cmp	r3, #2
   14018:	movne	r2, r3
   1401c:	str	r2, [sp]
   14020:	str	r1, [sp, #4]
   14024:	str	r0, [sp, #8]
   14028:	ldr	r0, [sp, #68]	; 0x44
   1402c:	str	r0, [sp, #12]
   14030:	ldr	r0, [sp, #76]	; 0x4c
   14034:	str	r0, [sp, #16]
   14038:	mov	r0, r7
   1403c:	mov	r1, r4
   14040:	mov	r2, ip
   14044:	mov	r3, lr
   14048:	bl	1309c <ftello64@plt+0x1bc0>
   1404c:	mov	r8, r0
   14050:	mov	r0, r8
   14054:	sub	sp, fp, #28
   14058:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1405c:	mov	r0, #5
   14060:	str	r0, [sp]
   14064:	ldr	r0, [fp, #12]
   14068:	str	r0, [sp, #4]
   1406c:	ldr	r0, [fp, #16]
   14070:	str	r0, [sp, #8]
   14074:	ldr	r0, [sp, #68]	; 0x44
   14078:	str	r0, [sp, #12]
   1407c:	ldr	r0, [sp, #76]	; 0x4c
   14080:	str	r0, [sp, #16]
   14084:	mov	r0, r7
   14088:	ldr	r1, [sp, #72]	; 0x48
   1408c:	ldr	r2, [fp, #-84]	; 0xffffffac
   14090:	mov	r3, r9
   14094:	b	14048 <ftello64@plt+0x2b6c>
   14098:	bl	114ac <abort@plt>
   1409c:	mov	r3, r2
   140a0:	mov	r2, #0
   140a4:	b	140a8 <ftello64@plt+0x2bcc>
   140a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140ac:	add	fp, sp, #28
   140b0:	sub	sp, sp, #36	; 0x24
   140b4:	mov	r4, r2
   140b8:	str	r2, [sp, #24]
   140bc:	mov	r5, r1
   140c0:	mov	r6, r0
   140c4:	str	r0, [sp, #20]
   140c8:	movw	r8, #41384	; 0xa1a8
   140cc:	movt	r8, #2
   140d0:	cmp	r3, #0
   140d4:	movne	r8, r3
   140d8:	bl	113bc <__errno_location@plt>
   140dc:	str	r0, [sp, #28]
   140e0:	ldm	r8, {r3, r9}
   140e4:	ldr	r1, [r8, #40]	; 0x28
   140e8:	ldr	r2, [r8, #44]	; 0x2c
   140ec:	ldr	r7, [r0]
   140f0:	str	r7, [sp, #32]
   140f4:	add	sl, r8, #8
   140f8:	cmp	r4, #0
   140fc:	orreq	r9, r9, #1
   14100:	stm	sp, {r3, r9, sl}
   14104:	str	r1, [sp, #12]
   14108:	str	r2, [sp, #16]
   1410c:	mov	r0, #0
   14110:	mov	r1, #0
   14114:	mov	r2, r6
   14118:	mov	r3, r5
   1411c:	mov	r7, r5
   14120:	bl	1309c <ftello64@plt+0x1bc0>
   14124:	mov	r5, r0
   14128:	add	r4, r0, #1
   1412c:	mov	r0, r4
   14130:	bl	162bc <ftello64@plt+0x4de0>
   14134:	mov	r6, r0
   14138:	ldr	r0, [r8]
   1413c:	ldr	r1, [r8, #40]	; 0x28
   14140:	ldr	r2, [r8, #44]	; 0x2c
   14144:	stm	sp, {r0, r9, sl}
   14148:	str	r1, [sp, #12]
   1414c:	str	r2, [sp, #16]
   14150:	mov	r0, r6
   14154:	mov	r1, r4
   14158:	ldr	r2, [sp, #20]
   1415c:	mov	r3, r7
   14160:	bl	1309c <ftello64@plt+0x1bc0>
   14164:	ldr	r0, [sp, #24]
   14168:	ldr	r1, [sp, #32]
   1416c:	ldr	r2, [sp, #28]
   14170:	str	r1, [r2]
   14174:	cmp	r0, #0
   14178:	strne	r5, [r0]
   1417c:	mov	r0, r6
   14180:	sub	sp, fp, #28
   14184:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14188:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1418c:	add	fp, sp, #24
   14190:	movw	r8, #41264	; 0xa130
   14194:	movt	r8, #2
   14198:	ldr	r4, [r8]
   1419c:	movw	r5, #41268	; 0xa134
   141a0:	movt	r5, #2
   141a4:	ldr	r0, [r5]
   141a8:	cmp	r0, #2
   141ac:	blt	141d8 <ftello64@plt+0x2cfc>
   141b0:	add	r7, r4, #12
   141b4:	mov	r6, #0
   141b8:	ldr	r0, [r7, r6, lsl #3]
   141bc:	bl	171fc <ftello64@plt+0x5d20>
   141c0:	add	r0, r6, #1
   141c4:	ldr	r1, [r5]
   141c8:	add	r2, r6, #2
   141cc:	cmp	r2, r1
   141d0:	mov	r6, r0
   141d4:	blt	141b8 <ftello64@plt+0x2cdc>
   141d8:	ldr	r0, [r4, #4]
   141dc:	movw	r7, #41432	; 0xa1d8
   141e0:	movt	r7, #2
   141e4:	cmp	r0, r7
   141e8:	beq	14200 <ftello64@plt+0x2d24>
   141ec:	bl	171fc <ftello64@plt+0x5d20>
   141f0:	movw	r0, #41272	; 0xa138
   141f4:	movt	r0, #2
   141f8:	mov	r6, #256	; 0x100
   141fc:	strd	r6, [r0]
   14200:	movw	r6, #41272	; 0xa138
   14204:	movt	r6, #2
   14208:	cmp	r4, r6
   1420c:	beq	1421c <ftello64@plt+0x2d40>
   14210:	mov	r0, r4
   14214:	bl	171fc <ftello64@plt+0x5d20>
   14218:	str	r6, [r8]
   1421c:	mov	r0, #1
   14220:	str	r0, [r5]
   14224:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14228:	movw	r3, #41384	; 0xa1a8
   1422c:	movt	r3, #2
   14230:	mvn	r2, #0
   14234:	b	14238 <ftello64@plt+0x2d5c>
   14238:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1423c:	add	fp, sp, #28
   14240:	sub	sp, sp, #44	; 0x2c
   14244:	mov	r7, r3
   14248:	str	r2, [sp, #36]	; 0x24
   1424c:	str	r1, [sp, #32]
   14250:	mov	r5, r0
   14254:	bl	113bc <__errno_location@plt>
   14258:	cmp	r5, #0
   1425c:	blt	143c8 <ftello64@plt+0x2eec>
   14260:	cmn	r5, #-2147483647	; 0x80000001
   14264:	beq	143c8 <ftello64@plt+0x2eec>
   14268:	movw	r4, #41264	; 0xa130
   1426c:	movt	r4, #2
   14270:	ldr	r6, [r4]
   14274:	str	r0, [sp, #28]
   14278:	ldr	r0, [r0]
   1427c:	str	r0, [sp, #24]
   14280:	movw	r8, #41268	; 0xa134
   14284:	movt	r8, #2
   14288:	ldr	r1, [r8]
   1428c:	cmp	r1, r5
   14290:	ble	1429c <ftello64@plt+0x2dc0>
   14294:	mov	sl, r6
   14298:	b	14304 <ftello64@plt+0x2e28>
   1429c:	str	r1, [fp, #-32]	; 0xffffffe0
   142a0:	mov	r0, #8
   142a4:	str	r0, [sp]
   142a8:	movw	r9, #41272	; 0xa138
   142ac:	movt	r9, #2
   142b0:	subs	r0, r6, r9
   142b4:	movne	r0, r6
   142b8:	add	r2, r5, #1
   142bc:	sub	r2, r2, r1
   142c0:	sub	r1, fp, #32
   142c4:	mvn	r3, #-2147483648	; 0x80000000
   142c8:	bl	163a4 <ftello64@plt+0x4ec8>
   142cc:	mov	sl, r0
   142d0:	str	r0, [r4]
   142d4:	cmp	r6, r9
   142d8:	ldrdeq	r0, [r9]
   142dc:	stmeq	sl, {r0, r1}
   142e0:	ldr	r1, [r8]
   142e4:	add	r0, sl, r1, lsl #3
   142e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   142ec:	sub	r1, r2, r1
   142f0:	lsl	r2, r1, #3
   142f4:	mov	r1, #0
   142f8:	bl	113e0 <memset@plt>
   142fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14300:	str	r0, [r8]
   14304:	mov	r9, sl
   14308:	ldr	r6, [r9, r5, lsl #3]!
   1430c:	ldr	r4, [r9, #4]!
   14310:	ldm	r7, {r0, r1}
   14314:	ldr	r2, [r7, #40]	; 0x28
   14318:	ldr	r3, [r7, #44]	; 0x2c
   1431c:	orr	r8, r1, #1
   14320:	add	r1, r7, #8
   14324:	stm	sp, {r0, r8}
   14328:	str	r1, [sp, #20]
   1432c:	add	r0, sp, #8
   14330:	stm	r0, {r1, r2, r3}
   14334:	mov	r0, r4
   14338:	mov	r1, r6
   1433c:	ldr	r2, [sp, #32]
   14340:	ldr	r3, [sp, #36]	; 0x24
   14344:	bl	1309c <ftello64@plt+0x1bc0>
   14348:	cmp	r6, r0
   1434c:	bhi	143b0 <ftello64@plt+0x2ed4>
   14350:	add	r6, r0, #1
   14354:	str	r6, [sl, r5, lsl #3]
   14358:	movw	r0, #41432	; 0xa1d8
   1435c:	movt	r0, #2
   14360:	cmp	r4, r0
   14364:	beq	14370 <ftello64@plt+0x2e94>
   14368:	mov	r0, r4
   1436c:	bl	171fc <ftello64@plt+0x5d20>
   14370:	mov	r0, r6
   14374:	bl	162bc <ftello64@plt+0x4de0>
   14378:	mov	r4, r0
   1437c:	str	r0, [r9]
   14380:	ldr	r0, [r7]
   14384:	ldr	r1, [r7, #40]	; 0x28
   14388:	ldr	r2, [r7, #44]	; 0x2c
   1438c:	stm	sp, {r0, r8}
   14390:	ldr	r0, [sp, #20]
   14394:	add	r3, sp, #8
   14398:	stm	r3, {r0, r1, r2}
   1439c:	mov	r0, r4
   143a0:	mov	r1, r6
   143a4:	ldr	r2, [sp, #32]
   143a8:	ldr	r3, [sp, #36]	; 0x24
   143ac:	bl	1309c <ftello64@plt+0x1bc0>
   143b0:	ldr	r0, [sp, #28]
   143b4:	ldr	r1, [sp, #24]
   143b8:	str	r1, [r0]
   143bc:	mov	r0, r4
   143c0:	sub	sp, fp, #28
   143c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143c8:	bl	114ac <abort@plt>
   143cc:	movw	r3, #41384	; 0xa1a8
   143d0:	movt	r3, #2
   143d4:	b	14238 <ftello64@plt+0x2d5c>
   143d8:	mov	r1, r0
   143dc:	mov	r0, #0
   143e0:	b	14228 <ftello64@plt+0x2d4c>
   143e4:	mov	r2, r1
   143e8:	mov	r1, r0
   143ec:	mov	r0, #0
   143f0:	b	143cc <ftello64@plt+0x2ef0>
   143f4:	push	{r4, r5, r6, sl, fp, lr}
   143f8:	add	fp, sp, #16
   143fc:	sub	sp, sp, #48	; 0x30
   14400:	mov	r4, r2
   14404:	mov	r5, r0
   14408:	mov	r6, sp
   1440c:	mov	r0, r6
   14410:	bl	14430 <ftello64@plt+0x2f54>
   14414:	mov	r0, r5
   14418:	mov	r1, r4
   1441c:	mvn	r2, #0
   14420:	mov	r3, r6
   14424:	bl	14238 <ftello64@plt+0x2d5c>
   14428:	sub	sp, fp, #16
   1442c:	pop	{r4, r5, r6, sl, fp, pc}
   14430:	vmov.i32	q8, #0	; 0x00000000
   14434:	mov	r2, #32
   14438:	mov	r3, r0
   1443c:	vst1.32	{d16-d17}, [r3], r2
   14440:	vst1.32	{d16-d17}, [r3]
   14444:	add	r2, r0, #16
   14448:	vst1.32	{d16-d17}, [r2]
   1444c:	cmp	r1, #10
   14450:	strne	r1, [r0]
   14454:	bxne	lr
   14458:	push	{fp, lr}
   1445c:	mov	fp, sp
   14460:	bl	114ac <abort@plt>
   14464:	push	{r4, r5, r6, r7, fp, lr}
   14468:	add	fp, sp, #16
   1446c:	sub	sp, sp, #48	; 0x30
   14470:	mov	r4, r3
   14474:	mov	r5, r2
   14478:	mov	r6, r0
   1447c:	mov	r7, sp
   14480:	mov	r0, r7
   14484:	bl	14430 <ftello64@plt+0x2f54>
   14488:	mov	r0, r6
   1448c:	mov	r1, r5
   14490:	mov	r2, r4
   14494:	mov	r3, r7
   14498:	bl	14238 <ftello64@plt+0x2d5c>
   1449c:	sub	sp, fp, #16
   144a0:	pop	{r4, r5, r6, r7, fp, pc}
   144a4:	mov	r2, r1
   144a8:	mov	r1, r0
   144ac:	mov	r0, #0
   144b0:	b	143f4 <ftello64@plt+0x2f18>
   144b4:	mov	r3, r2
   144b8:	mov	r2, r1
   144bc:	mov	r1, r0
   144c0:	mov	r0, #0
   144c4:	b	14464 <ftello64@plt+0x2f88>
   144c8:	push	{r4, r5, r6, sl, fp, lr}
   144cc:	add	fp, sp, #16
   144d0:	sub	sp, sp, #48	; 0x30
   144d4:	mov	r4, r1
   144d8:	mov	r5, r0
   144dc:	mov	r0, #32
   144e0:	movw	r1, #41384	; 0xa1a8
   144e4:	movt	r1, #2
   144e8:	add	r3, r1, #16
   144ec:	vld1.64	{d16-d17}, [r1], r0
   144f0:	mov	r6, sp
   144f4:	vld1.64	{d18-d19}, [r3]
   144f8:	add	r3, r6, #16
   144fc:	vld1.64	{d20-d21}, [r1]
   14500:	vst1.64	{d18-d19}, [r3]
   14504:	mov	r1, r6
   14508:	vst1.64	{d16-d17}, [r1], r0
   1450c:	vst1.64	{d20-d21}, [r1]
   14510:	mov	r0, r6
   14514:	mov	r1, r2
   14518:	mov	r2, #1
   1451c:	bl	12f90 <ftello64@plt+0x1ab4>
   14520:	mov	r0, #0
   14524:	mov	r1, r5
   14528:	mov	r2, r4
   1452c:	mov	r3, r6
   14530:	bl	14238 <ftello64@plt+0x2d5c>
   14534:	sub	sp, fp, #16
   14538:	pop	{r4, r5, r6, sl, fp, pc}
   1453c:	mov	r2, r1
   14540:	mvn	r1, #0
   14544:	b	144c8 <ftello64@plt+0x2fec>
   14548:	mov	r1, #58	; 0x3a
   1454c:	b	1453c <ftello64@plt+0x3060>
   14550:	mov	r2, #58	; 0x3a
   14554:	b	144c8 <ftello64@plt+0x2fec>
   14558:	push	{r4, r5, r6, sl, fp, lr}
   1455c:	add	fp, sp, #16
   14560:	sub	sp, sp, #48	; 0x30
   14564:	mov	r4, r2
   14568:	mov	r5, r0
   1456c:	mov	r6, sp
   14570:	mov	r0, r6
   14574:	bl	14430 <ftello64@plt+0x2f54>
   14578:	mov	r0, r6
   1457c:	mov	r1, #58	; 0x3a
   14580:	mov	r2, #1
   14584:	bl	12f90 <ftello64@plt+0x1ab4>
   14588:	mov	r0, r5
   1458c:	mov	r1, r4
   14590:	mvn	r2, #0
   14594:	mov	r3, r6
   14598:	bl	14238 <ftello64@plt+0x2d5c>
   1459c:	sub	sp, fp, #16
   145a0:	pop	{r4, r5, r6, sl, fp, pc}
   145a4:	push	{fp, lr}
   145a8:	mov	fp, sp
   145ac:	sub	sp, sp, #8
   145b0:	mvn	ip, #0
   145b4:	str	ip, [sp]
   145b8:	bl	145c4 <ftello64@plt+0x30e8>
   145bc:	mov	sp, fp
   145c0:	pop	{fp, pc}
   145c4:	push	{r4, r5, r6, r7, fp, lr}
   145c8:	add	fp, sp, #16
   145cc:	sub	sp, sp, #48	; 0x30
   145d0:	mov	r7, r3
   145d4:	mov	r5, r0
   145d8:	mov	r0, #32
   145dc:	movw	r3, #41384	; 0xa1a8
   145e0:	movt	r3, #2
   145e4:	add	r4, r3, #16
   145e8:	vld1.64	{d16-d17}, [r3], r0
   145ec:	mov	r6, sp
   145f0:	vld1.64	{d18-d19}, [r4]
   145f4:	add	r4, r6, #16
   145f8:	vld1.64	{d20-d21}, [r3]
   145fc:	vst1.64	{d18-d19}, [r4]
   14600:	mov	r3, r6
   14604:	vst1.64	{d16-d17}, [r3], r0
   14608:	vst1.64	{d20-d21}, [r3]
   1460c:	mov	r0, r6
   14610:	bl	12fe8 <ftello64@plt+0x1b0c>
   14614:	ldr	r2, [fp, #8]
   14618:	mov	r0, r5
   1461c:	mov	r1, r7
   14620:	mov	r3, r6
   14624:	bl	14238 <ftello64@plt+0x2d5c>
   14628:	sub	sp, fp, #16
   1462c:	pop	{r4, r5, r6, r7, fp, pc}
   14630:	mov	r3, r2
   14634:	mov	r2, r1
   14638:	mov	r1, r0
   1463c:	mov	r0, #0
   14640:	b	145a4 <ftello64@plt+0x30c8>
   14644:	push	{fp, lr}
   14648:	mov	fp, sp
   1464c:	sub	sp, sp, #8
   14650:	mov	ip, r2
   14654:	mov	r2, r1
   14658:	mov	r1, r0
   1465c:	str	r3, [sp]
   14660:	mov	r0, #0
   14664:	mov	r3, ip
   14668:	bl	145c4 <ftello64@plt+0x30e8>
   1466c:	mov	sp, fp
   14670:	pop	{fp, pc}
   14674:	movw	r3, #41280	; 0xa140
   14678:	movt	r3, #2
   1467c:	b	14238 <ftello64@plt+0x2d5c>
   14680:	mov	r2, r1
   14684:	mov	r1, r0
   14688:	mov	r0, #0
   1468c:	b	14674 <ftello64@plt+0x3198>
   14690:	mvn	r2, #0
   14694:	b	14674 <ftello64@plt+0x3198>
   14698:	mov	r1, r0
   1469c:	mov	r0, #0
   146a0:	b	14690 <ftello64@plt+0x31b4>
   146a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   146a8:	add	fp, sp, #24
   146ac:	sub	sp, sp, #16
   146b0:	mov	r4, r1
   146b4:	mov	r5, r0
   146b8:	mov	r7, #0
   146bc:	mov	r0, #0
   146c0:	mov	r1, r5
   146c4:	mov	r2, #5
   146c8:	bl	11284 <dcgettext@plt>
   146cc:	cmp	r0, r5
   146d0:	beq	146dc <ftello64@plt+0x3200>
   146d4:	sub	sp, fp, #24
   146d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   146dc:	bl	18160 <ftello64@plt+0x6c84>
   146e0:	mov	r6, r0
   146e4:	mov	r8, #56	; 0x38
   146e8:	mov	r0, #45	; 0x2d
   146ec:	stm	sp, {r0, r8}
   146f0:	str	r7, [sp, #8]
   146f4:	str	r7, [sp, #12]
   146f8:	mov	r0, r6
   146fc:	mov	r1, #85	; 0x55
   14700:	mov	r2, #84	; 0x54
   14704:	mov	r3, #70	; 0x46
   14708:	bl	147a0 <ftello64@plt+0x32c4>
   1470c:	cmp	r0, #0
   14710:	beq	1472c <ftello64@plt+0x3250>
   14714:	ldrb	r1, [r5]
   14718:	movw	r2, #36951	; 0x9057
   1471c:	movt	r2, #1
   14720:	movw	r0, #36955	; 0x905b
   14724:	movt	r0, #1
   14728:	b	14770 <ftello64@plt+0x3294>
   1472c:	mov	r0, #48	; 0x30
   14730:	mov	r1, #51	; 0x33
   14734:	str	r8, [sp]
   14738:	stmib	sp, {r0, r1}
   1473c:	str	r0, [sp, #12]
   14740:	mov	r0, r6
   14744:	mov	r1, #71	; 0x47
   14748:	mov	r2, #66	; 0x42
   1474c:	mov	r3, #49	; 0x31
   14750:	bl	147a0 <ftello64@plt+0x32c4>
   14754:	cmp	r0, #0
   14758:	beq	14780 <ftello64@plt+0x32a4>
   1475c:	ldrb	r1, [r5]
   14760:	movw	r2, #36959	; 0x905f
   14764:	movt	r2, #1
   14768:	movw	r0, #36963	; 0x9063
   1476c:	movt	r0, #1
   14770:	cmp	r1, #96	; 0x60
   14774:	moveq	r0, r2
   14778:	sub	sp, fp, #24
   1477c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14780:	movw	r1, #36945	; 0x9051
   14784:	movt	r1, #1
   14788:	movw	r0, #36949	; 0x9055
   1478c:	movt	r0, #1
   14790:	cmp	r4, #9
   14794:	moveq	r0, r1
   14798:	sub	sp, fp, #24
   1479c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   147a0:	push	{r4, r5, r6, r7, fp, lr}
   147a4:	add	fp, sp, #16
   147a8:	sub	sp, sp, #16
   147ac:	mov	r4, r3
   147b0:	mov	r5, r2
   147b4:	mov	r7, r1
   147b8:	mov	r6, r0
   147bc:	mov	r0, r1
   147c0:	bl	1702c <ftello64@plt+0x5b50>
   147c4:	ldrb	r1, [r6]
   147c8:	cmp	r0, #0
   147cc:	andne	r1, r1, #223	; 0xdf
   147d0:	mov	r0, #0
   147d4:	cmp	r1, r7
   147d8:	bne	14818 <ftello64@plt+0x333c>
   147dc:	cmp	r7, #0
   147e0:	moveq	r0, #1
   147e4:	subeq	sp, fp, #16
   147e8:	popeq	{r4, r5, r6, r7, fp, pc}
   147ec:	ldr	r0, [fp, #20]
   147f0:	ldr	r1, [fp, #16]
   147f4:	ldr	r2, [fp, #12]
   147f8:	ldr	r3, [fp, #8]
   147fc:	str	r2, [sp]
   14800:	str	r1, [sp, #4]
   14804:	str	r0, [sp, #8]
   14808:	mov	r0, r6
   1480c:	mov	r1, r5
   14810:	mov	r2, r4
   14814:	bl	14820 <ftello64@plt+0x3344>
   14818:	sub	sp, fp, #16
   1481c:	pop	{r4, r5, r6, r7, fp, pc}
   14820:	push	{r4, r5, r6, r7, fp, lr}
   14824:	add	fp, sp, #16
   14828:	sub	sp, sp, #8
   1482c:	mov	r4, r3
   14830:	mov	r5, r2
   14834:	mov	r7, r1
   14838:	mov	r6, r0
   1483c:	mov	r0, r1
   14840:	bl	1702c <ftello64@plt+0x5b50>
   14844:	ldrb	r1, [r6, #1]
   14848:	cmp	r0, #0
   1484c:	andne	r1, r1, #223	; 0xdf
   14850:	mov	r0, #0
   14854:	cmp	r1, r7
   14858:	bne	14890 <ftello64@plt+0x33b4>
   1485c:	cmp	r7, #0
   14860:	moveq	r0, #1
   14864:	subeq	sp, fp, #16
   14868:	popeq	{r4, r5, r6, r7, fp, pc}
   1486c:	ldr	r0, [fp, #16]
   14870:	ldr	r1, [fp, #12]
   14874:	ldr	r3, [fp, #8]
   14878:	str	r1, [sp]
   1487c:	str	r0, [sp, #4]
   14880:	mov	r0, r6
   14884:	mov	r1, r5
   14888:	mov	r2, r4
   1488c:	bl	14898 <ftello64@plt+0x33bc>
   14890:	sub	sp, fp, #16
   14894:	pop	{r4, r5, r6, r7, fp, pc}
   14898:	push	{r4, r5, r6, r7, fp, lr}
   1489c:	add	fp, sp, #16
   148a0:	sub	sp, sp, #8
   148a4:	mov	r4, r3
   148a8:	mov	r5, r2
   148ac:	mov	r7, r1
   148b0:	mov	r6, r0
   148b4:	mov	r0, r1
   148b8:	bl	1702c <ftello64@plt+0x5b50>
   148bc:	ldrb	r1, [r6, #2]
   148c0:	cmp	r0, #0
   148c4:	andne	r1, r1, #223	; 0xdf
   148c8:	mov	r0, #0
   148cc:	cmp	r1, r7
   148d0:	bne	14900 <ftello64@plt+0x3424>
   148d4:	cmp	r7, #0
   148d8:	moveq	r0, #1
   148dc:	subeq	sp, fp, #16
   148e0:	popeq	{r4, r5, r6, r7, fp, pc}
   148e4:	ldr	r0, [fp, #12]
   148e8:	ldr	r3, [fp, #8]
   148ec:	str	r0, [sp]
   148f0:	mov	r0, r6
   148f4:	mov	r1, r5
   148f8:	mov	r2, r4
   148fc:	bl	14908 <ftello64@plt+0x342c>
   14900:	sub	sp, fp, #16
   14904:	pop	{r4, r5, r6, r7, fp, pc}
   14908:	push	{r4, r5, r6, r7, fp, lr}
   1490c:	add	fp, sp, #16
   14910:	mov	r4, r3
   14914:	mov	r5, r2
   14918:	mov	r7, r1
   1491c:	mov	r6, r0
   14920:	mov	r0, r1
   14924:	bl	1702c <ftello64@plt+0x5b50>
   14928:	ldrb	r1, [r6, #3]
   1492c:	ldr	r3, [fp, #8]
   14930:	cmp	r0, #0
   14934:	andne	r1, r1, #223	; 0xdf
   14938:	mov	r0, #0
   1493c:	cmp	r1, r7
   14940:	popne	{r4, r5, r6, r7, fp, pc}
   14944:	cmp	r7, #0
   14948:	beq	14960 <ftello64@plt+0x3484>
   1494c:	mov	r0, r6
   14950:	mov	r1, r5
   14954:	mov	r2, r4
   14958:	pop	{r4, r5, r6, r7, fp, lr}
   1495c:	b	14968 <ftello64@plt+0x348c>
   14960:	mov	r0, #1
   14964:	pop	{r4, r5, r6, r7, fp, pc}
   14968:	push	{r4, r5, r6, r7, fp, lr}
   1496c:	add	fp, sp, #16
   14970:	mov	r4, r3
   14974:	mov	r5, r2
   14978:	mov	r7, r1
   1497c:	mov	r6, r0
   14980:	mov	r0, r1
   14984:	bl	1702c <ftello64@plt+0x5b50>
   14988:	ldrb	r1, [r6, #4]
   1498c:	cmp	r0, #0
   14990:	andne	r1, r1, #223	; 0xdf
   14994:	mov	r0, #0
   14998:	cmp	r1, r7
   1499c:	popne	{r4, r5, r6, r7, fp, pc}
   149a0:	cmp	r7, #0
   149a4:	beq	149bc <ftello64@plt+0x34e0>
   149a8:	mov	r0, r6
   149ac:	mov	r1, r5
   149b0:	mov	r2, r4
   149b4:	pop	{r4, r5, r6, r7, fp, lr}
   149b8:	b	149c4 <ftello64@plt+0x34e8>
   149bc:	mov	r0, #1
   149c0:	pop	{r4, r5, r6, r7, fp, pc}
   149c4:	push	{r4, r5, r6, sl, fp, lr}
   149c8:	add	fp, sp, #16
   149cc:	mov	r4, r2
   149d0:	mov	r6, r1
   149d4:	mov	r5, r0
   149d8:	mov	r0, r1
   149dc:	bl	1702c <ftello64@plt+0x5b50>
   149e0:	ldrb	r1, [r5, #5]
   149e4:	cmp	r0, #0
   149e8:	andne	r1, r1, #223	; 0xdf
   149ec:	mov	r0, #0
   149f0:	cmp	r1, r6
   149f4:	popne	{r4, r5, r6, sl, fp, pc}
   149f8:	cmp	r6, #0
   149fc:	beq	14a10 <ftello64@plt+0x3534>
   14a00:	mov	r0, r5
   14a04:	mov	r1, r4
   14a08:	pop	{r4, r5, r6, sl, fp, lr}
   14a0c:	b	14a18 <ftello64@plt+0x353c>
   14a10:	mov	r0, #1
   14a14:	pop	{r4, r5, r6, sl, fp, pc}
   14a18:	push	{r4, r5, fp, lr}
   14a1c:	add	fp, sp, #8
   14a20:	mov	r5, r1
   14a24:	mov	r4, r0
   14a28:	mov	r0, r1
   14a2c:	bl	1702c <ftello64@plt+0x5b50>
   14a30:	ldrb	r1, [r4, #6]
   14a34:	cmp	r0, #0
   14a38:	andne	r1, r1, #223	; 0xdf
   14a3c:	mov	r0, #0
   14a40:	cmp	r1, r5
   14a44:	popne	{r4, r5, fp, pc}
   14a48:	cmp	r5, #0
   14a4c:	beq	14a5c <ftello64@plt+0x3580>
   14a50:	mov	r0, r4
   14a54:	pop	{r4, r5, fp, lr}
   14a58:	b	14a64 <ftello64@plt+0x3588>
   14a5c:	mov	r0, #1
   14a60:	pop	{r4, r5, fp, pc}
   14a64:	push	{r4, sl, fp, lr}
   14a68:	add	fp, sp, #8
   14a6c:	mov	r4, r0
   14a70:	mov	r0, #0
   14a74:	bl	1702c <ftello64@plt+0x5b50>
   14a78:	ldrb	r1, [r4, #7]
   14a7c:	cmp	r0, #0
   14a80:	beq	14a98 <ftello64@plt+0x35bc>
   14a84:	tst	r1, #223	; 0xdf
   14a88:	moveq	r0, #1
   14a8c:	popeq	{r4, sl, fp, pc}
   14a90:	mov	r0, #0
   14a94:	pop	{r4, sl, fp, pc}
   14a98:	cmp	r1, #0
   14a9c:	moveq	r0, #1
   14aa0:	popeq	{r4, sl, fp, pc}
   14aa4:	mov	r0, #0
   14aa8:	pop	{r4, sl, fp, pc}
   14aac:	push	{r4, sl, fp, lr}
   14ab0:	add	fp, sp, #8
   14ab4:	mov	r4, r0
   14ab8:	mov	r0, #24
   14abc:	bl	16280 <ftello64@plt+0x4da4>
   14ac0:	vmov.i32	q8, #0	; 0x00000000
   14ac4:	mov	r1, r0
   14ac8:	str	r4, [r1], #8
   14acc:	vst1.64	{d16-d17}, [r1]
   14ad0:	pop	{r4, sl, fp, pc}
   14ad4:	push	{fp, lr}
   14ad8:	mov	fp, sp
   14adc:	bl	15050 <ftello64@plt+0x3b74>
   14ae0:	cmp	r0, #0
   14ae4:	moveq	r0, #0
   14ae8:	blne	14aac <ftello64@plt+0x35d0>
   14aec:	pop	{fp, pc}
   14af0:	ldr	r0, [r0]
   14af4:	bx	lr
   14af8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14afc:	add	fp, sp, #28
   14b00:	sub	sp, sp, #60	; 0x3c
   14b04:	mov	r5, r3
   14b08:	mov	r6, r2
   14b0c:	ldr	r1, [r0]
   14b10:	str	r1, [sp, #12]
   14b14:	ldr	r8, [r0, #12]
   14b18:	ldr	r9, [r0, #20]
   14b1c:	mov	r1, r0
   14b20:	ldr	r7, [r1, #16]!
   14b24:	str	r1, [sp, #4]
   14b28:	ldr	sl, [r0, #8]!
   14b2c:	str	r0, [sp, #8]
   14b30:	adds	r0, r2, #1
   14b34:	str	r0, [sp, #28]
   14b38:	adc	r0, r3, #0
   14b3c:	str	r0, [sp, #24]
   14b40:	subs	r0, r7, r6
   14b44:	sbcs	r0, r9, r5
   14b48:	bcs	14bc0 <ftello64@plt+0x36e4>
   14b4c:	mov	r4, #0
   14b50:	mov	r0, r7
   14b54:	mov	r1, r9
   14b58:	bl	14cbc <ftello64@plt+0x37e0>
   14b5c:	adds	r0, r0, #255	; 0xff
   14b60:	adc	r1, r1, #0
   14b64:	add	r4, r4, #1
   14b68:	subs	r2, r0, r6
   14b6c:	sbcs	r2, r1, r5
   14b70:	bcc	14b58 <ftello64@plt+0x367c>
   14b74:	ldr	r0, [sp, #12]
   14b78:	sub	r1, fp, #36	; 0x24
   14b7c:	mov	r2, r4
   14b80:	bl	15218 <ftello64@plt+0x3d3c>
   14b84:	sub	r4, fp, #36	; 0x24
   14b88:	mov	r0, sl
   14b8c:	mov	r1, r8
   14b90:	bl	14cbc <ftello64@plt+0x37e0>
   14b94:	ldrb	r2, [r4], #1
   14b98:	adds	sl, r0, r2
   14b9c:	adc	r8, r1, #0
   14ba0:	mov	r0, r7
   14ba4:	mov	r1, r9
   14ba8:	bl	14cbc <ftello64@plt+0x37e0>
   14bac:	adds	r7, r0, #255	; 0xff
   14bb0:	adc	r9, r1, #0
   14bb4:	subs	r0, r7, r6
   14bb8:	sbcs	r0, r9, r5
   14bbc:	bcc	14b88 <ftello64@plt+0x36ac>
   14bc0:	eor	r0, r7, r6
   14bc4:	eor	r1, r9, r5
   14bc8:	orrs	r0, r0, r1
   14bcc:	beq	14ca0 <ftello64@plt+0x37c4>
   14bd0:	mov	r0, sl
   14bd4:	mov	r1, r8
   14bd8:	str	r7, [fp, #-40]	; 0xffffffd8
   14bdc:	ldr	r7, [sp, #28]
   14be0:	mov	r2, r7
   14be4:	mov	r4, r9
   14be8:	str	r9, [sp, #36]	; 0x24
   14bec:	ldr	r9, [sp, #24]
   14bf0:	mov	r3, r9
   14bf4:	bl	18684 <ftello64@plt+0x71a8>
   14bf8:	umull	r3, r2, r0, r7
   14bfc:	str	r0, [sp, #16]
   14c00:	mla	r2, r0, r9, r2
   14c04:	str	r1, [sp, #20]
   14c08:	mla	r1, r1, r7, r2
   14c0c:	str	sl, [sp, #44]	; 0x2c
   14c10:	subs	sl, sl, r3
   14c14:	str	r8, [sp, #40]	; 0x28
   14c18:	sbc	r8, r8, r1
   14c1c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14c20:	subs	r0, r0, r6
   14c24:	sbc	r1, r4, r5
   14c28:	str	r1, [sp, #32]
   14c2c:	mov	r4, r0
   14c30:	mov	r2, r7
   14c34:	mov	r3, r9
   14c38:	bl	18684 <ftello64@plt+0x71a8>
   14c3c:	umull	r2, r3, r0, r7
   14c40:	mla	r3, r0, r9, r3
   14c44:	mla	r3, r1, r7, r3
   14c48:	subs	r2, r4, r2
   14c4c:	ldr	r7, [sp, #32]
   14c50:	sbc	r3, r7, r3
   14c54:	subs	r7, r2, #1
   14c58:	sbc	r9, r3, #0
   14c5c:	ldr	r4, [fp, #-40]	; 0xffffffd8
   14c60:	subs	r2, r4, r2
   14c64:	ldr	r4, [sp, #36]	; 0x24
   14c68:	sbc	r3, r4, r3
   14c6c:	ldr	r4, [sp, #44]	; 0x2c
   14c70:	subs	r2, r2, r4
   14c74:	ldr	r2, [sp, #40]	; 0x28
   14c78:	sbcs	r2, r3, r2
   14c7c:	bcc	14b40 <ftello64@plt+0x3664>
   14c80:	ldr	r2, [sp, #8]
   14c84:	ldr	r3, [sp, #20]
   14c88:	ldr	r7, [sp, #16]
   14c8c:	str	r7, [r2]
   14c90:	str	r3, [r2, #4]
   14c94:	ldr	r2, [sp, #4]
   14c98:	strd	r0, [r2]
   14c9c:	b	14cac <ftello64@plt+0x37d0>
   14ca0:	vmov.i32	q8, #0	; 0x00000000
   14ca4:	ldr	r0, [sp, #8]
   14ca8:	vst1.64	{d16-d17}, [r0]
   14cac:	mov	r0, sl
   14cb0:	mov	r1, r8
   14cb4:	sub	sp, fp, #28
   14cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cbc:	lsl	r1, r1, #8
   14cc0:	orr	r1, r1, r0, lsr #24
   14cc4:	lsl	r0, r0, #8
   14cc8:	bx	lr
   14ccc:	push	{r4, sl, fp, lr}
   14cd0:	add	fp, sp, #8
   14cd4:	mov	r4, r0
   14cd8:	mov	r1, #24
   14cdc:	mvn	r2, #0
   14ce0:	bl	1144c <__explicit_bzero_chk@plt>
   14ce4:	mov	r0, r4
   14ce8:	pop	{r4, sl, fp, lr}
   14cec:	b	171fc <ftello64@plt+0x5d20>
   14cf0:	push	{r4, r5, r6, r7, fp, lr}
   14cf4:	add	fp, sp, #16
   14cf8:	mov	r4, r0
   14cfc:	ldr	r0, [r0]
   14d00:	bl	15384 <ftello64@plt+0x3ea8>
   14d04:	mov	r5, r0
   14d08:	bl	113bc <__errno_location@plt>
   14d0c:	mov	r6, r0
   14d10:	ldr	r7, [r0]
   14d14:	mov	r0, r4
   14d18:	bl	14ccc <ftello64@plt+0x37f0>
   14d1c:	str	r7, [r6]
   14d20:	mov	r0, r5
   14d24:	pop	{r4, r5, r6, r7, fp, pc}
   14d28:	push	{r4, sl, fp, lr}
   14d2c:	add	fp, sp, #8
   14d30:	mov	r4, r0
   14d34:	mov	r0, r1
   14d38:	bl	14d5c <ftello64@plt+0x3880>
   14d3c:	add	r0, r0, #1
   14d40:	asr	r1, r0, #31
   14d44:	mul	r1, r1, r4
   14d48:	mov	r2, #7
   14d4c:	umlal	r2, r1, r0, r4
   14d50:	lsr	r0, r2, #3
   14d54:	orr	r0, r0, r1, lsl #29
   14d58:	pop	{r4, sl, fp, pc}
   14d5c:	cmp	r0, #0
   14d60:	mvneq	r0, #0
   14d64:	bxeq	lr
   14d68:	push	{fp, lr}
   14d6c:	mov	fp, sp
   14d70:	bl	17124 <ftello64@plt+0x5c48>
   14d74:	rsb	r0, r0, #31
   14d78:	pop	{fp, pc}
   14d7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d80:	add	fp, sp, #28
   14d84:	sub	sp, sp, #4
   14d88:	cmp	r1, #0
   14d8c:	beq	14dc8 <ftello64@plt+0x38ec>
   14d90:	mov	r4, r2
   14d94:	mov	sl, r1
   14d98:	mov	r9, r0
   14d9c:	cmp	r1, #1
   14da0:	bne	14dd0 <ftello64@plt+0x38f4>
   14da4:	mov	r0, #4
   14da8:	bl	16280 <ftello64@plt+0x4da4>
   14dac:	mov	r7, r0
   14db0:	mov	r0, r9
   14db4:	mov	r2, r4
   14db8:	mov	r3, #0
   14dbc:	bl	14ef4 <ftello64@plt+0x3a18>
   14dc0:	str	r0, [r7]
   14dc4:	b	14ee4 <ftello64@plt+0x3a08>
   14dc8:	mov	r7, #0
   14dcc:	b	14ee4 <ftello64@plt+0x3a08>
   14dd0:	cmp	r4, #131072	; 0x20000
   14dd4:	bcc	14e10 <ftello64@plt+0x3934>
   14dd8:	udiv	r0, r4, sl
   14ddc:	cmp	r0, #31
   14de0:	bls	14e34 <ftello64@plt+0x3958>
   14de4:	lsl	r0, sl, #1
   14de8:	bl	14f00 <ftello64@plt+0x3a24>
   14dec:	cmp	r0, #0
   14df0:	beq	14ef0 <ftello64@plt+0x3a14>
   14df4:	mov	r8, r0
   14df8:	mov	r0, sl
   14dfc:	mov	r1, #4
   14e00:	bl	1631c <ftello64@plt+0x4e40>
   14e04:	mov	r7, r0
   14e08:	mov	r5, #1
   14e0c:	b	14e68 <ftello64@plt+0x398c>
   14e10:	mov	r0, r4
   14e14:	mov	r1, #4
   14e18:	bl	1631c <ftello64@plt+0x4e40>
   14e1c:	mov	r7, r0
   14e20:	cmp	r4, #0
   14e24:	bne	14e44 <ftello64@plt+0x3968>
   14e28:	mov	r8, #0
   14e2c:	mov	r5, #0
   14e30:	b	14e68 <ftello64@plt+0x398c>
   14e34:	mov	r0, r4
   14e38:	mov	r1, #4
   14e3c:	bl	1631c <ftello64@plt+0x4e40>
   14e40:	mov	r7, r0
   14e44:	mov	r0, #0
   14e48:	str	r0, [r7, r0, lsl #2]
   14e4c:	add	r0, r0, #1
   14e50:	cmp	r4, r0
   14e54:	bne	14e48 <ftello64@plt+0x396c>
   14e58:	mov	r8, #0
   14e5c:	cmp	sl, #0
   14e60:	mov	r5, #0
   14e64:	beq	14ed0 <ftello64@plt+0x39f4>
   14e68:	mov	r6, #0
   14e6c:	mov	r0, r9
   14e70:	mov	r2, r4
   14e74:	mov	r3, #0
   14e78:	bl	14ef4 <ftello64@plt+0x3a18>
   14e7c:	add	r3, r6, r0
   14e80:	cmp	r5, #0
   14e84:	beq	14e9c <ftello64@plt+0x39c0>
   14e88:	mov	r0, r8
   14e8c:	mov	r1, r7
   14e90:	mov	r2, r6
   14e94:	bl	14f38 <ftello64@plt+0x3a5c>
   14e98:	b	14eac <ftello64@plt+0x39d0>
   14e9c:	mov	r0, r7
   14ea0:	mov	r1, r6
   14ea4:	mov	r2, r3
   14ea8:	bl	15010 <ftello64@plt+0x3b34>
   14eac:	sub	r4, r4, #1
   14eb0:	add	r6, r6, #1
   14eb4:	cmp	sl, r6
   14eb8:	bne	14e6c <ftello64@plt+0x3990>
   14ebc:	cmp	r5, #0
   14ec0:	beq	14ed0 <ftello64@plt+0x39f4>
   14ec4:	mov	r0, r8
   14ec8:	bl	15024 <ftello64@plt+0x3b48>
   14ecc:	b	14ee4 <ftello64@plt+0x3a08>
   14ed0:	mov	r0, r7
   14ed4:	mov	r1, sl
   14ed8:	mov	r2, #4
   14edc:	bl	16240 <ftello64@plt+0x4d64>
   14ee0:	mov	r7, r0
   14ee4:	mov	r0, r7
   14ee8:	sub	sp, fp, #28
   14eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ef0:	bl	16630 <ftello64@plt+0x5154>
   14ef4:	subs	r2, r2, #1
   14ef8:	sbc	r3, r3, #0
   14efc:	b	14af8 <ftello64@plt+0x361c>
   14f00:	push	{fp, lr}
   14f04:	mov	fp, sp
   14f08:	sub	sp, sp, #8
   14f0c:	movw	r1, #29180	; 0x71fc
   14f10:	movt	r1, #1
   14f14:	str	r1, [sp]
   14f18:	movw	r2, #20520	; 0x5028
   14f1c:	movt	r2, #1
   14f20:	movw	r3, #20536	; 0x5038
   14f24:	movt	r3, #1
   14f28:	mov	r1, #0
   14f2c:	bl	17678 <ftello64@plt+0x619c>
   14f30:	mov	sp, fp
   14f34:	pop	{fp, pc}
   14f38:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14f3c:	add	fp, sp, #24
   14f40:	sub	sp, sp, #16
   14f44:	mov	r5, r3
   14f48:	mov	r9, r2
   14f4c:	mov	r8, r1
   14f50:	mov	r6, r0
   14f54:	mov	r4, #0
   14f58:	str	r4, [sp, #12]
   14f5c:	str	r2, [sp, #8]
   14f60:	add	r1, sp, #8
   14f64:	bl	17f48 <ftello64@plt+0x6a6c>
   14f68:	mov	r7, r0
   14f6c:	str	r5, [sp]
   14f70:	str	r4, [sp, #4]
   14f74:	mov	r1, sp
   14f78:	mov	r0, r6
   14f7c:	bl	17f48 <ftello64@plt+0x6a6c>
   14f80:	mov	r4, r0
   14f84:	cmp	r7, #0
   14f88:	beq	14fdc <ftello64@plt+0x3b00>
   14f8c:	cmp	r4, #0
   14f90:	beq	14ff8 <ftello64@plt+0x3b1c>
   14f94:	ldr	r0, [r7, #4]
   14f98:	ldr	r1, [r4, #4]
   14f9c:	str	r1, [r7, #4]
   14fa0:	str	r0, [r4, #4]
   14fa4:	mov	r0, r6
   14fa8:	mov	r1, r7
   14fac:	bl	17f08 <ftello64@plt+0x6a2c>
   14fb0:	cmp	r0, #0
   14fb4:	beq	14fd8 <ftello64@plt+0x3afc>
   14fb8:	mov	r0, r6
   14fbc:	mov	r1, r4
   14fc0:	bl	17f08 <ftello64@plt+0x6a2c>
   14fc4:	cmp	r0, #0
   14fc8:	ldrne	r0, [r7, #4]
   14fcc:	strne	r0, [r8, r9, lsl #2]
   14fd0:	subne	sp, fp, #24
   14fd4:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   14fd8:	bl	16630 <ftello64@plt+0x5154>
   14fdc:	mov	r0, #8
   14fe0:	bl	16280 <ftello64@plt+0x4da4>
   14fe4:	mov	r7, r0
   14fe8:	str	r9, [r0]
   14fec:	str	r9, [r0, #4]
   14ff0:	cmp	r4, #0
   14ff4:	bne	14f94 <ftello64@plt+0x3ab8>
   14ff8:	mov	r0, #8
   14ffc:	bl	16280 <ftello64@plt+0x4da4>
   15000:	mov	r4, r0
   15004:	str	r5, [r0]
   15008:	str	r5, [r0, #4]
   1500c:	b	14f94 <ftello64@plt+0x3ab8>
   15010:	ldr	ip, [r0, r1, lsl #2]
   15014:	ldr	r3, [r0, r2, lsl #2]
   15018:	str	r3, [r0, r1, lsl #2]
   1501c:	str	ip, [r0, r2, lsl #2]
   15020:	bx	lr
   15024:	b	1794c <ftello64@plt+0x6470>
   15028:	ldr	r0, [r0]
   1502c:	udiv	r2, r0, r1
   15030:	mls	r0, r2, r1, r0
   15034:	bx	lr
   15038:	ldr	r1, [r1]
   1503c:	ldr	r0, [r0]
   15040:	sub	r0, r0, r1
   15044:	clz	r0, r0
   15048:	lsr	r0, r0, #5
   1504c:	bx	lr
   15050:	cmp	r1, #0
   15054:	beq	150c4 <ftello64@plt+0x3be8>
   15058:	push	{r4, r5, r6, r7, fp, lr}
   1505c:	add	fp, sp, #16
   15060:	mov	r5, r1
   15064:	mov	r6, r0
   15068:	cmp	r0, #0
   1506c:	beq	150d0 <ftello64@plt+0x3bf4>
   15070:	movw	r1, #37052	; 0x90bc
   15074:	movt	r1, #1
   15078:	mov	r0, r6
   1507c:	bl	17148 <ftello64@plt+0x5c6c>
   15080:	cmp	r0, #0
   15084:	moveq	r4, #0
   15088:	moveq	r0, r4
   1508c:	popeq	{r4, r5, r6, r7, fp, pc}
   15090:	mov	r7, r0
   15094:	mov	r1, r6
   15098:	bl	15138 <ftello64@plt+0x3c5c>
   1509c:	mov	r4, r0
   150a0:	cmp	r5, #2048	; 0x800
   150a4:	movcs	r5, #2048	; 0x800
   150a8:	add	r1, r0, #12
   150ac:	mov	r0, r7
   150b0:	mov	r2, #0
   150b4:	mov	r3, r5
   150b8:	bl	113d4 <setvbuf@plt>
   150bc:	mov	r0, r4
   150c0:	pop	{r4, r5, r6, r7, fp, pc}
   150c4:	mov	r0, #0
   150c8:	mov	r1, #0
   150cc:	b	15138 <ftello64@plt+0x3c5c>
   150d0:	mov	r4, #0
   150d4:	mov	r0, #0
   150d8:	mov	r1, r6
   150dc:	bl	15138 <ftello64@plt+0x3c5c>
   150e0:	mov	r6, r0
   150e4:	str	r4, [r0, #12]
   150e8:	cmp	r5, #1024	; 0x400
   150ec:	movcs	r5, #1024	; 0x400
   150f0:	add	r7, r0, #16
   150f4:	mov	r0, r7
   150f8:	mov	r1, r5
   150fc:	bl	15164 <ftello64@plt+0x3c88>
   15100:	cmp	r0, #0
   15104:	beq	15118 <ftello64@plt+0x3c3c>
   15108:	mov	r0, r7
   1510c:	bl	1572c <ftello64@plt+0x4250>
   15110:	mov	r0, r6
   15114:	pop	{r4, r5, r6, r7, fp, pc}
   15118:	bl	113bc <__errno_location@plt>
   1511c:	mov	r5, r0
   15120:	ldr	r7, [r0]
   15124:	mov	r0, r6
   15128:	bl	151cc <ftello64@plt+0x3cf0>
   1512c:	str	r7, [r5]
   15130:	mov	r0, r4
   15134:	pop	{r4, r5, r6, r7, fp, pc}
   15138:	push	{r4, r5, fp, lr}
   1513c:	add	fp, sp, #8
   15140:	mov	r4, r1
   15144:	mov	r5, r0
   15148:	movw	r0, #2076	; 0x81c
   1514c:	bl	16280 <ftello64@plt+0x4da4>
   15150:	movw	r1, #21384	; 0x5388
   15154:	movt	r1, #1
   15158:	str	r5, [r0]
   1515c:	stmib	r0, {r1, r4}
   15160:	pop	{r4, r5, fp, pc}
   15164:	push	{r4, r5, r6, sl, fp, lr}
   15168:	add	fp, sp, #16
   1516c:	mov	r4, #1
   15170:	cmp	r1, #1
   15174:	blt	151b8 <ftello64@plt+0x3cdc>
   15178:	mov	r5, r0
   1517c:	add	r6, r0, r1
   15180:	sub	r1, r6, r5
   15184:	mov	r0, r5
   15188:	mov	r2, #0
   1518c:	bl	11494 <getrandom@plt>
   15190:	cmp	r0, #0
   15194:	blt	151a0 <ftello64@plt+0x3cc4>
   15198:	add	r5, r5, r0
   1519c:	b	151b0 <ftello64@plt+0x3cd4>
   151a0:	bl	113bc <__errno_location@plt>
   151a4:	ldr	r0, [r0]
   151a8:	cmp	r0, #4
   151ac:	bne	151c0 <ftello64@plt+0x3ce4>
   151b0:	cmp	r5, r6
   151b4:	bcc	15180 <ftello64@plt+0x3ca4>
   151b8:	mov	r0, r4
   151bc:	pop	{r4, r5, r6, sl, fp, pc}
   151c0:	mov	r4, #0
   151c4:	mov	r0, r4
   151c8:	pop	{r4, r5, r6, sl, fp, pc}
   151cc:	push	{r4, r5, fp, lr}
   151d0:	add	fp, sp, #8
   151d4:	mov	r5, r0
   151d8:	ldr	r4, [r0]
   151dc:	movw	r1, #2076	; 0x81c
   151e0:	mvn	r2, #0
   151e4:	bl	1144c <__explicit_bzero_chk@plt>
   151e8:	mov	r0, r5
   151ec:	bl	171fc <ftello64@plt+0x5d20>
   151f0:	cmp	r4, #0
   151f4:	moveq	r0, #0
   151f8:	popeq	{r4, r5, fp, pc}
   151fc:	mov	r0, r4
   15200:	pop	{r4, r5, fp, lr}
   15204:	b	129e0 <ftello64@plt+0x1504>
   15208:	str	r1, [r0, #4]
   1520c:	bx	lr
   15210:	str	r1, [r0, #8]
   15214:	bx	lr
   15218:	ldr	r3, [r0]
   1521c:	cmp	r3, #0
   15220:	beq	15228 <ftello64@plt+0x3d4c>
   15224:	b	15230 <ftello64@plt+0x3d54>
   15228:	add	r0, r0, #12
   1522c:	b	152b8 <ftello64@plt+0x3ddc>
   15230:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15234:	add	fp, sp, #24
   15238:	mov	r6, r2
   1523c:	mov	r4, r1
   15240:	mov	r9, r0
   15244:	ldr	r3, [r0]
   15248:	mov	r0, r1
   1524c:	mov	r1, #1
   15250:	bl	11488 <fread_unlocked@plt>
   15254:	mov	r7, r0
   15258:	sub	r6, r6, r0
   1525c:	bl	113bc <__errno_location@plt>
   15260:	cmp	r6, #0
   15264:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   15268:	mov	r8, r0
   1526c:	ldr	r5, [r8]
   15270:	ldr	r0, [r9]
   15274:	bl	11314 <ferror_unlocked@plt>
   15278:	cmp	r0, #0
   1527c:	moveq	r5, r0
   15280:	str	r5, [r8]
   15284:	ldr	r1, [r9, #4]
   15288:	ldr	r0, [r9, #8]
   1528c:	blx	r1
   15290:	add	r4, r4, r7
   15294:	ldr	r3, [r9]
   15298:	mov	r0, r4
   1529c:	mov	r1, #1
   152a0:	mov	r2, r6
   152a4:	bl	11488 <fread_unlocked@plt>
   152a8:	mov	r7, r0
   152ac:	subs	r6, r6, r0
   152b0:	bne	1526c <ftello64@plt+0x3d90>
   152b4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   152b8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   152bc:	add	fp, sp, #24
   152c0:	mov	r5, r2
   152c4:	mov	r6, r1
   152c8:	mov	r8, r0
   152cc:	mov	r7, r0
   152d0:	ldr	r4, [r7], #1040	; 0x410
   152d4:	sub	r0, r7, r4
   152d8:	add	r1, r0, #1024	; 0x400
   152dc:	cmp	r4, r2
   152e0:	bcs	15350 <ftello64@plt+0x3e74>
   152e4:	add	r9, r8, #4
   152e8:	mov	r0, r6
   152ec:	mov	r2, r4
   152f0:	bl	1123c <memcpy@plt>
   152f4:	sub	r5, r5, r4
   152f8:	add	r6, r6, r4
   152fc:	tst	r6, #3
   15300:	beq	15324 <ftello64@plt+0x3e48>
   15304:	mov	r0, r9
   15308:	mov	r1, r7
   1530c:	bl	153f8 <ftello64@plt+0x3f1c>
   15310:	mov	r4, #1024	; 0x400
   15314:	cmp	r5, #1024	; 0x400
   15318:	mov	r1, r7
   1531c:	bhi	152e8 <ftello64@plt+0x3e0c>
   15320:	b	15368 <ftello64@plt+0x3e8c>
   15324:	cmp	r5, #1024	; 0x400
   15328:	bcc	15358 <ftello64@plt+0x3e7c>
   1532c:	mov	r0, r9
   15330:	mov	r1, r6
   15334:	bl	153f8 <ftello64@plt+0x3f1c>
   15338:	subs	r5, r5, #1024	; 0x400
   1533c:	add	r6, r6, #1024	; 0x400
   15340:	bne	15324 <ftello64@plt+0x3e48>
   15344:	mov	r0, #0
   15348:	str	r0, [r8]
   1534c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15350:	mov	r7, r1
   15354:	b	15368 <ftello64@plt+0x3e8c>
   15358:	mov	r0, r9
   1535c:	mov	r1, r7
   15360:	bl	153f8 <ftello64@plt+0x3f1c>
   15364:	mov	r4, #1024	; 0x400
   15368:	mov	r0, r6
   1536c:	mov	r1, r7
   15370:	mov	r2, r5
   15374:	bl	1123c <memcpy@plt>
   15378:	sub	r0, r4, r5
   1537c:	str	r0, [r8]
   15380:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15384:	b	151cc <ftello64@plt+0x3cf0>
   15388:	push	{fp, lr}
   1538c:	mov	fp, sp
   15390:	cmp	r0, #0
   15394:	beq	153f4 <ftello64@plt+0x3f18>
   15398:	mov	r4, r0
   1539c:	movw	r0, #41260	; 0xa12c
   153a0:	movt	r0, #2
   153a4:	ldr	r5, [r0]
   153a8:	bl	113bc <__errno_location@plt>
   153ac:	ldr	r6, [r0]
   153b0:	movw	r0, #37055	; 0x90bf
   153b4:	movt	r0, #1
   153b8:	movw	r1, #37071	; 0x90cf
   153bc:	movt	r1, #1
   153c0:	cmp	r6, #0
   153c4:	moveq	r1, r0
   153c8:	mov	r0, #0
   153cc:	mov	r2, #5
   153d0:	bl	11284 <dcgettext@plt>
   153d4:	mov	r7, r0
   153d8:	mov	r0, r4
   153dc:	bl	14698 <ftello64@plt+0x31bc>
   153e0:	mov	r3, r0
   153e4:	mov	r0, r5
   153e8:	mov	r1, r6
   153ec:	mov	r2, r7
   153f0:	bl	1132c <error@plt>
   153f4:	bl	114ac <abort@plt>
   153f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153fc:	add	fp, sp, #28
   15400:	sub	sp, sp, #20
   15404:	str	r1, [sp, #16]
   15408:	mov	sl, r0
   1540c:	ldr	r9, [r0, #1024]	; 0x400
   15410:	ldr	r0, [r0, #1028]	; 0x404
   15414:	ldr	r1, [sl, #1032]	; 0x408
   15418:	add	r1, r1, #1
   1541c:	str	r1, [sl, #1032]	; 0x408
   15420:	add	r6, r1, r0
   15424:	add	r1, sl, #512	; 0x200
   15428:	add	r0, sl, #16
   1542c:	cmp	r1, r0
   15430:	str	r1, [sp, #12]
   15434:	movhi	r0, r1
   15438:	mvn	r1, sl
   1543c:	add	r0, r0, r1
   15440:	lsr	r0, r0, #4
   15444:	str	r0, [sp, #8]
   15448:	mov	r8, #0
   1544c:	mov	r4, sl
   15450:	ldr	r7, [r4, r8]!
   15454:	ldr	r5, [r4, #512]	; 0x200
   15458:	mov	r0, sl
   1545c:	mov	r1, r7
   15460:	bl	1571c <ftello64@plt+0x4240>
   15464:	eor	r1, r9, r9, lsl #13
   15468:	add	r5, r1, r5
   1546c:	add	r1, r5, r6
   15470:	add	r0, r1, r0
   15474:	str	r0, [r4]
   15478:	lsr	r1, r0, #8
   1547c:	mov	r0, sl
   15480:	bl	1571c <ftello64@plt+0x4240>
   15484:	add	r6, r0, r7
   15488:	mov	r0, r6
   1548c:	bl	15728 <ftello64@plt+0x424c>
   15490:	ldr	r0, [sp, #16]
   15494:	str	r6, [r0, r8]!
   15498:	mov	r9, r0
   1549c:	mov	r0, r5
   154a0:	bl	15728 <ftello64@plt+0x424c>
   154a4:	eor	r0, r5, r5, lsr #6
   154a8:	ldr	r5, [r4, #4]
   154ac:	ldr	r1, [r4, #516]	; 0x204
   154b0:	add	r7, r0, r1
   154b4:	add	r6, r7, r6
   154b8:	mov	r0, sl
   154bc:	mov	r1, r5
   154c0:	bl	1571c <ftello64@plt+0x4240>
   154c4:	add	r0, r6, r0
   154c8:	str	r0, [r4, #4]
   154cc:	lsr	r1, r0, #8
   154d0:	mov	r0, sl
   154d4:	bl	1571c <ftello64@plt+0x4240>
   154d8:	add	r0, r0, r5
   154dc:	bl	15728 <ftello64@plt+0x424c>
   154e0:	str	r0, [r9, #4]
   154e4:	eor	r1, r7, r7, lsl #2
   154e8:	ldr	r5, [r4, #8]
   154ec:	ldr	r2, [r4, #520]	; 0x208
   154f0:	add	r6, r2, r1
   154f4:	add	r7, r6, r0
   154f8:	mov	r0, sl
   154fc:	mov	r1, r5
   15500:	bl	1571c <ftello64@plt+0x4240>
   15504:	add	r0, r7, r0
   15508:	str	r0, [r4, #8]
   1550c:	lsr	r1, r0, #8
   15510:	mov	r0, sl
   15514:	bl	1571c <ftello64@plt+0x4240>
   15518:	add	r5, r0, r5
   1551c:	mov	r0, r5
   15520:	bl	15728 <ftello64@plt+0x424c>
   15524:	str	r5, [r9, #8]
   15528:	mov	r7, r9
   1552c:	mov	r0, r6
   15530:	bl	15728 <ftello64@plt+0x424c>
   15534:	eor	r0, r6, r6, lsr #16
   15538:	ldr	r6, [r4, #12]
   1553c:	ldr	r1, [r4, #524]	; 0x20c
   15540:	add	r9, r0, r1
   15544:	add	r5, r9, r5
   15548:	mov	r0, sl
   1554c:	mov	r1, r6
   15550:	bl	1571c <ftello64@plt+0x4240>
   15554:	add	r0, r5, r0
   15558:	str	r0, [r4, #12]
   1555c:	lsr	r1, r0, #8
   15560:	mov	r0, sl
   15564:	bl	1571c <ftello64@plt+0x4240>
   15568:	add	r6, r0, r6
   1556c:	mov	r0, r6
   15570:	bl	15728 <ftello64@plt+0x424c>
   15574:	str	r6, [r7, #12]
   15578:	add	r8, r8, #16
   1557c:	add	r0, sl, r8
   15580:	ldr	r1, [sp, #12]
   15584:	cmp	r0, r1
   15588:	bcc	1544c <ftello64@plt+0x3f70>
   1558c:	ldr	r0, [sp, #16]
   15590:	add	r0, r0, #16
   15594:	str	r0, [sp, #16]
   15598:	ldr	r0, [sp, #8]
   1559c:	lsl	r0, r0, #4
   155a0:	str	r0, [sp, #12]
   155a4:	add	r0, sl, #1024	; 0x400
   155a8:	str	r0, [sp, #4]
   155ac:	mov	r2, sl
   155b0:	str	r2, [sp, #8]
   155b4:	ldr	r0, [sp, #12]
   155b8:	add	r8, r2, r0
   155bc:	ldr	r4, [r8, #-496]	; 0xfffffe10
   155c0:	ldr	r5, [r8, #16]
   155c4:	mov	r0, sl
   155c8:	mov	r1, r5
   155cc:	bl	1571c <ftello64@plt+0x4240>
   155d0:	eor	r1, r9, r9, lsl #13
   155d4:	add	r7, r1, r4
   155d8:	add	r1, r7, r6
   155dc:	add	r0, r1, r0
   155e0:	str	r0, [r8, #16]
   155e4:	lsr	r1, r0, #8
   155e8:	mov	r0, sl
   155ec:	bl	1571c <ftello64@plt+0x4240>
   155f0:	add	r5, r0, r5
   155f4:	mov	r0, r5
   155f8:	bl	15728 <ftello64@plt+0x424c>
   155fc:	ldr	r4, [sp, #16]
   15600:	ldr	r0, [sp, #12]
   15604:	str	r5, [r4, r0]!
   15608:	mov	r0, r7
   1560c:	bl	15728 <ftello64@plt+0x424c>
   15610:	eor	r0, r7, r7, lsr #6
   15614:	ldr	r1, [r8, #-492]	; 0xfffffe14
   15618:	ldr	r6, [r8, #20]
   1561c:	add	r7, r0, r1
   15620:	add	r5, r7, r5
   15624:	mov	r0, sl
   15628:	mov	r1, r6
   1562c:	bl	1571c <ftello64@plt+0x4240>
   15630:	add	r0, r5, r0
   15634:	str	r0, [r8, #20]
   15638:	lsr	r1, r0, #8
   1563c:	mov	r0, sl
   15640:	bl	1571c <ftello64@plt+0x4240>
   15644:	add	r0, r0, r6
   15648:	bl	15728 <ftello64@plt+0x424c>
   1564c:	eor	r1, r7, r7, lsl #2
   15650:	str	r0, [r4, #4]
   15654:	ldr	r2, [r8, #-488]	; 0xfffffe18
   15658:	ldr	r5, [r8, #24]
   1565c:	add	r6, r2, r1
   15660:	add	r7, r6, r0
   15664:	mov	r0, sl
   15668:	mov	r1, r5
   1566c:	bl	1571c <ftello64@plt+0x4240>
   15670:	add	r0, r7, r0
   15674:	str	r0, [r8, #24]
   15678:	lsr	r1, r0, #8
   1567c:	mov	r0, sl
   15680:	bl	1571c <ftello64@plt+0x4240>
   15684:	add	r5, r0, r5
   15688:	mov	r0, r5
   1568c:	bl	15728 <ftello64@plt+0x424c>
   15690:	str	r5, [r4, #8]
   15694:	mov	r0, r6
   15698:	bl	15728 <ftello64@plt+0x424c>
   1569c:	eor	r0, r6, r6, lsr #16
   156a0:	ldr	r1, [r8, #-484]	; 0xfffffe1c
   156a4:	ldr	r6, [r8, #28]
   156a8:	add	r9, r0, r1
   156ac:	add	r5, r9, r5
   156b0:	mov	r0, sl
   156b4:	mov	r1, r6
   156b8:	bl	1571c <ftello64@plt+0x4240>
   156bc:	add	r0, r5, r0
   156c0:	str	r0, [r8, #28]
   156c4:	lsr	r1, r0, #8
   156c8:	mov	r0, sl
   156cc:	bl	1571c <ftello64@plt+0x4240>
   156d0:	add	r6, r0, r6
   156d4:	mov	r0, r6
   156d8:	bl	15728 <ftello64@plt+0x424c>
   156dc:	ldr	r2, [sp, #8]
   156e0:	str	r6, [r4, #12]
   156e4:	add	r2, r2, #16
   156e8:	ldr	r0, [sp, #12]
   156ec:	add	r0, r2, r0
   156f0:	add	r0, r0, #16
   156f4:	ldr	r1, [sp, #16]
   156f8:	add	r1, r1, #16
   156fc:	str	r1, [sp, #16]
   15700:	ldr	r1, [sp, #4]
   15704:	cmp	r0, r1
   15708:	bcc	155b0 <ftello64@plt+0x40d4>
   1570c:	str	r9, [sl, #1024]	; 0x400
   15710:	str	r6, [sl, #1028]	; 0x404
   15714:	sub	sp, fp, #28
   15718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1571c:	and	r1, r1, #1020	; 0x3fc
   15720:	ldr	r0, [r0, r1]
   15724:	bx	lr
   15728:	bx	lr
   1572c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15730:	add	fp, sp, #28
   15734:	sub	sp, sp, #52	; 0x34
   15738:	str	r0, [sp, #36]	; 0x24
   1573c:	add	sl, r0, #28
   15740:	movw	r4, #57178	; 0xdf5a
   15744:	movt	r4, #4967	; 0x1367
   15748:	movw	r9, #89	; 0x59
   1574c:	movt	r9, #38361	; 0x95d9
   15750:	movw	ip, #15947	; 0x3e4b
   15754:	movt	ip, #49942	; 0xc316
   15758:	movw	r5, #6872	; 0x1ad8
   1575c:	movt	r5, #3906	; 0xf42
   15760:	movw	r6, #19064	; 0x4a78
   15764:	movt	r6, #55594	; 0xd92a
   15768:	movw	r2, #15433	; 0x3c49
   1576c:	movt	r2, #42266	; 0xa51a
   15770:	movw	r7, #59931	; 0xea1b
   15774:	movt	r7, #50415	; 0xc4ef
   15778:	movw	r1, #37145	; 0x9119
   1577c:	movt	r1, #12384	; 0x3060
   15780:	mov	r3, #0
   15784:	str	r5, [fp, #-32]	; 0xffffffe0
   15788:	str	r2, [sp, #40]	; 0x28
   1578c:	str	r1, [fp, #-36]	; 0xffffffdc
   15790:	str	r3, [sp, #32]
   15794:	ldr	r0, [sp, #36]	; 0x24
   15798:	add	r8, r0, r3, lsl #2
   1579c:	ldr	r0, [r8, #4]
   157a0:	str	r0, [sp, #24]
   157a4:	ldr	r0, [r8, #8]
   157a8:	ldr	r1, [r8, #12]
   157ac:	str	r1, [sp, #12]
   157b0:	ldr	r1, [r8, #16]
   157b4:	str	r1, [sp, #4]
   157b8:	ldr	r1, [r8, #20]
   157bc:	str	r1, [sp, #20]
   157c0:	ldr	r1, [r8, #24]
   157c4:	str	r1, [sp, #16]
   157c8:	add	r5, r0, ip
   157cc:	ldr	r0, [sl, #-28]	; 0xffffffe4
   157d0:	str	r0, [sp, #8]
   157d4:	ldr	r0, [sl]
   157d8:	str	r0, [sp, #28]
   157dc:	mov	r0, r5
   157e0:	bl	15728 <ftello64@plt+0x424c>
   157e4:	ldr	r0, [sp, #24]
   157e8:	add	r9, r0, r9
   157ec:	add	r0, r5, r9
   157f0:	eor	r1, r0, r5, lsr #2
   157f4:	str	r1, [sp, #24]
   157f8:	ldr	r0, [sp, #4]
   157fc:	add	r0, r0, r6
   15800:	add	r6, r0, r1
   15804:	mov	r0, r6
   15808:	bl	15728 <ftello64@plt+0x424c>
   1580c:	ldr	r0, [sp, #8]
   15810:	add	r0, r0, r4
   15814:	eor	r1, r0, r9, lsl #11
   15818:	str	r1, [sp, #8]
   1581c:	ldr	r0, [sp, #12]
   15820:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15824:	add	r0, r0, r2
   15828:	add	r4, r0, r1
   1582c:	add	r0, r6, r4
   15830:	eor	r1, r0, r6, lsr #16
   15834:	str	r1, [fp, #-32]	; 0xffffffe0
   15838:	ldr	r0, [sp, #16]
   1583c:	add	r0, r0, r7
   15840:	add	r7, r0, r1
   15844:	mov	r0, r7
   15848:	bl	15728 <ftello64@plt+0x424c>
   1584c:	add	r0, r4, r5
   15850:	eor	r4, r0, r4, lsl #8
   15854:	ldr	r0, [sp, #20]
   15858:	ldr	r1, [sp, #40]	; 0x28
   1585c:	add	r0, r0, r1
   15860:	add	r5, r0, r4
   15864:	add	r0, r7, r5
   15868:	eor	r9, r0, r7, lsr #4
   1586c:	ldr	r0, [sp, #8]
   15870:	add	r0, r9, r0
   15874:	bl	15728 <ftello64@plt+0x424c>
   15878:	add	r1, r6, r5
   1587c:	eor	r6, r1, r5, lsl #10
   15880:	ldr	r1, [sp, #28]
   15884:	ldr	r2, [fp, #-36]	; 0xffffffdc
   15888:	add	r1, r1, r2
   1588c:	add	r2, r1, r6
   15890:	add	r1, r0, r2
   15894:	eor	r1, r1, r0, lsr #9
   15898:	add	ip, r1, r4
   1589c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   158a0:	add	r3, r7, r2
   158a4:	eor	r7, r3, r2, lsl #8
   158a8:	ldr	r3, [sp, #32]
   158ac:	mov	r2, r9
   158b0:	ldr	r4, [sp, #24]
   158b4:	add	r9, r7, r4
   158b8:	add	r4, r0, r9
   158bc:	str	r4, [sl, #-28]	; 0xffffffe4
   158c0:	stmib	r8, {r9, ip}
   158c4:	str	r5, [r8, #12]
   158c8:	str	r6, [r8, #16]
   158cc:	str	r2, [r8, #20]
   158d0:	str	r7, [r8, #24]
   158d4:	str	r1, [sl]
   158d8:	add	sl, sl, #32
   158dc:	add	r3, r3, #8
   158e0:	cmp	r3, #256	; 0x100
   158e4:	bcc	15784 <ftello64@plt+0x42a8>
   158e8:	ldr	r0, [sp, #36]	; 0x24
   158ec:	add	r8, r0, #28
   158f0:	mov	r3, #0
   158f4:	mov	sl, r4
   158f8:	str	r2, [sp, #40]	; 0x28
   158fc:	str	r1, [fp, #-36]	; 0xffffffdc
   15900:	str	r3, [sp, #32]
   15904:	ldr	r0, [sp, #36]	; 0x24
   15908:	add	r4, r0, r3, lsl #2
   1590c:	ldr	r0, [r4, #4]
   15910:	str	r0, [sp, #24]
   15914:	ldr	r0, [r4, #8]
   15918:	ldr	r1, [r4, #12]
   1591c:	str	r1, [sp, #12]
   15920:	ldr	r1, [r4, #16]
   15924:	str	r1, [sp, #4]
   15928:	ldr	r1, [r4, #20]
   1592c:	str	r1, [sp, #20]
   15930:	ldr	r1, [r4, #24]
   15934:	str	r1, [sp, #16]
   15938:	add	r5, r0, ip
   1593c:	ldr	r0, [r8, #-28]	; 0xffffffe4
   15940:	str	r0, [sp, #8]
   15944:	ldr	r0, [r8]
   15948:	str	r0, [sp, #28]
   1594c:	mov	r0, r5
   15950:	bl	15728 <ftello64@plt+0x424c>
   15954:	ldr	r0, [sp, #24]
   15958:	add	r9, r0, r9
   1595c:	add	r0, r5, r9
   15960:	eor	r1, r0, r5, lsr #2
   15964:	str	r1, [sp, #24]
   15968:	ldr	r0, [sp, #4]
   1596c:	add	r0, r0, r6
   15970:	add	r6, r0, r1
   15974:	mov	r0, r6
   15978:	bl	15728 <ftello64@plt+0x424c>
   1597c:	ldr	r0, [sp, #8]
   15980:	add	r0, r0, sl
   15984:	eor	r2, r0, r9, lsl #11
   15988:	str	r2, [sp, #8]
   1598c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15990:	ldr	r1, [sp, #12]
   15994:	add	r0, r1, r0
   15998:	add	sl, r0, r2
   1599c:	add	r0, r6, sl
   159a0:	eor	r1, r0, r6, lsr #16
   159a4:	str	r1, [fp, #-32]	; 0xffffffe0
   159a8:	ldr	r0, [sp, #16]
   159ac:	add	r0, r0, r7
   159b0:	add	r7, r0, r1
   159b4:	mov	r0, r7
   159b8:	bl	15728 <ftello64@plt+0x424c>
   159bc:	add	r0, sl, r5
   159c0:	eor	sl, r0, sl, lsl #8
   159c4:	ldr	r0, [sp, #20]
   159c8:	ldr	r1, [sp, #40]	; 0x28
   159cc:	add	r0, r0, r1
   159d0:	add	r5, r0, sl
   159d4:	add	r0, r7, r5
   159d8:	eor	r9, r0, r7, lsr #4
   159dc:	ldr	r0, [sp, #8]
   159e0:	add	r0, r9, r0
   159e4:	bl	15728 <ftello64@plt+0x424c>
   159e8:	add	r1, r6, r5
   159ec:	eor	r6, r1, r5, lsl #10
   159f0:	ldr	r1, [sp, #28]
   159f4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   159f8:	add	r1, r1, r2
   159fc:	add	r2, r1, r6
   15a00:	add	r1, r0, r2
   15a04:	eor	r1, r1, r0, lsr #9
   15a08:	add	ip, r1, sl
   15a0c:	add	r3, r7, r2
   15a10:	eor	r5, r3, r2, lsl #8
   15a14:	ldr	r3, [sp, #32]
   15a18:	mov	r2, r9
   15a1c:	ldr	r7, [sp, #24]
   15a20:	add	r9, r5, r7
   15a24:	mov	r7, r5
   15a28:	add	sl, r0, r9
   15a2c:	str	sl, [r8, #-28]	; 0xffffffe4
   15a30:	stmib	r4, {r9, ip}
   15a34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15a38:	str	r0, [r4, #12]
   15a3c:	str	r6, [r4, #16]
   15a40:	str	r2, [r4, #20]
   15a44:	str	r5, [r4, #24]
   15a48:	str	r1, [r8]
   15a4c:	add	r8, r8, #32
   15a50:	add	r3, r3, #8
   15a54:	cmp	r3, #256	; 0x100
   15a58:	bcc	158f8 <ftello64@plt+0x441c>
   15a5c:	mov	r0, #0
   15a60:	ldr	r1, [sp, #36]	; 0x24
   15a64:	str	r0, [r1, #1024]	; 0x400
   15a68:	str	r0, [r1, #1028]	; 0x404
   15a6c:	str	r0, [r1, #1032]	; 0x408
   15a70:	sub	sp, fp, #28
   15a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a7c:	add	fp, sp, #28
   15a80:	sub	sp, sp, #124	; 0x7c
   15a84:	mov	r4, r2
   15a88:	mov	r9, r1
   15a8c:	mov	r7, r0
   15a90:	bl	113f8 <fileno@plt>
   15a94:	add	r1, sp, #16
   15a98:	bl	18874 <ftello64@plt+0x7398>
   15a9c:	mov	r5, #8192	; 0x2000
   15aa0:	cmp	r0, #0
   15aa4:	blt	15b0c <ftello64@plt+0x4630>
   15aa8:	ldr	r0, [sp, #32]
   15aac:	and	r0, r0, #61440	; 0xf000
   15ab0:	cmp	r0, #32768	; 0x8000
   15ab4:	bne	15b0c <ftello64@plt+0x4630>
   15ab8:	mov	r0, r7
   15abc:	bl	114dc <ftello64@plt>
   15ac0:	cmp	r1, #0
   15ac4:	blt	15b0c <ftello64@plt+0x4630>
   15ac8:	ldr	r2, [sp, #64]	; 0x40
   15acc:	ldr	r3, [sp, #68]	; 0x44
   15ad0:	subs	r6, r0, r2
   15ad4:	sbcs	r6, r1, r3
   15ad8:	bge	15b0c <ftello64@plt+0x4630>
   15adc:	subs	r0, r2, r0
   15ae0:	sbc	r1, r3, r1
   15ae4:	mvn	r2, #-2147483647	; 0x80000001
   15ae8:	subs	r2, r2, r0
   15aec:	rscs	r1, r1, #0
   15af0:	bge	15b08 <ftello64@plt+0x462c>
   15af4:	bl	113bc <__errno_location@plt>
   15af8:	mov	r1, #12
   15afc:	str	r1, [r0]
   15b00:	mov	sl, #0
   15b04:	b	15d00 <ftello64@plt+0x4824>
   15b08:	add	r5, r0, #1
   15b0c:	mov	r0, r5
   15b10:	bl	16cf4 <ftello64@plt+0x5818>
   15b14:	mov	sl, #0
   15b18:	cmp	r0, #0
   15b1c:	beq	15d00 <ftello64@plt+0x4824>
   15b20:	mov	r8, r0
   15b24:	str	r4, [sp, #4]
   15b28:	mov	r1, #1
   15b2c:	mov	r2, r5
   15b30:	mov	r3, r7
   15b34:	bl	112fc <fread@plt>
   15b38:	mov	r4, r0
   15b3c:	cmp	r0, r5
   15b40:	str	r9, [sp, #12]
   15b44:	bne	15bfc <ftello64@plt+0x4720>
   15b48:	and	sl, r9, #2
   15b4c:	mvn	r0, #-2147483648	; 0x80000000
   15b50:	str	r0, [sp, #8]
   15b54:	cmn	r5, #-2147483647	; 0x80000001
   15b58:	beq	15c58 <ftello64@plt+0x477c>
   15b5c:	mvn	r0, #-2147483648	; 0x80000000
   15b60:	eor	r0, r0, r5, lsr #1
   15b64:	cmp	r5, r0
   15b68:	mvn	r9, #-2147483648	; 0x80000000
   15b6c:	addcc	r9, r5, r5, lsr #1
   15b70:	cmp	sl, #0
   15b74:	bne	15b94 <ftello64@plt+0x46b8>
   15b78:	mov	r0, r8
   15b7c:	mov	r1, r9
   15b80:	bl	16d24 <ftello64@plt+0x5848>
   15b84:	mov	r6, r0
   15b88:	cmp	r0, #0
   15b8c:	bne	15bcc <ftello64@plt+0x46f0>
   15b90:	b	15c60 <ftello64@plt+0x4784>
   15b94:	mov	r0, r9
   15b98:	bl	16cf4 <ftello64@plt+0x5818>
   15b9c:	cmp	r0, #0
   15ba0:	beq	15c60 <ftello64@plt+0x4784>
   15ba4:	mov	r6, r0
   15ba8:	mov	r1, r8
   15bac:	mov	r2, r5
   15bb0:	bl	1123c <memcpy@plt>
   15bb4:	mov	r0, r8
   15bb8:	mov	r1, r5
   15bbc:	mvn	r2, #0
   15bc0:	bl	1144c <__explicit_bzero_chk@plt>
   15bc4:	mov	r0, r8
   15bc8:	bl	171fc <ftello64@plt+0x5d20>
   15bcc:	add	r0, r6, r4
   15bd0:	sub	r5, r9, r4
   15bd4:	mov	r1, #1
   15bd8:	mov	r2, r5
   15bdc:	mov	r3, r7
   15be0:	bl	112fc <fread@plt>
   15be4:	add	r4, r0, r4
   15be8:	cmp	r0, r5
   15bec:	mov	r8, r6
   15bf0:	mov	r5, r9
   15bf4:	beq	15b54 <ftello64@plt+0x4678>
   15bf8:	b	15c04 <ftello64@plt+0x4728>
   15bfc:	mov	r9, r5
   15c00:	mov	r6, r8
   15c04:	bl	113bc <__errno_location@plt>
   15c08:	ldr	r5, [r0]
   15c0c:	mov	r0, r7
   15c10:	bl	11224 <ferror@plt>
   15c14:	cmp	r0, #0
   15c18:	beq	15c24 <ftello64@plt+0x4748>
   15c1c:	mov	r8, r6
   15c20:	b	15c68 <ftello64@plt+0x478c>
   15c24:	sub	r0, r9, #1
   15c28:	cmp	r4, r0
   15c2c:	bcs	15cec <ftello64@plt+0x4810>
   15c30:	add	r1, r4, #1
   15c34:	ldr	r0, [sp, #12]
   15c38:	tst	r0, #2
   15c3c:	bne	15ca0 <ftello64@plt+0x47c4>
   15c40:	mov	r0, r6
   15c44:	bl	16d24 <ftello64@plt+0x5848>
   15c48:	mov	sl, r0
   15c4c:	cmp	r0, #0
   15c50:	moveq	sl, r6
   15c54:	b	15cf0 <ftello64@plt+0x4814>
   15c58:	mov	r5, #12
   15c5c:	b	15c6c <ftello64@plt+0x4790>
   15c60:	bl	113bc <__errno_location@plt>
   15c64:	ldr	r5, [r0]
   15c68:	str	r9, [sp, #8]
   15c6c:	ldr	r0, [sp, #12]
   15c70:	mov	sl, #0
   15c74:	tst	r0, #2
   15c78:	beq	15c8c <ftello64@plt+0x47b0>
   15c7c:	mov	r0, r8
   15c80:	ldr	r1, [sp, #8]
   15c84:	mvn	r2, #0
   15c88:	bl	1144c <__explicit_bzero_chk@plt>
   15c8c:	mov	r0, r8
   15c90:	bl	171fc <ftello64@plt+0x5d20>
   15c94:	bl	113bc <__errno_location@plt>
   15c98:	str	r5, [r0]
   15c9c:	b	15d00 <ftello64@plt+0x4824>
   15ca0:	mov	r0, r1
   15ca4:	bl	16cf4 <ftello64@plt+0x5818>
   15ca8:	cmp	r0, #0
   15cac:	beq	15cdc <ftello64@plt+0x4800>
   15cb0:	mov	sl, r0
   15cb4:	mov	r1, r6
   15cb8:	mov	r2, r4
   15cbc:	bl	1123c <memcpy@plt>
   15cc0:	mov	r0, r6
   15cc4:	mov	r1, r9
   15cc8:	mvn	r2, #0
   15ccc:	bl	1144c <__explicit_bzero_chk@plt>
   15cd0:	mov	r0, r6
   15cd4:	bl	171fc <ftello64@plt+0x5d20>
   15cd8:	b	15cf0 <ftello64@plt+0x4814>
   15cdc:	add	r0, r6, r4
   15ce0:	sub	r1, r9, r4
   15ce4:	mvn	r2, #0
   15ce8:	bl	1144c <__explicit_bzero_chk@plt>
   15cec:	mov	sl, r6
   15cf0:	ldr	r1, [sp, #4]
   15cf4:	mov	r0, #0
   15cf8:	strb	r0, [sl, r4]
   15cfc:	str	r4, [r1]
   15d00:	mov	r0, sl
   15d04:	sub	sp, fp, #28
   15d08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d0c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15d10:	add	fp, sp, #24
   15d14:	mov	r5, r2
   15d18:	mov	r6, r1
   15d1c:	movw	r2, #37090	; 0x90e2
   15d20:	movt	r2, #1
   15d24:	movw	r1, #37086	; 0x90de
   15d28:	movt	r1, #1
   15d2c:	tst	r6, #1
   15d30:	moveq	r1, r2
   15d34:	bl	11470 <fopen64@plt>
   15d38:	mov	r4, #0
   15d3c:	cmp	r0, #0
   15d40:	beq	15db4 <ftello64@plt+0x48d8>
   15d44:	mov	r7, r0
   15d48:	ands	r8, r6, #2
   15d4c:	beq	15d64 <ftello64@plt+0x4888>
   15d50:	mov	r0, r7
   15d54:	mov	r1, #0
   15d58:	mov	r2, #2
   15d5c:	mov	r3, #0
   15d60:	bl	113d4 <setvbuf@plt>
   15d64:	mov	r0, r7
   15d68:	mov	r1, r6
   15d6c:	mov	r2, r5
   15d70:	bl	15a78 <ftello64@plt+0x459c>
   15d74:	mov	r6, r0
   15d78:	mov	r0, r7
   15d7c:	bl	129e0 <ftello64@plt+0x1504>
   15d80:	cmp	r0, #0
   15d84:	moveq	r0, r6
   15d88:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   15d8c:	cmp	r6, #0
   15d90:	beq	15db4 <ftello64@plt+0x48d8>
   15d94:	cmp	r8, #0
   15d98:	beq	15dac <ftello64@plt+0x48d0>
   15d9c:	ldr	r1, [r5]
   15da0:	mov	r0, r6
   15da4:	mvn	r2, #0
   15da8:	bl	1144c <__explicit_bzero_chk@plt>
   15dac:	mov	r0, r6
   15db0:	bl	171fc <ftello64@plt+0x5d20>
   15db4:	mov	r0, r4
   15db8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15dbc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15dc0:	add	fp, sp, #24
   15dc4:	sub	sp, sp, #32
   15dc8:	mov	r4, r2
   15dcc:	mov	r8, r0
   15dd0:	ldr	r6, [fp, #12]
   15dd4:	ldr	r7, [fp, #8]
   15dd8:	cmp	r1, #0
   15ddc:	beq	15e04 <ftello64@plt+0x4928>
   15de0:	mov	r5, r1
   15de4:	str	r4, [sp]
   15de8:	str	r3, [sp, #4]
   15dec:	movw	r2, #37093	; 0x90e5
   15df0:	movt	r2, #1
   15df4:	mov	r0, r8
   15df8:	mov	r1, #1
   15dfc:	mov	r3, r5
   15e00:	b	15e1c <ftello64@plt+0x4940>
   15e04:	str	r3, [sp]
   15e08:	movw	r2, #37105	; 0x90f1
   15e0c:	movt	r2, #1
   15e10:	mov	r0, r8
   15e14:	mov	r1, #1
   15e18:	mov	r3, r4
   15e1c:	bl	11410 <__fprintf_chk@plt>
   15e20:	movw	r1, #37112	; 0x90f8
   15e24:	movt	r1, #1
   15e28:	mov	r0, #0
   15e2c:	mov	r2, #5
   15e30:	bl	11284 <dcgettext@plt>
   15e34:	mov	r3, r0
   15e38:	movw	r0, #2022	; 0x7e6
   15e3c:	str	r0, [sp]
   15e40:	movw	r2, #37830	; 0x93c6
   15e44:	movt	r2, #1
   15e48:	mov	r0, r8
   15e4c:	mov	r1, #1
   15e50:	bl	11410 <__fprintf_chk@plt>
   15e54:	movw	r4, #36453	; 0x8e65
   15e58:	movt	r4, #1
   15e5c:	mov	r0, r4
   15e60:	mov	r1, r8
   15e64:	bl	111dc <fputs_unlocked@plt>
   15e68:	movw	r1, #37116	; 0x90fc
   15e6c:	movt	r1, #1
   15e70:	mov	r0, #0
   15e74:	mov	r2, #5
   15e78:	bl	11284 <dcgettext@plt>
   15e7c:	mov	r2, r0
   15e80:	movw	r3, #37287	; 0x91a7
   15e84:	movt	r3, #1
   15e88:	mov	r0, r8
   15e8c:	mov	r1, #1
   15e90:	bl	11410 <__fprintf_chk@plt>
   15e94:	mov	r0, r4
   15e98:	mov	r1, r8
   15e9c:	bl	111dc <fputs_unlocked@plt>
   15ea0:	cmp	r6, #9
   15ea4:	bhi	15ee0 <ftello64@plt+0x4a04>
   15ea8:	add	r0, pc, #0
   15eac:	ldr	pc, [r0, r6, lsl #2]
   15eb0:	ldrdeq	r5, [r1], -r8
   15eb4:	andeq	r5, r1, ip, ror #29
   15eb8:	andeq	r5, r1, ip, lsl pc
   15ebc:	andeq	r5, r1, r4, asr #30
   15ec0:	andeq	r5, r1, ip, ror #30
   15ec4:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   15ec8:			; <UNDEFINED> instruction: 0x00015fbc
   15ecc:	strdeq	r5, [r1], -r4
   15ed0:	muleq	r1, r4, r0
   15ed4:	andeq	r6, r1, ip, lsr r0
   15ed8:	sub	sp, fp, #24
   15edc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15ee0:	movw	r1, #37640	; 0x9308
   15ee4:	movt	r1, #1
   15ee8:	b	16044 <ftello64@plt+0x4b68>
   15eec:	movw	r1, #37321	; 0x91c9
   15ef0:	movt	r1, #1
   15ef4:	mov	r0, #0
   15ef8:	mov	r2, #5
   15efc:	bl	11284 <dcgettext@plt>
   15f00:	mov	r2, r0
   15f04:	ldr	r3, [r7]
   15f08:	mov	r0, r8
   15f0c:	mov	r1, #1
   15f10:	sub	sp, fp, #24
   15f14:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15f18:	b	11410 <__fprintf_chk@plt>
   15f1c:	movw	r1, #37337	; 0x91d9
   15f20:	movt	r1, #1
   15f24:	mov	r0, #0
   15f28:	mov	r2, #5
   15f2c:	bl	11284 <dcgettext@plt>
   15f30:	mov	r2, r0
   15f34:	ldr	r3, [r7]
   15f38:	ldr	r0, [r7, #4]
   15f3c:	str	r0, [sp]
   15f40:	b	16030 <ftello64@plt+0x4b54>
   15f44:	movw	r1, #37360	; 0x91f0
   15f48:	movt	r1, #1
   15f4c:	mov	r0, #0
   15f50:	mov	r2, #5
   15f54:	bl	11284 <dcgettext@plt>
   15f58:	mov	r2, r0
   15f5c:	ldr	r3, [r7]
   15f60:	ldmib	r7, {r0, r1}
   15f64:	stm	sp, {r0, r1}
   15f68:	b	16030 <ftello64@plt+0x4b54>
   15f6c:	movw	r1, #37388	; 0x920c
   15f70:	movt	r1, #1
   15f74:	mov	r0, #0
   15f78:	mov	r2, #5
   15f7c:	bl	11284 <dcgettext@plt>
   15f80:	mov	r2, r0
   15f84:	ldr	r3, [r7]
   15f88:	ldmib	r7, {r0, r1, r7}
   15f8c:	stm	sp, {r0, r1, r7}
   15f90:	b	16030 <ftello64@plt+0x4b54>
   15f94:	movw	r1, #37420	; 0x922c
   15f98:	movt	r1, #1
   15f9c:	mov	r0, #0
   15fa0:	mov	r2, #5
   15fa4:	bl	11284 <dcgettext@plt>
   15fa8:	mov	r2, r0
   15fac:	ldr	r3, [r7]
   15fb0:	ldmib	r7, {r0, r1, r6, r7}
   15fb4:	stm	sp, {r0, r1, r6, r7}
   15fb8:	b	16030 <ftello64@plt+0x4b54>
   15fbc:	movw	r1, #37456	; 0x9250
   15fc0:	movt	r1, #1
   15fc4:	mov	r0, #0
   15fc8:	mov	r2, #5
   15fcc:	bl	11284 <dcgettext@plt>
   15fd0:	mov	r2, r0
   15fd4:	ldr	r3, [r7]
   15fd8:	ldmib	r7, {r0, r1, r6}
   15fdc:	ldr	r5, [r7, #16]
   15fe0:	ldr	r7, [r7, #20]
   15fe4:	stm	sp, {r0, r1, r6}
   15fe8:	str	r5, [sp, #12]
   15fec:	str	r7, [sp, #16]
   15ff0:	b	16030 <ftello64@plt+0x4b54>
   15ff4:	movw	r1, #37496	; 0x9278
   15ff8:	movt	r1, #1
   15ffc:	mov	r0, #0
   16000:	mov	r2, #5
   16004:	bl	11284 <dcgettext@plt>
   16008:	mov	r2, r0
   1600c:	ldr	r3, [r7]
   16010:	ldmib	r7, {r0, r1, r6}
   16014:	ldr	r5, [r7, #16]
   16018:	ldr	r4, [r7, #20]
   1601c:	ldr	r7, [r7, #24]
   16020:	stm	sp, {r0, r1, r6}
   16024:	str	r5, [sp, #12]
   16028:	str	r4, [sp, #16]
   1602c:	str	r7, [sp, #20]
   16030:	mov	r0, r8
   16034:	mov	r1, #1
   16038:	b	160e4 <ftello64@plt+0x4c08>
   1603c:	movw	r1, #37588	; 0x92d4
   16040:	movt	r1, #1
   16044:	mov	r0, #0
   16048:	mov	r2, #5
   1604c:	bl	11284 <dcgettext@plt>
   16050:	mov	ip, r0
   16054:	ldr	r3, [r7]
   16058:	ldr	r0, [r7, #4]
   1605c:	ldr	r1, [r7, #8]
   16060:	ldr	r6, [r7, #12]
   16064:	ldr	r5, [r7, #16]
   16068:	ldr	r4, [r7, #20]
   1606c:	ldr	r2, [r7, #24]
   16070:	ldr	lr, [r7, #28]
   16074:	ldr	r7, [r7, #32]
   16078:	stm	sp, {r0, r1, r6}
   1607c:	str	r5, [sp, #12]
   16080:	str	r4, [sp, #16]
   16084:	str	r2, [sp, #20]
   16088:	str	lr, [sp, #24]
   1608c:	str	r7, [sp, #28]
   16090:	b	160d8 <ftello64@plt+0x4bfc>
   16094:	movw	r1, #37540	; 0x92a4
   16098:	movt	r1, #1
   1609c:	mov	r0, #0
   160a0:	mov	r2, #5
   160a4:	bl	11284 <dcgettext@plt>
   160a8:	mov	ip, r0
   160ac:	ldr	r3, [r7]
   160b0:	ldmib	r7, {r0, r1, r6}
   160b4:	ldr	r5, [r7, #16]
   160b8:	ldr	r4, [r7, #20]
   160bc:	ldr	r2, [r7, #24]
   160c0:	ldr	r7, [r7, #28]
   160c4:	stm	sp, {r0, r1, r6}
   160c8:	str	r5, [sp, #12]
   160cc:	str	r4, [sp, #16]
   160d0:	str	r2, [sp, #20]
   160d4:	str	r7, [sp, #24]
   160d8:	mov	r0, r8
   160dc:	mov	r1, #1
   160e0:	mov	r2, ip
   160e4:	bl	11410 <__fprintf_chk@plt>
   160e8:	sub	sp, fp, #24
   160ec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   160f0:	push	{r4, sl, fp, lr}
   160f4:	add	fp, sp, #8
   160f8:	sub	sp, sp, #8
   160fc:	mov	lr, #0
   16100:	ldr	ip, [fp, #8]
   16104:	ldr	r4, [ip, lr, lsl #2]
   16108:	add	lr, lr, #1
   1610c:	cmp	r4, #0
   16110:	bne	16104 <ftello64@plt+0x4c28>
   16114:	sub	r4, lr, #1
   16118:	str	ip, [sp]
   1611c:	str	r4, [sp, #4]
   16120:	bl	15dbc <ftello64@plt+0x48e0>
   16124:	sub	sp, fp, #8
   16128:	pop	{r4, sl, fp, pc}
   1612c:	push	{r4, r5, fp, lr}
   16130:	add	fp, sp, #8
   16134:	sub	sp, sp, #48	; 0x30
   16138:	mov	ip, #0
   1613c:	ldr	r4, [fp, #8]
   16140:	add	lr, sp, #8
   16144:	ldr	r5, [r4]
   16148:	str	r5, [lr, ip, lsl #2]
   1614c:	cmp	r5, #0
   16150:	beq	16164 <ftello64@plt+0x4c88>
   16154:	add	ip, ip, #1
   16158:	add	r4, r4, #4
   1615c:	cmp	ip, #10
   16160:	bcc	16144 <ftello64@plt+0x4c68>
   16164:	str	lr, [sp]
   16168:	str	ip, [sp, #4]
   1616c:	bl	15dbc <ftello64@plt+0x48e0>
   16170:	sub	sp, fp, #8
   16174:	pop	{r4, r5, fp, pc}
   16178:	push	{fp, lr}
   1617c:	mov	fp, sp
   16180:	sub	sp, sp, #8
   16184:	add	ip, fp, #8
   16188:	str	ip, [sp, #4]
   1618c:	str	ip, [sp]
   16190:	bl	1612c <ftello64@plt+0x4c50>
   16194:	mov	sp, fp
   16198:	pop	{fp, pc}
   1619c:	push	{fp, lr}
   161a0:	mov	fp, sp
   161a4:	movw	r0, #41356	; 0xa18c
   161a8:	movt	r0, #2
   161ac:	ldr	r1, [r0]
   161b0:	movw	r0, #36453	; 0x8e65
   161b4:	movt	r0, #1
   161b8:	bl	111dc <fputs_unlocked@plt>
   161bc:	movw	r1, #37700	; 0x9344
   161c0:	movt	r1, #1
   161c4:	mov	r0, #0
   161c8:	mov	r2, #5
   161cc:	bl	11284 <dcgettext@plt>
   161d0:	mov	r1, r0
   161d4:	movw	r2, #37720	; 0x9358
   161d8:	movt	r2, #1
   161dc:	mov	r0, #1
   161e0:	bl	113ec <__printf_chk@plt>
   161e4:	movw	r1, #37742	; 0x936e
   161e8:	movt	r1, #1
   161ec:	mov	r0, #0
   161f0:	mov	r2, #5
   161f4:	bl	11284 <dcgettext@plt>
   161f8:	mov	r1, r0
   161fc:	movw	r2, #35894	; 0x8c36
   16200:	movt	r2, #1
   16204:	movw	r3, #36262	; 0x8da6
   16208:	movt	r3, #1
   1620c:	mov	r0, #1
   16210:	bl	113ec <__printf_chk@plt>
   16214:	movw	r1, #37762	; 0x9382
   16218:	movt	r1, #1
   1621c:	mov	r0, #0
   16220:	mov	r2, #5
   16224:	bl	11284 <dcgettext@plt>
   16228:	mov	r1, r0
   1622c:	movw	r2, #37801	; 0x93a9
   16230:	movt	r2, #1
   16234:	mov	r0, #1
   16238:	pop	{fp, lr}
   1623c:	b	113ec <__printf_chk@plt>
   16240:	b	16244 <ftello64@plt+0x4d68>
   16244:	push	{r4, r5, r6, sl, fp, lr}
   16248:	add	fp, sp, #16
   1624c:	mov	r4, r2
   16250:	mov	r5, r1
   16254:	mov	r6, r0
   16258:	bl	181f8 <ftello64@plt+0x6d1c>
   1625c:	cmp	r0, #0
   16260:	popne	{r4, r5, r6, sl, fp, pc}
   16264:	cmp	r6, #0
   16268:	beq	1627c <ftello64@plt+0x4da0>
   1626c:	cmp	r5, #0
   16270:	cmpne	r4, #0
   16274:	bne	1627c <ftello64@plt+0x4da0>
   16278:	pop	{r4, r5, r6, sl, fp, pc}
   1627c:	bl	16630 <ftello64@plt+0x5154>
   16280:	push	{fp, lr}
   16284:	mov	fp, sp
   16288:	bl	16cf4 <ftello64@plt+0x5818>
   1628c:	bl	16294 <ftello64@plt+0x4db8>
   16290:	pop	{fp, pc}
   16294:	cmp	r0, #0
   16298:	bxne	lr
   1629c:	push	{fp, lr}
   162a0:	mov	fp, sp
   162a4:	bl	16630 <ftello64@plt+0x5154>
   162a8:	push	{fp, lr}
   162ac:	mov	fp, sp
   162b0:	bl	1812c <ftello64@plt+0x6c50>
   162b4:	bl	16294 <ftello64@plt+0x4db8>
   162b8:	pop	{fp, pc}
   162bc:	b	16280 <ftello64@plt+0x4da4>
   162c0:	push	{r4, r5, fp, lr}
   162c4:	add	fp, sp, #8
   162c8:	mov	r4, r1
   162cc:	mov	r5, r0
   162d0:	bl	16d24 <ftello64@plt+0x5848>
   162d4:	cmp	r0, #0
   162d8:	popne	{r4, r5, fp, pc}
   162dc:	cmp	r5, #0
   162e0:	beq	162f0 <ftello64@plt+0x4e14>
   162e4:	cmp	r4, #0
   162e8:	bne	162f0 <ftello64@plt+0x4e14>
   162ec:	pop	{r4, r5, fp, pc}
   162f0:	bl	16630 <ftello64@plt+0x5154>
   162f4:	push	{fp, lr}
   162f8:	mov	fp, sp
   162fc:	bl	18130 <ftello64@plt+0x6c54>
   16300:	bl	16294 <ftello64@plt+0x4db8>
   16304:	pop	{fp, pc}
   16308:	push	{fp, lr}
   1630c:	mov	fp, sp
   16310:	bl	18140 <ftello64@plt+0x6c64>
   16314:	bl	16294 <ftello64@plt+0x4db8>
   16318:	pop	{fp, pc}
   1631c:	push	{fp, lr}
   16320:	mov	fp, sp
   16324:	mov	r2, r1
   16328:	mov	r1, r0
   1632c:	mov	r0, #0
   16330:	bl	16244 <ftello64@plt+0x4d68>
   16334:	pop	{fp, pc}
   16338:	mov	r2, r1
   1633c:	mov	r1, r0
   16340:	mov	r0, #0
   16344:	b	16308 <ftello64@plt+0x4e2c>
   16348:	mov	r2, #1
   1634c:	b	16350 <ftello64@plt+0x4e74>
   16350:	push	{r4, r5, fp, lr}
   16354:	add	fp, sp, #8
   16358:	mov	r4, r1
   1635c:	ldr	r5, [r1]
   16360:	cmp	r0, #0
   16364:	beq	1637c <ftello64@plt+0x4ea0>
   16368:	mov	r1, #1
   1636c:	add	r1, r1, r5, lsr #1
   16370:	adds	r5, r5, r1
   16374:	bcc	16394 <ftello64@plt+0x4eb8>
   16378:	bl	16630 <ftello64@plt+0x5154>
   1637c:	cmp	r5, #0
   16380:	bne	16394 <ftello64@plt+0x4eb8>
   16384:	mov	r1, #64	; 0x40
   16388:	udiv	r5, r1, r2
   1638c:	cmp	r2, #64	; 0x40
   16390:	addhi	r5, r5, #1
   16394:	mov	r1, r5
   16398:	bl	16244 <ftello64@plt+0x4d68>
   1639c:	str	r5, [r4]
   163a0:	pop	{r4, r5, fp, pc}
   163a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   163a8:	add	fp, sp, #24
   163ac:	mov	r8, r1
   163b0:	ldr	r6, [r1]
   163b4:	add	r1, r6, r6, asr #1
   163b8:	cmp	r1, r6
   163bc:	mvnvs	r1, #-2147483648	; 0x80000000
   163c0:	cmp	r1, r3
   163c4:	mov	r5, r1
   163c8:	movgt	r5, r3
   163cc:	cmn	r3, #1
   163d0:	movle	r5, r1
   163d4:	ldr	r4, [fp, #8]
   163d8:	cmn	r4, #1
   163dc:	ble	16404 <ftello64@plt+0x4f28>
   163e0:	cmp	r4, #0
   163e4:	beq	16458 <ftello64@plt+0x4f7c>
   163e8:	cmn	r5, #1
   163ec:	ble	1642c <ftello64@plt+0x4f50>
   163f0:	mvn	r7, #-2147483648	; 0x80000000
   163f4:	udiv	r1, r7, r4
   163f8:	cmp	r1, r5
   163fc:	bge	16458 <ftello64@plt+0x4f7c>
   16400:	b	16468 <ftello64@plt+0x4f8c>
   16404:	cmn	r5, #1
   16408:	ble	16448 <ftello64@plt+0x4f6c>
   1640c:	cmn	r4, #1
   16410:	beq	16458 <ftello64@plt+0x4f7c>
   16414:	mov	r1, #-2147483648	; 0x80000000
   16418:	sdiv	r1, r1, r4
   1641c:	mvn	r7, #-2147483648	; 0x80000000
   16420:	cmp	r1, r5
   16424:	bge	16458 <ftello64@plt+0x4f7c>
   16428:	b	16468 <ftello64@plt+0x4f8c>
   1642c:	beq	16458 <ftello64@plt+0x4f7c>
   16430:	mov	r1, #-2147483648	; 0x80000000
   16434:	sdiv	r1, r1, r5
   16438:	mvn	r7, #-2147483648	; 0x80000000
   1643c:	cmp	r1, r4
   16440:	bge	16458 <ftello64@plt+0x4f7c>
   16444:	b	16468 <ftello64@plt+0x4f8c>
   16448:	mvn	r7, #-2147483648	; 0x80000000
   1644c:	sdiv	r1, r7, r4
   16450:	cmp	r5, r1
   16454:	blt	16468 <ftello64@plt+0x4f8c>
   16458:	mul	r1, r5, r4
   1645c:	mov	r7, #64	; 0x40
   16460:	cmp	r1, #63	; 0x3f
   16464:	bgt	16470 <ftello64@plt+0x4f94>
   16468:	sdiv	r5, r7, r4
   1646c:	mul	r1, r5, r4
   16470:	cmp	r0, #0
   16474:	moveq	r7, #0
   16478:	streq	r7, [r8]
   1647c:	sub	r7, r5, r6
   16480:	cmp	r7, r2
   16484:	bge	16530 <ftello64@plt+0x5054>
   16488:	add	r5, r6, r2
   1648c:	mov	r1, #0
   16490:	cmp	r5, r3
   16494:	mov	r2, #0
   16498:	movwgt	r2, #1
   1649c:	cmn	r3, #1
   164a0:	movwgt	r1, #1
   164a4:	cmp	r5, r6
   164a8:	bvs	16518 <ftello64@plt+0x503c>
   164ac:	ands	r1, r1, r2
   164b0:	bne	16518 <ftello64@plt+0x503c>
   164b4:	cmn	r4, #1
   164b8:	ble	164e0 <ftello64@plt+0x5004>
   164bc:	cmp	r4, #0
   164c0:	beq	1652c <ftello64@plt+0x5050>
   164c4:	cmn	r5, #1
   164c8:	ble	16504 <ftello64@plt+0x5028>
   164cc:	mvn	r1, #-2147483648	; 0x80000000
   164d0:	udiv	r1, r1, r4
   164d4:	cmp	r1, r5
   164d8:	bge	1652c <ftello64@plt+0x5050>
   164dc:	b	16518 <ftello64@plt+0x503c>
   164e0:	cmn	r5, #1
   164e4:	ble	1651c <ftello64@plt+0x5040>
   164e8:	cmn	r4, #1
   164ec:	beq	1652c <ftello64@plt+0x5050>
   164f0:	mov	r1, #-2147483648	; 0x80000000
   164f4:	sdiv	r1, r1, r4
   164f8:	cmp	r1, r5
   164fc:	bge	1652c <ftello64@plt+0x5050>
   16500:	b	16518 <ftello64@plt+0x503c>
   16504:	beq	1652c <ftello64@plt+0x5050>
   16508:	mov	r1, #-2147483648	; 0x80000000
   1650c:	sdiv	r1, r1, r5
   16510:	cmp	r1, r4
   16514:	bge	1652c <ftello64@plt+0x5050>
   16518:	bl	16630 <ftello64@plt+0x5154>
   1651c:	mvn	r1, #-2147483648	; 0x80000000
   16520:	sdiv	r1, r1, r4
   16524:	cmp	r5, r1
   16528:	blt	16518 <ftello64@plt+0x503c>
   1652c:	mul	r1, r5, r4
   16530:	bl	162c0 <ftello64@plt+0x4de4>
   16534:	str	r5, [r8]
   16538:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1653c:	mov	r1, #1
   16540:	b	16544 <ftello64@plt+0x5068>
   16544:	push	{fp, lr}
   16548:	mov	fp, sp
   1654c:	bl	16ca0 <ftello64@plt+0x57c4>
   16550:	bl	16294 <ftello64@plt+0x4db8>
   16554:	pop	{fp, pc}
   16558:	mov	r1, #1
   1655c:	b	16560 <ftello64@plt+0x5084>
   16560:	push	{fp, lr}
   16564:	mov	fp, sp
   16568:	bl	1813c <ftello64@plt+0x6c60>
   1656c:	bl	16294 <ftello64@plt+0x4db8>
   16570:	pop	{fp, pc}
   16574:	push	{r4, r5, r6, sl, fp, lr}
   16578:	add	fp, sp, #16
   1657c:	mov	r4, r1
   16580:	mov	r5, r0
   16584:	mov	r0, r1
   16588:	bl	16280 <ftello64@plt+0x4da4>
   1658c:	mov	r6, r0
   16590:	mov	r1, r5
   16594:	mov	r2, r4
   16598:	bl	1123c <memcpy@plt>
   1659c:	mov	r0, r6
   165a0:	pop	{r4, r5, r6, sl, fp, pc}
   165a4:	push	{r4, r5, r6, sl, fp, lr}
   165a8:	add	fp, sp, #16
   165ac:	mov	r4, r1
   165b0:	mov	r5, r0
   165b4:	mov	r0, r1
   165b8:	bl	162a8 <ftello64@plt+0x4dcc>
   165bc:	mov	r6, r0
   165c0:	mov	r1, r5
   165c4:	mov	r2, r4
   165c8:	bl	1123c <memcpy@plt>
   165cc:	mov	r0, r6
   165d0:	pop	{r4, r5, r6, sl, fp, pc}
   165d4:	push	{r4, r5, r6, sl, fp, lr}
   165d8:	add	fp, sp, #16
   165dc:	mov	r4, r1
   165e0:	mov	r5, r0
   165e4:	add	r0, r1, #1
   165e8:	bl	162a8 <ftello64@plt+0x4dcc>
   165ec:	mov	r6, r0
   165f0:	mov	r0, #0
   165f4:	strb	r0, [r6, r4]
   165f8:	mov	r0, r6
   165fc:	mov	r1, r5
   16600:	mov	r2, r4
   16604:	bl	1123c <memcpy@plt>
   16608:	mov	r0, r6
   1660c:	pop	{r4, r5, r6, sl, fp, pc}
   16610:	push	{r4, sl, fp, lr}
   16614:	add	fp, sp, #8
   16618:	mov	r4, r0
   1661c:	bl	113a4 <strlen@plt>
   16620:	add	r1, r0, #1
   16624:	mov	r0, r4
   16628:	pop	{r4, sl, fp, lr}
   1662c:	b	16574 <ftello64@plt+0x5098>
   16630:	push	{fp, lr}
   16634:	mov	fp, sp
   16638:	movw	r0, #41260	; 0xa12c
   1663c:	movt	r0, #2
   16640:	ldr	r4, [r0]
   16644:	movw	r1, #37877	; 0x93f5
   16648:	movt	r1, #1
   1664c:	mov	r0, #0
   16650:	mov	r2, #5
   16654:	bl	11284 <dcgettext@plt>
   16658:	mov	r3, r0
   1665c:	movw	r2, #35802	; 0x8bda
   16660:	movt	r2, #1
   16664:	mov	r0, r4
   16668:	mov	r1, #0
   1666c:	bl	1132c <error@plt>
   16670:	bl	114ac <abort@plt>
   16674:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16678:	add	fp, sp, #24
   1667c:	sub	sp, sp, #16
   16680:	mov	r5, r3
   16684:	mov	r6, r2
   16688:	mov	r2, r1
   1668c:	mov	r8, r0
   16690:	ldr	r0, [fp, #16]
   16694:	str	r0, [sp]
   16698:	add	r3, sp, #8
   1669c:	mov	r0, r8
   166a0:	mov	r1, #0
   166a4:	bl	1676c <ftello64@plt+0x5290>
   166a8:	cmp	r0, #0
   166ac:	bne	1673c <ftello64@plt+0x5260>
   166b0:	ldr	r7, [sp, #8]
   166b4:	ldr	r4, [sp, #12]
   166b8:	subs	r0, r7, r6
   166bc:	sbcs	r0, r4, r5
   166c0:	bcc	166e4 <ftello64@plt+0x5208>
   166c4:	ldr	r0, [fp, #12]
   166c8:	ldr	r1, [fp, #8]
   166cc:	subs	r1, r1, r7
   166d0:	sbcs	r0, r0, r4
   166d4:	ldrcs	r0, [sp, #8]
   166d8:	ldrcs	r1, [sp, #12]
   166dc:	subcs	sp, fp, #24
   166e0:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   166e4:	bl	113bc <__errno_location@plt>
   166e8:	subs	r1, r7, #1073741824	; 0x40000000
   166ec:	sbcs	r1, r4, #0
   166f0:	movcc	r1, #34	; 0x22
   166f4:	movcs	r1, #75	; 0x4b
   166f8:	str	r1, [r0]
   166fc:	ldr	r5, [fp, #24]
   16700:	ldr	r6, [fp, #20]
   16704:	bl	113bc <__errno_location@plt>
   16708:	ldr	r4, [r0]
   1670c:	mov	r0, r8
   16710:	bl	14698 <ftello64@plt+0x31bc>
   16714:	str	r0, [sp]
   16718:	subs	r1, r4, #22
   1671c:	movne	r1, r4
   16720:	cmp	r5, #0
   16724:	movweq	r5, #1
   16728:	movw	r2, #35798	; 0x8bd6
   1672c:	movt	r2, #1
   16730:	mov	r0, r5
   16734:	mov	r3, r6
   16738:	bl	1132c <error@plt>
   1673c:	cmp	r0, #1
   16740:	beq	16758 <ftello64@plt+0x527c>
   16744:	cmp	r0, #3
   16748:	bne	166fc <ftello64@plt+0x5220>
   1674c:	bl	113bc <__errno_location@plt>
   16750:	mov	r1, #0
   16754:	b	166f8 <ftello64@plt+0x521c>
   16758:	bl	113bc <__errno_location@plt>
   1675c:	mov	r1, #75	; 0x4b
   16760:	b	166f8 <ftello64@plt+0x521c>
   16764:	mov	r1, #10
   16768:	b	16674 <ftello64@plt+0x5198>
   1676c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16770:	add	fp, sp, #28
   16774:	sub	sp, sp, #20
   16778:	cmp	r2, #37	; 0x25
   1677c:	bcs	16bac <ftello64@plt+0x56d0>
   16780:	mov	r5, r2
   16784:	mov	r6, r1
   16788:	mov	r4, r0
   1678c:	str	r3, [sp, #4]
   16790:	ldr	sl, [fp, #8]
   16794:	bl	113bc <__errno_location@plt>
   16798:	mov	r7, r0
   1679c:	mov	r0, #0
   167a0:	str	r0, [r7]
   167a4:	bl	1138c <__ctype_b_loc@plt>
   167a8:	ldr	r1, [r0]
   167ac:	mov	r2, r4
   167b0:	ldrb	r0, [r2], #1
   167b4:	add	r3, r1, r0, lsl #1
   167b8:	ldrb	r3, [r3, #1]
   167bc:	tst	r3, #32
   167c0:	bne	167b0 <ftello64@plt+0x52d4>
   167c4:	add	r9, sp, #16
   167c8:	cmp	r6, #0
   167cc:	movne	r9, r6
   167d0:	mov	r8, #4
   167d4:	cmp	r0, #45	; 0x2d
   167d8:	beq	16ba0 <ftello64@plt+0x56c4>
   167dc:	mov	r0, r4
   167e0:	mov	r1, r9
   167e4:	mov	r2, r5
   167e8:	bl	11404 <strtoumax@plt>
   167ec:	str	r1, [sp, #12]
   167f0:	str	r0, [sp, #8]
   167f4:	ldr	r6, [r9]
   167f8:	cmp	r6, r4
   167fc:	beq	16824 <ftello64@plt+0x5348>
   16800:	ldr	r0, [r7]
   16804:	cmp	r0, #0
   16808:	beq	16858 <ftello64@plt+0x537c>
   1680c:	cmp	r0, #34	; 0x22
   16810:	bne	16ba0 <ftello64@plt+0x56c4>
   16814:	mov	r8, #1
   16818:	cmp	sl, #0
   1681c:	bne	16864 <ftello64@plt+0x5388>
   16820:	b	16b90 <ftello64@plt+0x56b4>
   16824:	cmp	sl, #0
   16828:	ldrbne	r1, [r6]
   1682c:	cmpne	r1, #0
   16830:	beq	16ba0 <ftello64@plt+0x56c4>
   16834:	mov	r0, sl
   16838:	bl	113b0 <strchr@plt>
   1683c:	cmp	r0, #0
   16840:	beq	16ba0 <ftello64@plt+0x56c4>
   16844:	mov	r8, #0
   16848:	str	r8, [sp, #12]
   1684c:	mov	r0, #1
   16850:	str	r0, [sp, #8]
   16854:	b	16864 <ftello64@plt+0x5388>
   16858:	mov	r8, r0
   1685c:	cmp	sl, #0
   16860:	beq	16b90 <ftello64@plt+0x56b4>
   16864:	ldrb	r4, [r6]
   16868:	cmp	r4, #0
   1686c:	beq	16b90 <ftello64@plt+0x56b4>
   16870:	mov	r0, sl
   16874:	mov	r1, r4
   16878:	bl	113b0 <strchr@plt>
   1687c:	cmp	r0, #0
   16880:	beq	16a90 <ftello64@plt+0x55b4>
   16884:	sub	r0, r4, #69	; 0x45
   16888:	mov	r7, #1
   1688c:	mov	r5, #1024	; 0x400
   16890:	cmp	r0, #47	; 0x2f
   16894:	bhi	1698c <ftello64@plt+0x54b0>
   16898:	add	r1, pc, #0
   1689c:	ldr	pc, [r1, r0, lsl #2]
   168a0:	andeq	r6, r1, r0, ror #18
   168a4:	andeq	r6, r1, ip, lsl #19
   168a8:	andeq	r6, r1, r0, ror #18
   168ac:	andeq	r6, r1, ip, lsl #19
   168b0:	andeq	r6, r1, ip, lsl #19
   168b4:	andeq	r6, r1, ip, lsl #19
   168b8:	andeq	r6, r1, r0, ror #18
   168bc:	andeq	r6, r1, ip, lsl #19
   168c0:	andeq	r6, r1, r0, ror #18
   168c4:	andeq	r6, r1, ip, lsl #19
   168c8:	andeq	r6, r1, ip, lsl #19
   168cc:	andeq	r6, r1, r0, ror #18
   168d0:	andeq	r6, r1, ip, lsl #19
   168d4:	andeq	r6, r1, ip, lsl #19
   168d8:	andeq	r6, r1, ip, lsl #19
   168dc:	andeq	r6, r1, r0, ror #18
   168e0:	andeq	r6, r1, ip, lsl #19
   168e4:	andeq	r6, r1, ip, lsl #19
   168e8:	andeq	r6, r1, ip, lsl #19
   168ec:	andeq	r6, r1, ip, lsl #19
   168f0:	andeq	r6, r1, r0, ror #18
   168f4:	andeq	r6, r1, r0, ror #18
   168f8:	andeq	r6, r1, ip, lsl #19
   168fc:	andeq	r6, r1, ip, lsl #19
   16900:	andeq	r6, r1, ip, lsl #19
   16904:	andeq	r6, r1, ip, lsl #19
   16908:	andeq	r6, r1, ip, lsl #19
   1690c:	andeq	r6, r1, ip, lsl #19
   16910:	andeq	r6, r1, ip, lsl #19
   16914:	andeq	r6, r1, ip, lsl #19
   16918:	andeq	r6, r1, ip, lsl #19
   1691c:	andeq	r6, r1, ip, lsl #19
   16920:	andeq	r6, r1, ip, lsl #19
   16924:	andeq	r6, r1, ip, lsl #19
   16928:	andeq	r6, r1, r0, ror #18
   1692c:	andeq	r6, r1, ip, lsl #19
   16930:	andeq	r6, r1, ip, lsl #19
   16934:	andeq	r6, r1, ip, lsl #19
   16938:	andeq	r6, r1, r0, ror #18
   1693c:	andeq	r6, r1, ip, lsl #19
   16940:	andeq	r6, r1, r0, ror #18
   16944:	andeq	r6, r1, ip, lsl #19
   16948:	andeq	r6, r1, ip, lsl #19
   1694c:	andeq	r6, r1, ip, lsl #19
   16950:	andeq	r6, r1, ip, lsl #19
   16954:	andeq	r6, r1, ip, lsl #19
   16958:	andeq	r6, r1, ip, lsl #19
   1695c:	andeq	r6, r1, r0, ror #18
   16960:	mov	r0, sl
   16964:	mov	r1, #48	; 0x30
   16968:	bl	113b0 <strchr@plt>
   1696c:	cmp	r0, #0
   16970:	beq	1698c <ftello64@plt+0x54b0>
   16974:	ldrb	r0, [r6, #1]
   16978:	cmp	r0, #66	; 0x42
   1697c:	cmpne	r0, #68	; 0x44
   16980:	bne	16aa8 <ftello64@plt+0x55cc>
   16984:	mov	r7, #2
   16988:	mov	r5, #1000	; 0x3e8
   1698c:	sub	r1, r4, #66	; 0x42
   16990:	cmp	r1, #53	; 0x35
   16994:	bhi	16a90 <ftello64@plt+0x55b4>
   16998:	mov	r0, #0
   1699c:	add	r2, pc, #0
   169a0:	ldr	pc, [r2, r1, lsl #2]
   169a4:	andeq	r6, r1, r4, lsl fp
   169a8:	muleq	r1, r0, sl
   169ac:	muleq	r1, r0, sl
   169b0:	andeq	r6, r1, r0, lsr #22
   169b4:	muleq	r1, r0, sl
   169b8:	andeq	r6, r1, ip, ror sl
   169bc:	muleq	r1, r0, sl
   169c0:	muleq	r1, r0, sl
   169c4:	muleq	r1, r0, sl
   169c8:	andeq	r6, r1, r4, asr #21
   169cc:	muleq	r1, r0, sl
   169d0:	ldrdeq	r6, [r1], -r8
   169d4:	muleq	r1, r0, sl
   169d8:	muleq	r1, r0, sl
   169dc:	andeq	r6, r1, r4, lsr fp
   169e0:	muleq	r1, r0, sl
   169e4:	muleq	r1, r0, sl
   169e8:	muleq	r1, r0, sl
   169ec:	andeq	r6, r1, ip, ror #21
   169f0:	muleq	r1, r0, sl
   169f4:	muleq	r1, r0, sl
   169f8:	muleq	r1, r0, sl
   169fc:	muleq	r1, r0, sl
   16a00:	andeq	r6, r1, r8, asr #22
   16a04:	andeq	r6, r1, r0, lsl #22
   16a08:	muleq	r1, r0, sl
   16a0c:	muleq	r1, r0, sl
   16a10:	muleq	r1, r0, sl
   16a14:	muleq	r1, r0, sl
   16a18:	muleq	r1, r0, sl
   16a1c:	muleq	r1, r0, sl
   16a20:	muleq	r1, r0, sl
   16a24:	andeq	r6, r1, ip, asr fp
   16a28:	andeq	r6, r1, r4, ror fp
   16a2c:	muleq	r1, r0, sl
   16a30:	muleq	r1, r0, sl
   16a34:	muleq	r1, r0, sl
   16a38:	andeq	r6, r1, ip, ror sl
   16a3c:	muleq	r1, r0, sl
   16a40:	muleq	r1, r0, sl
   16a44:	muleq	r1, r0, sl
   16a48:	andeq	r6, r1, r4, asr #21
   16a4c:	muleq	r1, r0, sl
   16a50:	ldrdeq	r6, [r1], -r8
   16a54:	muleq	r1, r0, sl
   16a58:	muleq	r1, r0, sl
   16a5c:	muleq	r1, r0, sl
   16a60:	muleq	r1, r0, sl
   16a64:	muleq	r1, r0, sl
   16a68:	muleq	r1, r0, sl
   16a6c:	andeq	r6, r1, ip, ror #21
   16a70:	muleq	r1, r0, sl
   16a74:	muleq	r1, r0, sl
   16a78:	andeq	r6, r1, r8, ror #22
   16a7c:	add	r0, sp, #8
   16a80:	mov	r1, r5
   16a84:	mov	r2, #3
   16a88:	bl	16c58 <ftello64@plt+0x577c>
   16a8c:	b	16b74 <ftello64@plt+0x5698>
   16a90:	ldr	r0, [sp, #8]
   16a94:	ldr	r1, [sp, #12]
   16a98:	ldr	r2, [sp, #4]
   16a9c:	strd	r0, [r2]
   16aa0:	orr	r8, r8, #2
   16aa4:	b	16ba0 <ftello64@plt+0x56c4>
   16aa8:	cmp	r0, #105	; 0x69
   16aac:	bne	1698c <ftello64@plt+0x54b0>
   16ab0:	ldrb	r0, [r6, #2]
   16ab4:	mov	r7, #1
   16ab8:	cmp	r0, #66	; 0x42
   16abc:	movweq	r7, #3
   16ac0:	b	1698c <ftello64@plt+0x54b0>
   16ac4:	add	r0, sp, #8
   16ac8:	mov	r1, r5
   16acc:	mov	r2, #1
   16ad0:	bl	16c58 <ftello64@plt+0x577c>
   16ad4:	b	16b74 <ftello64@plt+0x5698>
   16ad8:	add	r0, sp, #8
   16adc:	mov	r1, r5
   16ae0:	mov	r2, #2
   16ae4:	bl	16c58 <ftello64@plt+0x577c>
   16ae8:	b	16b74 <ftello64@plt+0x5698>
   16aec:	add	r0, sp, #8
   16af0:	mov	r1, r5
   16af4:	mov	r2, #4
   16af8:	bl	16c58 <ftello64@plt+0x577c>
   16afc:	b	16b74 <ftello64@plt+0x5698>
   16b00:	add	r0, sp, #8
   16b04:	mov	r1, r5
   16b08:	mov	r2, #7
   16b0c:	bl	16c58 <ftello64@plt+0x577c>
   16b10:	b	16b74 <ftello64@plt+0x5698>
   16b14:	add	r0, sp, #8
   16b18:	mov	r1, #1024	; 0x400
   16b1c:	b	16b70 <ftello64@plt+0x5694>
   16b20:	add	r0, sp, #8
   16b24:	mov	r1, r5
   16b28:	mov	r2, #6
   16b2c:	bl	16c58 <ftello64@plt+0x577c>
   16b30:	b	16b74 <ftello64@plt+0x5698>
   16b34:	add	r0, sp, #8
   16b38:	mov	r1, r5
   16b3c:	mov	r2, #5
   16b40:	bl	16c58 <ftello64@plt+0x577c>
   16b44:	b	16b74 <ftello64@plt+0x5698>
   16b48:	add	r0, sp, #8
   16b4c:	mov	r1, r5
   16b50:	mov	r2, #8
   16b54:	bl	16c58 <ftello64@plt+0x577c>
   16b58:	b	16b74 <ftello64@plt+0x5698>
   16b5c:	add	r0, sp, #8
   16b60:	mov	r1, #512	; 0x200
   16b64:	b	16b70 <ftello64@plt+0x5694>
   16b68:	add	r0, sp, #8
   16b6c:	mov	r1, #2
   16b70:	bl	16bcc <ftello64@plt+0x56f0>
   16b74:	ldr	r1, [r9]
   16b78:	add	r2, r1, r7
   16b7c:	str	r2, [r9]
   16b80:	ldrb	r1, [r1, r7]
   16b84:	orr	r8, r0, r8
   16b88:	cmp	r1, #0
   16b8c:	orrne	r8, r8, #2
   16b90:	ldr	r0, [sp, #8]
   16b94:	ldr	r1, [sp, #12]
   16b98:	ldr	r2, [sp, #4]
   16b9c:	strd	r0, [r2]
   16ba0:	mov	r0, r8
   16ba4:	sub	sp, fp, #28
   16ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16bac:	movw	r0, #37894	; 0x9406
   16bb0:	movt	r0, #1
   16bb4:	movw	r1, #37932	; 0x942c
   16bb8:	movt	r1, #1
   16bbc:	movw	r3, #37948	; 0x943c
   16bc0:	movt	r3, #1
   16bc4:	mov	r2, #85	; 0x55
   16bc8:	bl	114d0 <__assert_fail@plt>
   16bcc:	push	{r4, r5, r6, r7, fp, lr}
   16bd0:	add	fp, sp, #16
   16bd4:	mov	r5, r1
   16bd8:	mov	r4, r0
   16bdc:	cmn	r1, #1
   16be0:	ble	16c18 <ftello64@plt+0x573c>
   16be4:	cmp	r5, #0
   16be8:	beq	16c38 <ftello64@plt+0x575c>
   16bec:	asr	r3, r5, #31
   16bf0:	mvn	r6, #0
   16bf4:	mvn	r0, #0
   16bf8:	mvn	r1, #0
   16bfc:	mov	r2, r5
   16c00:	bl	18684 <ftello64@plt+0x71a8>
   16c04:	ldrd	r2, [r4]
   16c08:	subs	r0, r0, r2
   16c0c:	sbcs	r0, r1, r3
   16c10:	bcc	16c28 <ftello64@plt+0x574c>
   16c14:	b	16c38 <ftello64@plt+0x575c>
   16c18:	ldrd	r0, [r4]
   16c1c:	orrs	r0, r0, r1
   16c20:	beq	16c38 <ftello64@plt+0x575c>
   16c24:	mvn	r6, #0
   16c28:	mov	r0, #1
   16c2c:	mvn	r7, #0
   16c30:	strd	r6, [r4]
   16c34:	pop	{r4, r5, r6, r7, fp, pc}
   16c38:	ldrd	r0, [r4]
   16c3c:	umull	r6, r2, r0, r5
   16c40:	asr	r3, r5, #31
   16c44:	mla	r0, r0, r3, r2
   16c48:	mla	r7, r1, r5, r0
   16c4c:	mov	r0, #0
   16c50:	strd	r6, [r4]
   16c54:	pop	{r4, r5, r6, r7, fp, pc}
   16c58:	push	{r4, r5, r6, r7, fp, lr}
   16c5c:	add	fp, sp, #16
   16c60:	cmp	r2, #0
   16c64:	moveq	r6, #0
   16c68:	moveq	r0, r6
   16c6c:	popeq	{r4, r5, r6, r7, fp, pc}
   16c70:	mov	r4, r2
   16c74:	mov	r5, r1
   16c78:	mov	r7, r0
   16c7c:	mov	r6, #0
   16c80:	mov	r0, r7
   16c84:	mov	r1, r5
   16c88:	bl	16bcc <ftello64@plt+0x56f0>
   16c8c:	orr	r6, r0, r6
   16c90:	subs	r4, r4, #1
   16c94:	bne	16c80 <ftello64@plt+0x57a4>
   16c98:	mov	r0, r6
   16c9c:	pop	{r4, r5, r6, r7, fp, pc}
   16ca0:	clz	r2, r1
   16ca4:	lsr	r2, r2, #5
   16ca8:	clz	r3, r0
   16cac:	lsr	r3, r3, #5
   16cb0:	orrs	r2, r3, r2
   16cb4:	movwne	r1, #1
   16cb8:	movwne	r0, #1
   16cbc:	cmp	r1, #0
   16cc0:	beq	16cf0 <ftello64@plt+0x5814>
   16cc4:	mvn	r2, #-2147483648	; 0x80000000
   16cc8:	udiv	r2, r2, r1
   16ccc:	cmp	r2, r0
   16cd0:	bcs	16cf0 <ftello64@plt+0x5814>
   16cd4:	push	{fp, lr}
   16cd8:	mov	fp, sp
   16cdc:	bl	113bc <__errno_location@plt>
   16ce0:	mov	r1, #12
   16ce4:	str	r1, [r0]
   16ce8:	mov	r0, #0
   16cec:	pop	{fp, pc}
   16cf0:	b	111d0 <calloc@plt>
   16cf4:	cmp	r0, #0
   16cf8:	movweq	r0, #1
   16cfc:	cmn	r0, #1
   16d00:	ble	16d08 <ftello64@plt+0x582c>
   16d04:	b	11344 <malloc@plt>
   16d08:	push	{fp, lr}
   16d0c:	mov	fp, sp
   16d10:	bl	113bc <__errno_location@plt>
   16d14:	mov	r1, #12
   16d18:	str	r1, [r0]
   16d1c:	mov	r0, #0
   16d20:	pop	{fp, pc}
   16d24:	push	{fp, lr}
   16d28:	mov	fp, sp
   16d2c:	cmp	r0, #0
   16d30:	beq	16d4c <ftello64@plt+0x5870>
   16d34:	cmp	r1, #0
   16d38:	beq	16d58 <ftello64@plt+0x587c>
   16d3c:	cmn	r1, #1
   16d40:	ble	16d64 <ftello64@plt+0x5888>
   16d44:	pop	{fp, lr}
   16d48:	b	1129c <realloc@plt>
   16d4c:	mov	r0, r1
   16d50:	pop	{fp, lr}
   16d54:	b	16cf4 <ftello64@plt+0x5818>
   16d58:	bl	171fc <ftello64@plt+0x5d20>
   16d5c:	mov	r0, #0
   16d60:	pop	{fp, pc}
   16d64:	bl	113bc <__errno_location@plt>
   16d68:	mov	r1, #12
   16d6c:	str	r1, [r0]
   16d70:	mov	r0, #0
   16d74:	pop	{fp, pc}
   16d78:	mov	r1, r0
   16d7c:	sub	r2, r0, #65	; 0x41
   16d80:	mov	r0, #1
   16d84:	cmp	r2, #26
   16d88:	subcs	r2, r1, #97	; 0x61
   16d8c:	cmpcs	r2, #26
   16d90:	bcs	16d98 <ftello64@plt+0x58bc>
   16d94:	bx	lr
   16d98:	sub	r1, r1, #48	; 0x30
   16d9c:	cmp	r1, #10
   16da0:	movcs	r0, #0
   16da4:	bx	lr
   16da8:	mov	r1, r0
   16dac:	sub	r2, r0, #65	; 0x41
   16db0:	mov	r0, #1
   16db4:	cmp	r2, #26
   16db8:	subcs	r1, r1, #97	; 0x61
   16dbc:	cmpcs	r1, #26
   16dc0:	movcs	r0, #0
   16dc4:	bx	lr
   16dc8:	mov	r1, #0
   16dcc:	cmp	r0, #128	; 0x80
   16dd0:	movwcc	r1, #1
   16dd4:	mov	r0, r1
   16dd8:	bx	lr
   16ddc:	sub	r1, r0, #9
   16de0:	clz	r1, r1
   16de4:	lsr	r1, r1, #5
   16de8:	sub	r0, r0, #32
   16dec:	clz	r0, r0
   16df0:	lsr	r0, r0, #5
   16df4:	orr	r0, r0, r1
   16df8:	bx	lr
   16dfc:	mov	r1, r0
   16e00:	mov	r0, #1
   16e04:	cmp	r1, #32
   16e08:	bxcc	lr
   16e0c:	cmp	r1, #127	; 0x7f
   16e10:	movne	r0, #0
   16e14:	bx	lr
   16e18:	sub	r1, r0, #48	; 0x30
   16e1c:	mov	r0, #0
   16e20:	cmp	r1, #10
   16e24:	movwcc	r0, #1
   16e28:	bx	lr
   16e2c:	sub	r1, r0, #33	; 0x21
   16e30:	mov	r0, #0
   16e34:	cmp	r1, #94	; 0x5e
   16e38:	movwcc	r0, #1
   16e3c:	bx	lr
   16e40:	sub	r1, r0, #97	; 0x61
   16e44:	mov	r0, #0
   16e48:	cmp	r1, #26
   16e4c:	movwcc	r0, #1
   16e50:	bx	lr
   16e54:	sub	r1, r0, #32
   16e58:	mov	r0, #0
   16e5c:	cmp	r1, #95	; 0x5f
   16e60:	movwcc	r0, #1
   16e64:	bx	lr
   16e68:	sub	r1, r0, #33	; 0x21
   16e6c:	cmp	r1, #93	; 0x5d
   16e70:	bhi	16ffc <ftello64@plt+0x5b20>
   16e74:	mov	r0, #1
   16e78:	add	r2, pc, #0
   16e7c:	ldr	pc, [r2, r1, lsl #2]
   16e80:	strdeq	r6, [r1], -r8
   16e84:	strdeq	r6, [r1], -r8
   16e88:	strdeq	r6, [r1], -r8
   16e8c:	strdeq	r6, [r1], -r8
   16e90:	strdeq	r6, [r1], -r8
   16e94:	strdeq	r6, [r1], -r8
   16e98:	strdeq	r6, [r1], -r8
   16e9c:	strdeq	r6, [r1], -r8
   16ea0:	strdeq	r6, [r1], -r8
   16ea4:	strdeq	r6, [r1], -r8
   16ea8:	strdeq	r6, [r1], -r8
   16eac:	strdeq	r6, [r1], -r8
   16eb0:	strdeq	r6, [r1], -r8
   16eb4:	strdeq	r6, [r1], -r8
   16eb8:	strdeq	r6, [r1], -r8
   16ebc:	strdeq	r6, [r1], -ip
   16ec0:	strdeq	r6, [r1], -ip
   16ec4:	strdeq	r6, [r1], -ip
   16ec8:	strdeq	r6, [r1], -ip
   16ecc:	strdeq	r6, [r1], -ip
   16ed0:	strdeq	r6, [r1], -ip
   16ed4:	strdeq	r6, [r1], -ip
   16ed8:	strdeq	r6, [r1], -ip
   16edc:	strdeq	r6, [r1], -ip
   16ee0:	strdeq	r6, [r1], -ip
   16ee4:	strdeq	r6, [r1], -r8
   16ee8:	strdeq	r6, [r1], -r8
   16eec:	strdeq	r6, [r1], -r8
   16ef0:	strdeq	r6, [r1], -r8
   16ef4:	strdeq	r6, [r1], -r8
   16ef8:	strdeq	r6, [r1], -r8
   16efc:	strdeq	r6, [r1], -r8
   16f00:	strdeq	r6, [r1], -ip
   16f04:	strdeq	r6, [r1], -ip
   16f08:	strdeq	r6, [r1], -ip
   16f0c:	strdeq	r6, [r1], -ip
   16f10:	strdeq	r6, [r1], -ip
   16f14:	strdeq	r6, [r1], -ip
   16f18:	strdeq	r6, [r1], -ip
   16f1c:	strdeq	r6, [r1], -ip
   16f20:	strdeq	r6, [r1], -ip
   16f24:	strdeq	r6, [r1], -ip
   16f28:	strdeq	r6, [r1], -ip
   16f2c:	strdeq	r6, [r1], -ip
   16f30:	strdeq	r6, [r1], -ip
   16f34:	strdeq	r6, [r1], -ip
   16f38:	strdeq	r6, [r1], -ip
   16f3c:	strdeq	r6, [r1], -ip
   16f40:	strdeq	r6, [r1], -ip
   16f44:	strdeq	r6, [r1], -ip
   16f48:	strdeq	r6, [r1], -ip
   16f4c:	strdeq	r6, [r1], -ip
   16f50:	strdeq	r6, [r1], -ip
   16f54:	strdeq	r6, [r1], -ip
   16f58:	strdeq	r6, [r1], -ip
   16f5c:	strdeq	r6, [r1], -ip
   16f60:	strdeq	r6, [r1], -ip
   16f64:	strdeq	r6, [r1], -ip
   16f68:	strdeq	r6, [r1], -r8
   16f6c:	strdeq	r6, [r1], -r8
   16f70:	strdeq	r6, [r1], -r8
   16f74:	strdeq	r6, [r1], -r8
   16f78:	strdeq	r6, [r1], -r8
   16f7c:	strdeq	r6, [r1], -r8
   16f80:	strdeq	r6, [r1], -ip
   16f84:	strdeq	r6, [r1], -ip
   16f88:	strdeq	r6, [r1], -ip
   16f8c:	strdeq	r6, [r1], -ip
   16f90:	strdeq	r6, [r1], -ip
   16f94:	strdeq	r6, [r1], -ip
   16f98:	strdeq	r6, [r1], -ip
   16f9c:	strdeq	r6, [r1], -ip
   16fa0:	strdeq	r6, [r1], -ip
   16fa4:	strdeq	r6, [r1], -ip
   16fa8:	strdeq	r6, [r1], -ip
   16fac:	strdeq	r6, [r1], -ip
   16fb0:	strdeq	r6, [r1], -ip
   16fb4:	strdeq	r6, [r1], -ip
   16fb8:	strdeq	r6, [r1], -ip
   16fbc:	strdeq	r6, [r1], -ip
   16fc0:	strdeq	r6, [r1], -ip
   16fc4:	strdeq	r6, [r1], -ip
   16fc8:	strdeq	r6, [r1], -ip
   16fcc:	strdeq	r6, [r1], -ip
   16fd0:	strdeq	r6, [r1], -ip
   16fd4:	strdeq	r6, [r1], -ip
   16fd8:	strdeq	r6, [r1], -ip
   16fdc:	strdeq	r6, [r1], -ip
   16fe0:	strdeq	r6, [r1], -ip
   16fe4:	strdeq	r6, [r1], -ip
   16fe8:	strdeq	r6, [r1], -r8
   16fec:	strdeq	r6, [r1], -r8
   16ff0:	strdeq	r6, [r1], -r8
   16ff4:	strdeq	r6, [r1], -r8
   16ff8:	bx	lr
   16ffc:	mov	r0, #0
   17000:	bx	lr
   17004:	sub	r0, r0, #9
   17008:	cmp	r0, #23
   1700c:	movhi	r0, #0
   17010:	bxhi	lr
   17014:	bic	r0, r0, #-16777216	; 0xff000000
   17018:	movw	r1, #31
   1701c:	movt	r1, #128	; 0x80
   17020:	mov	r2, #1
   17024:	and	r0, r2, r1, lsr r0
   17028:	bx	lr
   1702c:	sub	r1, r0, #65	; 0x41
   17030:	mov	r0, #0
   17034:	cmp	r1, #26
   17038:	movwcc	r0, #1
   1703c:	bx	lr
   17040:	mov	r1, r0
   17044:	sub	r2, r0, #48	; 0x30
   17048:	mov	r0, #1
   1704c:	cmp	r2, #22
   17050:	bhi	17068 <ftello64@plt+0x5b8c>
   17054:	mov	ip, #1
   17058:	movw	r3, #1023	; 0x3ff
   1705c:	movt	r3, #126	; 0x7e
   17060:	tst	r3, ip, lsl r2
   17064:	bxne	lr
   17068:	sub	r1, r1, #97	; 0x61
   1706c:	cmp	r1, #6
   17070:	movcs	r0, #0
   17074:	bxcs	lr
   17078:	bx	lr
   1707c:	sub	r1, r0, #65	; 0x41
   17080:	cmp	r1, #26
   17084:	addcc	r0, r0, #32
   17088:	bx	lr
   1708c:	sub	r1, r0, #97	; 0x61
   17090:	cmp	r1, #26
   17094:	subcc	r0, r0, #32
   17098:	bx	lr
   1709c:	push	{r4, r5, r6, sl, fp, lr}
   170a0:	add	fp, sp, #16
   170a4:	mov	r4, r0
   170a8:	bl	11308 <__fpending@plt>
   170ac:	mov	r5, r0
   170b0:	mov	r0, r4
   170b4:	bl	11314 <ferror_unlocked@plt>
   170b8:	mov	r6, r0
   170bc:	mov	r0, r4
   170c0:	bl	129e0 <ftello64@plt+0x1504>
   170c4:	cmp	r6, #0
   170c8:	beq	170e8 <ftello64@plt+0x5c0c>
   170cc:	mvn	r4, #0
   170d0:	cmp	r0, #0
   170d4:	bne	1711c <ftello64@plt+0x5c40>
   170d8:	bl	113bc <__errno_location@plt>
   170dc:	mov	r1, #0
   170e0:	str	r1, [r0]
   170e4:	b	1711c <ftello64@plt+0x5c40>
   170e8:	cmp	r0, #0
   170ec:	mov	r4, r0
   170f0:	mvnne	r4, #0
   170f4:	cmp	r5, #0
   170f8:	bne	1711c <ftello64@plt+0x5c40>
   170fc:	cmp	r0, #0
   17100:	beq	1711c <ftello64@plt+0x5c40>
   17104:	bl	113bc <__errno_location@plt>
   17108:	ldr	r0, [r0]
   1710c:	subs	r4, r0, #9
   17110:	mvnne	r4, #0
   17114:	mov	r0, r4
   17118:	pop	{r4, r5, r6, sl, fp, pc}
   1711c:	mov	r0, r4
   17120:	pop	{r4, r5, r6, sl, fp, pc}
   17124:	clz	r0, r0
   17128:	bx	lr
   1712c:	clz	r0, r0
   17130:	bx	lr
   17134:	clz	r0, r0
   17138:	add	r0, r0, #32
   1713c:	cmp	r1, #0
   17140:	clzne	r0, r1
   17144:	bx	lr
   17148:	push	{r4, r5, r6, r7, fp, lr}
   1714c:	add	fp, sp, #16
   17150:	mov	r5, r1
   17154:	bl	11470 <fopen64@plt>
   17158:	mov	r4, #0
   1715c:	cmp	r0, #0
   17160:	beq	171b0 <ftello64@plt+0x5cd4>
   17164:	mov	r6, r0
   17168:	bl	113f8 <fileno@plt>
   1716c:	cmp	r0, #2
   17170:	movhi	r0, r6
   17174:	pophi	{r4, r5, r6, r7, fp, pc}
   17178:	bl	18234 <ftello64@plt+0x6d58>
   1717c:	cmn	r0, #1
   17180:	ble	171dc <ftello64@plt+0x5d00>
   17184:	mov	r7, r0
   17188:	mov	r0, r6
   1718c:	bl	129e0 <ftello64@plt+0x1504>
   17190:	cmp	r0, #0
   17194:	bne	171b8 <ftello64@plt+0x5cdc>
   17198:	mov	r0, r7
   1719c:	mov	r1, r5
   171a0:	bl	111c4 <fdopen@plt>
   171a4:	mov	r4, r0
   171a8:	cmp	r0, #0
   171ac:	beq	171b8 <ftello64@plt+0x5cdc>
   171b0:	mov	r0, r4
   171b4:	pop	{r4, r5, r6, r7, fp, pc}
   171b8:	bl	113bc <__errno_location@plt>
   171bc:	mov	r4, r0
   171c0:	ldr	r5, [r0]
   171c4:	mov	r0, r7
   171c8:	bl	114c4 <close@plt>
   171cc:	str	r5, [r4]
   171d0:	mov	r4, #0
   171d4:	mov	r0, r4
   171d8:	pop	{r4, r5, r6, r7, fp, pc}
   171dc:	bl	113bc <__errno_location@plt>
   171e0:	mov	r5, r0
   171e4:	ldr	r7, [r0]
   171e8:	mov	r0, r6
   171ec:	bl	129e0 <ftello64@plt+0x1504>
   171f0:	str	r7, [r5]
   171f4:	mov	r0, r4
   171f8:	pop	{r4, r5, r6, r7, fp, pc}
   171fc:	push	{r4, r5, r6, sl, fp, lr}
   17200:	add	fp, sp, #16
   17204:	mov	r4, r0
   17208:	bl	113bc <__errno_location@plt>
   1720c:	mov	r5, r0
   17210:	ldr	r6, [r0]
   17214:	mov	r0, r4
   17218:	bl	11218 <free@plt>
   1721c:	str	r6, [r5]
   17220:	pop	{r4, r5, r6, sl, fp, pc}
   17224:	andeq	r0, r0, r0
   17228:	ldr	r0, [r0, #8]
   1722c:	bx	lr
   17230:	ldr	r0, [r0, #12]
   17234:	bx	lr
   17238:	ldr	r0, [r0, #16]
   1723c:	bx	lr
   17240:	mov	r2, r0
   17244:	ldm	r0, {r1, r3}
   17248:	mov	r0, #0
   1724c:	cmp	r1, r3
   17250:	bxcs	lr
   17254:	ldr	ip, [r2, #4]
   17258:	mov	r0, #0
   1725c:	ldr	r2, [r1]
   17260:	cmp	r2, #0
   17264:	beq	17288 <ftello64@plt+0x5dac>
   17268:	mov	r3, #0
   1726c:	mov	r2, r1
   17270:	add	r3, r3, #1
   17274:	ldr	r2, [r2, #4]
   17278:	cmp	r2, #0
   1727c:	bne	17270 <ftello64@plt+0x5d94>
   17280:	cmp	r3, r0
   17284:	movhi	r0, r3
   17288:	add	r1, r1, #8
   1728c:	cmp	r1, ip
   17290:	bcc	1725c <ftello64@plt+0x5d80>
   17294:	bx	lr
   17298:	push	{fp, lr}
   1729c:	mov	fp, sp
   172a0:	ldr	r3, [r0]
   172a4:	ldr	r1, [r0, #4]
   172a8:	mov	lr, #0
   172ac:	cmp	r3, r1
   172b0:	mov	r1, #0
   172b4:	bcs	172f4 <ftello64@plt+0x5e18>
   172b8:	ldr	ip, [r0, #4]
   172bc:	mov	r1, #0
   172c0:	mov	lr, #0
   172c4:	ldr	r2, [r3]
   172c8:	cmp	r2, #0
   172cc:	beq	172e8 <ftello64@plt+0x5e0c>
   172d0:	mov	r2, r3
   172d4:	add	r1, r1, #1
   172d8:	ldr	r2, [r2, #4]
   172dc:	cmp	r2, #0
   172e0:	bne	172d4 <ftello64@plt+0x5df8>
   172e4:	add	lr, lr, #1
   172e8:	add	r3, r3, #8
   172ec:	cmp	r3, ip
   172f0:	bcc	172c4 <ftello64@plt+0x5de8>
   172f4:	ldr	r2, [r0, #12]
   172f8:	cmp	lr, r2
   172fc:	bne	17314 <ftello64@plt+0x5e38>
   17300:	ldr	r2, [r0, #16]
   17304:	mov	r0, #1
   17308:	cmp	r1, r2
   1730c:	movne	r0, #0
   17310:	pop	{fp, pc}
   17314:	mov	r0, #0
   17318:	pop	{fp, pc}
   1731c:	nop	{0}
   17320:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17324:	add	fp, sp, #24
   17328:	sub	sp, sp, #8
   1732c:	mov	r4, r1
   17330:	mov	r5, r0
   17334:	bl	17238 <ftello64@plt+0x5d5c>
   17338:	mov	r8, r0
   1733c:	mov	r0, r5
   17340:	bl	17228 <ftello64@plt+0x5d4c>
   17344:	mov	r7, r0
   17348:	mov	r0, r5
   1734c:	bl	17230 <ftello64@plt+0x5d54>
   17350:	mov	r6, r0
   17354:	mov	r0, r5
   17358:	bl	17240 <ftello64@plt+0x5d64>
   1735c:	mov	r5, r0
   17360:	movw	r2, #38027	; 0x948b
   17364:	movt	r2, #1
   17368:	mov	r0, r4
   1736c:	mov	r1, #1
   17370:	mov	r3, r8
   17374:	bl	11410 <__fprintf_chk@plt>
   17378:	movw	r2, #38051	; 0x94a3
   1737c:	movt	r2, #1
   17380:	mov	r0, r4
   17384:	mov	r1, #1
   17388:	mov	r3, r7
   1738c:	bl	11410 <__fprintf_chk@plt>
   17390:	vldr	d16, [pc, #80]	; 173e8 <ftello64@plt+0x5f0c>
   17394:	vmov	s0, r6
   17398:	vmov	s2, r7
   1739c:	vcvt.f64.u32	d17, s0
   173a0:	vcvt.f64.u32	d18, s2
   173a4:	vmul.f64	d16, d17, d16
   173a8:	vdiv.f64	d16, d16, d18
   173ac:	vstr	d16, [sp]
   173b0:	movw	r2, #38075	; 0x94bb
   173b4:	movt	r2, #1
   173b8:	mov	r0, r4
   173bc:	mov	r1, #1
   173c0:	mov	r3, r6
   173c4:	bl	11410 <__fprintf_chk@plt>
   173c8:	movw	r2, #38108	; 0x94dc
   173cc:	movt	r2, #1
   173d0:	mov	r0, r4
   173d4:	mov	r1, #1
   173d8:	mov	r3, r5
   173dc:	sub	sp, fp, #24
   173e0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   173e4:	b	11410 <__fprintf_chk@plt>
   173e8:	andeq	r0, r0, r0
   173ec:	subsmi	r0, r9, r0
   173f0:	push	{r4, r5, r6, r7, fp, lr}
   173f4:	add	fp, sp, #16
   173f8:	mov	r5, r1
   173fc:	mov	r6, r0
   17400:	bl	17454 <ftello64@plt+0x5f78>
   17404:	mov	r7, r0
   17408:	ldr	r0, [r0]
   1740c:	mov	r4, #0
   17410:	cmp	r0, #0
   17414:	bne	17420 <ftello64@plt+0x5f44>
   17418:	b	1744c <ftello64@plt+0x5f70>
   1741c:	ldr	r7, [r7, #4]
   17420:	cmp	r7, #0
   17424:	beq	1744c <ftello64@plt+0x5f70>
   17428:	ldr	r1, [r7]
   1742c:	cmp	r1, r5
   17430:	beq	17448 <ftello64@plt+0x5f6c>
   17434:	ldr	r2, [r6, #28]
   17438:	mov	r0, r5
   1743c:	blx	r2
   17440:	cmp	r0, #0
   17444:	beq	1741c <ftello64@plt+0x5f40>
   17448:	ldr	r4, [r7]
   1744c:	mov	r0, r4
   17450:	pop	{r4, r5, r6, r7, fp, pc}
   17454:	push	{r4, sl, fp, lr}
   17458:	add	fp, sp, #8
   1745c:	mov	r2, r1
   17460:	mov	r4, r0
   17464:	ldr	r1, [r0, #8]
   17468:	ldr	r3, [r0, #24]
   1746c:	mov	r0, r2
   17470:	blx	r3
   17474:	ldr	r1, [r4, #8]
   17478:	cmp	r0, r1
   1747c:	ldrcc	r1, [r4]
   17480:	addcc	r0, r1, r0, lsl #3
   17484:	popcc	{r4, sl, fp, pc}
   17488:	bl	114ac <abort@plt>
   1748c:	ldr	r1, [r0, #16]
   17490:	cmp	r1, #0
   17494:	moveq	r1, #0
   17498:	moveq	r0, r1
   1749c:	bxeq	lr
   174a0:	ldr	r2, [r0]
   174a4:	b	174b8 <ftello64@plt+0x5fdc>
   174a8:	ldr	r1, [r2], #8
   174ac:	cmp	r1, #0
   174b0:	movne	r0, r1
   174b4:	bxne	lr
   174b8:	ldr	r1, [r0, #4]
   174bc:	cmp	r2, r1
   174c0:	bcc	174a8 <ftello64@plt+0x5fcc>
   174c4:	push	{fp, lr}
   174c8:	mov	fp, sp
   174cc:	bl	114ac <abort@plt>
   174d0:	push	{r4, r5, fp, lr}
   174d4:	add	fp, sp, #8
   174d8:	mov	r5, r1
   174dc:	mov	r4, r0
   174e0:	bl	17454 <ftello64@plt+0x5f78>
   174e4:	mov	r1, r0
   174e8:	ldr	r2, [r1]
   174ec:	cmp	r2, r5
   174f0:	bne	17504 <ftello64@plt+0x6028>
   174f4:	ldr	r2, [r1, #4]
   174f8:	cmp	r2, #0
   174fc:	ldrne	r0, [r2]
   17500:	popne	{r4, r5, fp, pc}
   17504:	ldr	r1, [r1, #4]
   17508:	cmp	r1, #0
   1750c:	bne	174e8 <ftello64@plt+0x600c>
   17510:	add	r1, r0, #8
   17514:	ldr	r2, [r4, #4]
   17518:	cmp	r1, r2
   1751c:	movcs	r0, #0
   17520:	popcs	{r4, r5, fp, pc}
   17524:	ldr	r0, [r1], #8
   17528:	cmp	r0, #0
   1752c:	popne	{r4, r5, fp, pc}
   17530:	b	17518 <ftello64@plt+0x603c>
   17534:	push	{r4, sl, fp, lr}
   17538:	add	fp, sp, #8
   1753c:	mov	ip, r0
   17540:	ldr	lr, [r0]
   17544:	ldr	r3, [r0, #4]
   17548:	mov	r0, #0
   1754c:	cmp	lr, r3
   17550:	bcs	1759c <ftello64@plt+0x60c0>
   17554:	mov	r0, #0
   17558:	ldr	r3, [lr]
   1755c:	cmp	r3, #0
   17560:	cmpne	lr, #0
   17564:	beq	1758c <ftello64@plt+0x60b0>
   17568:	mov	r3, lr
   1756c:	cmp	r0, r2
   17570:	popcs	{r4, sl, fp, pc}
   17574:	ldr	r4, [r3]
   17578:	str	r4, [r1, r0, lsl #2]
   1757c:	add	r0, r0, #1
   17580:	ldr	r3, [r3, #4]
   17584:	cmp	r3, #0
   17588:	bne	1756c <ftello64@plt+0x6090>
   1758c:	ldr	r3, [ip, #4]
   17590:	add	lr, lr, #8
   17594:	cmp	lr, r3
   17598:	bcc	17558 <ftello64@plt+0x607c>
   1759c:	pop	{r4, sl, fp, pc}
   175a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   175a4:	add	fp, sp, #24
   175a8:	mov	r8, r0
   175ac:	ldr	r9, [r0]
   175b0:	ldr	r0, [r0, #4]
   175b4:	mov	r6, #0
   175b8:	cmp	r9, r0
   175bc:	bcs	1761c <ftello64@plt+0x6140>
   175c0:	mov	r4, r2
   175c4:	mov	r5, r1
   175c8:	mov	r6, #0
   175cc:	b	175fc <ftello64@plt+0x6120>
   175d0:	mov	r7, r9
   175d4:	ldr	r0, [r7]
   175d8:	mov	r1, r4
   175dc:	blx	r5
   175e0:	cmp	r0, #0
   175e4:	beq	1761c <ftello64@plt+0x6140>
   175e8:	add	r6, r6, #1
   175ec:	ldr	r7, [r7, #4]
   175f0:	cmp	r7, #0
   175f4:	bne	175d4 <ftello64@plt+0x60f8>
   175f8:	b	1760c <ftello64@plt+0x6130>
   175fc:	ldr	r0, [r9]
   17600:	cmp	r0, #0
   17604:	cmpne	r9, #0
   17608:	bne	175d0 <ftello64@plt+0x60f4>
   1760c:	ldr	r0, [r8, #4]
   17610:	add	r9, r9, #8
   17614:	cmp	r9, r0
   17618:	bcc	175fc <ftello64@plt+0x6120>
   1761c:	mov	r0, r6
   17620:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17624:	ldrb	r2, [r0]
   17628:	cmp	r2, #0
   1762c:	moveq	r0, #0
   17630:	bxeq	lr
   17634:	add	r3, r0, #1
   17638:	mov	r0, #0
   1763c:	rsb	r0, r0, r0, lsl #5
   17640:	uxtab	r0, r0, r2
   17644:	udiv	r2, r0, r1
   17648:	mls	r0, r2, r1, r0
   1764c:	ldrb	r2, [r3], #1
   17650:	cmp	r2, #0
   17654:	bne	1763c <ftello64@plt+0x6160>
   17658:	bx	lr
   1765c:	movw	r1, #38136	; 0x94f8
   17660:	movt	r1, #1
   17664:	vld1.32	{d16-d17}, [r1]!
   17668:	vst1.32	{d16-d17}, [r0]!
   1766c:	ldr	r1, [r1]
   17670:	str	r1, [r0]
   17674:	bx	lr
   17678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1767c:	add	fp, sp, #28
   17680:	sub	sp, sp, #4
   17684:	mov	r7, r1
   17688:	mov	r8, r0
   1768c:	movw	sl, #30584	; 0x7778
   17690:	movt	sl, #1
   17694:	cmp	r3, #0
   17698:	movne	sl, r3
   1769c:	movw	r5, #30552	; 0x7758
   176a0:	movt	r5, #1
   176a4:	cmp	r2, #0
   176a8:	movne	r5, r2
   176ac:	mov	r0, #40	; 0x28
   176b0:	bl	16cf4 <ftello64@plt+0x5818>
   176b4:	mov	r9, #0
   176b8:	cmp	r0, #0
   176bc:	beq	1774c <ftello64@plt+0x6270>
   176c0:	mov	r4, r0
   176c4:	movw	r6, #38136	; 0x94f8
   176c8:	movt	r6, #1
   176cc:	cmp	r7, #0
   176d0:	movne	r6, r7
   176d4:	str	r6, [r0, #20]
   176d8:	bl	17788 <ftello64@plt+0x62ac>
   176dc:	cmp	r0, #0
   176e0:	beq	17744 <ftello64@plt+0x6268>
   176e4:	mov	r0, r8
   176e8:	mov	r1, r6
   176ec:	bl	17834 <ftello64@plt+0x6358>
   176f0:	str	r0, [r4, #8]
   176f4:	cmp	r0, #0
   176f8:	beq	17744 <ftello64@plt+0x6268>
   176fc:	mov	r1, #8
   17700:	bl	16ca0 <ftello64@plt+0x57c4>
   17704:	str	r0, [r4]
   17708:	cmp	r0, #0
   1770c:	beq	17744 <ftello64@plt+0x6268>
   17710:	ldr	r1, [fp, #8]
   17714:	mov	r2, #0
   17718:	str	r2, [r4, #12]
   1771c:	str	r2, [r4, #16]
   17720:	str	r5, [r4, #24]
   17724:	str	sl, [r4, #28]
   17728:	str	r1, [r4, #32]
   1772c:	str	r2, [r4, #36]	; 0x24
   17730:	ldr	r1, [r4, #8]
   17734:	add	r0, r0, r1, lsl #3
   17738:	str	r0, [r4, #4]
   1773c:	mov	r9, r4
   17740:	b	1774c <ftello64@plt+0x6270>
   17744:	mov	r0, r4
   17748:	bl	171fc <ftello64@plt+0x5d20>
   1774c:	mov	r0, r9
   17750:	sub	sp, fp, #28
   17754:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17758:	push	{r4, sl, fp, lr}
   1775c:	add	fp, sp, #8
   17760:	mov	r4, r1
   17764:	mov	r1, #3
   17768:	bl	1831c <ftello64@plt+0x6e40>
   1776c:	udiv	r1, r0, r4
   17770:	mls	r0, r1, r4, r0
   17774:	pop	{r4, sl, fp, pc}
   17778:	sub	r0, r0, r1
   1777c:	clz	r0, r0
   17780:	lsr	r0, r0, #5
   17784:	bx	lr
   17788:	mov	r1, r0
   1778c:	ldr	r3, [r0, #20]
   17790:	mov	r0, #1
   17794:	movw	r2, #38136	; 0x94f8
   17798:	movt	r2, #1
   1779c:	cmp	r3, r2
   177a0:	beq	17824 <ftello64@plt+0x6348>
   177a4:	vldr	s2, [pc, #124]	; 17828 <ftello64@plt+0x634c>
   177a8:	vldr	s0, [r3, #8]
   177ac:	vcmpe.f32	s0, s2
   177b0:	vmrs	APSR_nzcv, fpscr
   177b4:	ble	1781c <ftello64@plt+0x6340>
   177b8:	vldr	s4, [pc, #108]	; 1782c <ftello64@plt+0x6350>
   177bc:	vcmpe.f32	s0, s4
   177c0:	vmrs	APSR_nzcv, fpscr
   177c4:	bpl	1781c <ftello64@plt+0x6340>
   177c8:	vldr	s4, [pc, #96]	; 17830 <ftello64@plt+0x6354>
   177cc:	vldr	s6, [r3, #12]
   177d0:	vcmpe.f32	s6, s4
   177d4:	vmrs	APSR_nzcv, fpscr
   177d8:	ble	1781c <ftello64@plt+0x6340>
   177dc:	vldr	s4, [r3]
   177e0:	vcmpe.f32	s4, #0.0
   177e4:	vmrs	APSR_nzcv, fpscr
   177e8:	blt	1781c <ftello64@plt+0x6340>
   177ec:	vadd.f32	s2, s4, s2
   177f0:	vcmpe.f32	s2, s0
   177f4:	vmrs	APSR_nzcv, fpscr
   177f8:	bpl	1781c <ftello64@plt+0x6340>
   177fc:	vldr	s0, [r3, #4]
   17800:	vmov.f32	s4, #112	; 0x3f800000  1.0
   17804:	vcmpe.f32	s0, s4
   17808:	vmrs	APSR_nzcv, fpscr
   1780c:	bhi	1781c <ftello64@plt+0x6340>
   17810:	vcmpe.f32	s2, s0
   17814:	vmrs	APSR_nzcv, fpscr
   17818:	bxmi	lr
   1781c:	str	r2, [r1, #20]
   17820:	mov	r0, #0
   17824:	bx	lr
   17828:	stclcc	12, cr12, [ip, #820]	; 0x334
   1782c:	svccc	0x00666666
   17830:	svccc	0x008ccccd
   17834:	ldrb	r2, [r1, #16]
   17838:	cmp	r2, #0
   1783c:	bne	1786c <ftello64@plt+0x6390>
   17840:	vldr	s0, [r1, #8]
   17844:	vmov	s2, r0
   17848:	vcvt.f32.u32	s2, s2
   1784c:	vdiv.f32	s2, s2, s0
   17850:	vcvt.u32.f32	s0, s2
   17854:	vldr	s4, [pc, #44]	; 17888 <ftello64@plt+0x63ac>
   17858:	mov	r0, #0
   1785c:	vcmpe.f32	s2, s4
   17860:	vmrs	APSR_nzcv, fpscr
   17864:	bxge	lr
   17868:	vmov	r0, s0
   1786c:	push	{fp, lr}
   17870:	mov	fp, sp
   17874:	bl	18058 <ftello64@plt+0x6b7c>
   17878:	cmn	r0, #-536870911	; 0xe0000001
   1787c:	movwhi	r0, #0
   17880:	pop	{fp, lr}
   17884:	bx	lr
   17888:	svcmi	0x00800000
   1788c:	push	{r4, r5, r6, r7, fp, lr}
   17890:	add	fp, sp, #16
   17894:	mov	r4, r0
   17898:	ldr	r5, [r0]
   1789c:	ldr	r0, [r0, #4]
   178a0:	cmp	r5, r0
   178a4:	bcs	1793c <ftello64@plt+0x6460>
   178a8:	mov	r6, #0
   178ac:	ldr	r0, [r5]
   178b0:	cmp	r0, #0
   178b4:	beq	1792c <ftello64@plt+0x6450>
   178b8:	ldr	r7, [r5, #4]
   178bc:	ldr	r1, [r4, #32]
   178c0:	cmp	r1, #0
   178c4:	mov	r0, r1
   178c8:	movwne	r0, #1
   178cc:	cmp	r7, #0
   178d0:	beq	17914 <ftello64@plt+0x6438>
   178d4:	tst	r0, #1
   178d8:	beq	178e4 <ftello64@plt+0x6408>
   178dc:	ldr	r0, [r7]
   178e0:	blx	r1
   178e4:	str	r6, [r7]
   178e8:	ldr	r2, [r7, #4]
   178ec:	ldr	r0, [r4, #36]	; 0x24
   178f0:	str	r0, [r7, #4]
   178f4:	str	r7, [r4, #36]	; 0x24
   178f8:	ldr	r1, [r4, #32]
   178fc:	cmp	r1, #0
   17900:	mov	r0, r1
   17904:	movwne	r0, #1
   17908:	cmp	r2, #0
   1790c:	mov	r7, r2
   17910:	bne	178d4 <ftello64@plt+0x63f8>
   17914:	cmp	r0, #0
   17918:	beq	17924 <ftello64@plt+0x6448>
   1791c:	ldr	r0, [r5]
   17920:	blx	r1
   17924:	str	r6, [r5]
   17928:	str	r6, [r5, #4]
   1792c:	ldr	r0, [r4, #4]
   17930:	add	r5, r5, #8
   17934:	cmp	r5, r0
   17938:	bcc	178ac <ftello64@plt+0x63d0>
   1793c:	mov	r0, #0
   17940:	str	r0, [r4, #12]
   17944:	str	r0, [r4, #16]
   17948:	pop	{r4, r5, r6, r7, fp, pc}
   1794c:	push	{r4, r5, r6, sl, fp, lr}
   17950:	add	fp, sp, #16
   17954:	mov	r4, r0
   17958:	ldr	r0, [r0, #32]
   1795c:	cmp	r0, #0
   17960:	ldrne	r0, [r4, #16]
   17964:	cmpne	r0, #0
   17968:	beq	179c0 <ftello64@plt+0x64e4>
   1796c:	ldr	r5, [r4]
   17970:	ldr	r0, [r4, #4]
   17974:	cmp	r5, r0
   17978:	bcc	17990 <ftello64@plt+0x64b4>
   1797c:	b	179c0 <ftello64@plt+0x64e4>
   17980:	ldr	r0, [r4, #4]
   17984:	add	r5, r5, #8
   17988:	cmp	r5, r0
   1798c:	bcs	179c0 <ftello64@plt+0x64e4>
   17990:	ldr	r0, [r5]
   17994:	cmp	r0, #0
   17998:	cmpne	r5, #0
   1799c:	beq	17980 <ftello64@plt+0x64a4>
   179a0:	mov	r6, r5
   179a4:	ldr	r0, [r6]
   179a8:	ldr	r1, [r4, #32]
   179ac:	blx	r1
   179b0:	ldr	r6, [r6, #4]
   179b4:	cmp	r6, #0
   179b8:	bne	179a4 <ftello64@plt+0x64c8>
   179bc:	b	17980 <ftello64@plt+0x64a4>
   179c0:	ldr	r5, [r4]
   179c4:	ldr	r0, [r4, #4]
   179c8:	cmp	r5, r0
   179cc:	bcc	179e4 <ftello64@plt+0x6508>
   179d0:	b	17a08 <ftello64@plt+0x652c>
   179d4:	ldr	r0, [r4, #4]
   179d8:	add	r5, r5, #8
   179dc:	cmp	r5, r0
   179e0:	bcs	17a08 <ftello64@plt+0x652c>
   179e4:	ldr	r0, [r5, #4]
   179e8:	cmp	r0, #0
   179ec:	beq	179d4 <ftello64@plt+0x64f8>
   179f0:	ldr	r6, [r0, #4]
   179f4:	bl	171fc <ftello64@plt+0x5d20>
   179f8:	cmp	r6, #0
   179fc:	mov	r0, r6
   17a00:	bne	179f0 <ftello64@plt+0x6514>
   17a04:	b	179d4 <ftello64@plt+0x64f8>
   17a08:	ldr	r0, [r4, #36]	; 0x24
   17a0c:	cmp	r0, #0
   17a10:	beq	17a28 <ftello64@plt+0x654c>
   17a14:	ldr	r5, [r0, #4]
   17a18:	bl	171fc <ftello64@plt+0x5d20>
   17a1c:	cmp	r5, #0
   17a20:	mov	r0, r5
   17a24:	bne	17a14 <ftello64@plt+0x6538>
   17a28:	ldr	r0, [r4]
   17a2c:	bl	171fc <ftello64@plt+0x5d20>
   17a30:	mov	r0, r4
   17a34:	pop	{r4, r5, r6, sl, fp, lr}
   17a38:	b	171fc <ftello64@plt+0x5d20>
   17a3c:	push	{r4, r5, r6, sl, fp, lr}
   17a40:	add	fp, sp, #16
   17a44:	sub	sp, sp, #40	; 0x28
   17a48:	mov	r2, r1
   17a4c:	mov	r4, r0
   17a50:	ldr	r1, [r0, #20]
   17a54:	mov	r0, r2
   17a58:	bl	17834 <ftello64@plt+0x6358>
   17a5c:	mov	r5, #0
   17a60:	cmp	r0, #0
   17a64:	beq	17b40 <ftello64@plt+0x6664>
   17a68:	mov	r6, r0
   17a6c:	ldr	r0, [r4, #8]
   17a70:	cmp	r6, r0
   17a74:	bne	17a80 <ftello64@plt+0x65a4>
   17a78:	mov	r5, #1
   17a7c:	b	17b40 <ftello64@plt+0x6664>
   17a80:	mov	r0, r6
   17a84:	mov	r1, #8
   17a88:	bl	16ca0 <ftello64@plt+0x57c4>
   17a8c:	str	r0, [sp]
   17a90:	cmp	r0, #0
   17a94:	beq	17b40 <ftello64@plt+0x6664>
   17a98:	str	r6, [sp, #8]
   17a9c:	mov	r0, #0
   17aa0:	str	r0, [sp, #12]
   17aa4:	str	r0, [sp, #16]
   17aa8:	ldr	r0, [sp]
   17aac:	add	r0, r0, r6, lsl #3
   17ab0:	str	r0, [sp, #4]
   17ab4:	add	r6, r4, #20
   17ab8:	ldm	r6, {r0, r1, r2, r3, r6}
   17abc:	add	ip, sp, #20
   17ac0:	stm	ip, {r0, r1, r2, r3, r6}
   17ac4:	mov	r0, sp
   17ac8:	mov	r1, r4
   17acc:	mov	r2, #0
   17ad0:	bl	17b50 <ftello64@plt+0x6674>
   17ad4:	cmp	r0, #0
   17ad8:	beq	17afc <ftello64@plt+0x6620>
   17adc:	ldr	r0, [r4]
   17ae0:	bl	171fc <ftello64@plt+0x5d20>
   17ae4:	ldm	sp, {r0, r1, r2, r3}
   17ae8:	stm	r4, {r0, r1, r2, r3}
   17aec:	ldr	r0, [sp, #36]	; 0x24
   17af0:	str	r0, [r4, #36]	; 0x24
   17af4:	mov	r5, #1
   17af8:	b	17b40 <ftello64@plt+0x6664>
   17afc:	ldr	r0, [sp, #36]	; 0x24
   17b00:	str	r0, [r4, #36]	; 0x24
   17b04:	mov	r1, sp
   17b08:	mov	r0, r4
   17b0c:	mov	r2, #1
   17b10:	bl	17b50 <ftello64@plt+0x6674>
   17b14:	cmp	r0, #0
   17b18:	beq	17b4c <ftello64@plt+0x6670>
   17b1c:	mov	r1, sp
   17b20:	mov	r5, #0
   17b24:	mov	r0, r4
   17b28:	mov	r2, #0
   17b2c:	bl	17b50 <ftello64@plt+0x6674>
   17b30:	cmp	r0, #0
   17b34:	beq	17b4c <ftello64@plt+0x6670>
   17b38:	ldr	r0, [sp]
   17b3c:	bl	171fc <ftello64@plt+0x5d20>
   17b40:	mov	r0, r5
   17b44:	sub	sp, fp, #16
   17b48:	pop	{r4, r5, r6, sl, fp, pc}
   17b4c:	bl	114ac <abort@plt>
   17b50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b54:	add	fp, sp, #28
   17b58:	sub	sp, sp, #4
   17b5c:	mov	r7, r0
   17b60:	ldr	r6, [r1]
   17b64:	ldr	r0, [r1, #4]
   17b68:	cmp	r6, r0
   17b6c:	bcs	17c70 <ftello64@plt+0x6794>
   17b70:	mov	r9, r2
   17b74:	mov	sl, r1
   17b78:	ldr	r0, [r6]
   17b7c:	cmp	r0, #0
   17b80:	beq	17c60 <ftello64@plt+0x6784>
   17b84:	ldr	r4, [r6, #4]
   17b88:	cmp	r4, #0
   17b8c:	beq	17be8 <ftello64@plt+0x670c>
   17b90:	ldr	r5, [r4]
   17b94:	mov	r0, r7
   17b98:	mov	r1, r5
   17b9c:	bl	17454 <ftello64@plt+0x5f78>
   17ba0:	ldr	r1, [r0]
   17ba4:	ldr	r8, [r4, #4]
   17ba8:	cmp	r1, #0
   17bac:	beq	17bc0 <ftello64@plt+0x66e4>
   17bb0:	ldr	r1, [r0, #4]
   17bb4:	str	r1, [r4, #4]
   17bb8:	str	r4, [r0, #4]
   17bbc:	b	17bdc <ftello64@plt+0x6700>
   17bc0:	str	r5, [r0]
   17bc4:	ldr	r0, [r7, #12]
   17bc8:	add	r0, r0, #1
   17bcc:	str	r0, [r7, #12]
   17bd0:	mov	r0, r7
   17bd4:	mov	r1, r4
   17bd8:	bl	180f8 <ftello64@plt+0x6c1c>
   17bdc:	cmp	r8, #0
   17be0:	mov	r4, r8
   17be4:	bne	17b90 <ftello64@plt+0x66b4>
   17be8:	mov	r0, #0
   17bec:	str	r0, [r6, #4]
   17bf0:	cmp	r9, #0
   17bf4:	bne	17c60 <ftello64@plt+0x6784>
   17bf8:	ldr	r4, [r6]
   17bfc:	mov	r0, r7
   17c00:	mov	r1, r4
   17c04:	bl	17454 <ftello64@plt+0x5f78>
   17c08:	mov	r5, r0
   17c0c:	ldr	r0, [r0]
   17c10:	cmp	r0, #0
   17c14:	beq	17c3c <ftello64@plt+0x6760>
   17c18:	mov	r0, r7
   17c1c:	bl	17edc <ftello64@plt+0x6a00>
   17c20:	cmp	r0, #0
   17c24:	beq	17c7c <ftello64@plt+0x67a0>
   17c28:	str	r4, [r0]
   17c2c:	ldr	r1, [r5, #4]
   17c30:	str	r1, [r0, #4]
   17c34:	str	r0, [r5, #4]
   17c38:	b	17c4c <ftello64@plt+0x6770>
   17c3c:	str	r4, [r5]
   17c40:	ldr	r0, [r7, #12]
   17c44:	add	r0, r0, #1
   17c48:	str	r0, [r7, #12]
   17c4c:	mov	r0, #0
   17c50:	str	r0, [r6]
   17c54:	ldr	r0, [sl, #12]
   17c58:	sub	r0, r0, #1
   17c5c:	str	r0, [sl, #12]
   17c60:	add	r6, r6, #8
   17c64:	ldr	r0, [sl, #4]
   17c68:	cmp	r6, r0
   17c6c:	bcc	17b78 <ftello64@plt+0x669c>
   17c70:	mov	r0, #1
   17c74:	sub	sp, fp, #28
   17c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c7c:	mov	r0, #0
   17c80:	sub	sp, fp, #28
   17c84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c88:	push	{r4, r5, r6, r7, fp, lr}
   17c8c:	add	fp, sp, #16
   17c90:	sub	sp, sp, #8
   17c94:	cmp	r1, #0
   17c98:	beq	17df8 <ftello64@plt+0x691c>
   17c9c:	mov	r7, r2
   17ca0:	mov	r5, r1
   17ca4:	mov	r4, r0
   17ca8:	add	r2, sp, #4
   17cac:	mov	r6, #0
   17cb0:	mov	r3, #0
   17cb4:	bl	17e00 <ftello64@plt+0x6924>
   17cb8:	cmp	r0, #0
   17cbc:	beq	17ccc <ftello64@plt+0x67f0>
   17cc0:	cmp	r7, #0
   17cc4:	strne	r0, [r7]
   17cc8:	b	17dec <ftello64@plt+0x6910>
   17ccc:	vldr	s0, [r4, #8]
   17cd0:	vldr	s2, [r4, #12]
   17cd4:	ldr	r0, [r4, #20]
   17cd8:	vldr	s4, [r0, #8]
   17cdc:	vcvt.f32.u32	s0, s0
   17ce0:	vcvt.f32.u32	s2, s2
   17ce4:	vmul.f32	s0, s4, s0
   17ce8:	vcmpe.f32	s0, s2
   17cec:	vmrs	APSR_nzcv, fpscr
   17cf0:	bpl	17d84 <ftello64@plt+0x68a8>
   17cf4:	mov	r0, r4
   17cf8:	bl	17788 <ftello64@plt+0x62ac>
   17cfc:	vldr	s0, [r4, #8]
   17d00:	vldr	s4, [r4, #12]
   17d04:	ldr	r0, [r4, #20]
   17d08:	vcvt.f32.u32	s2, s0
   17d0c:	vldr	s0, [r0, #8]
   17d10:	vcvt.f32.u32	s4, s4
   17d14:	vmul.f32	s6, s0, s2
   17d18:	vcmpe.f32	s6, s4
   17d1c:	vmrs	APSR_nzcv, fpscr
   17d20:	bpl	17d84 <ftello64@plt+0x68a8>
   17d24:	vldr	s4, [r0, #12]
   17d28:	vmul.f32	s2, s4, s2
   17d2c:	ldrb	r0, [r0, #16]
   17d30:	vmul.f32	s0, s0, s2
   17d34:	mvn	r6, #0
   17d38:	vldr	s4, [pc, #188]	; 17dfc <ftello64@plt+0x6920>
   17d3c:	cmp	r0, #0
   17d40:	vseleq.f32	s0, s0, s2
   17d44:	vcmpe.f32	s0, s4
   17d48:	vmrs	APSR_nzcv, fpscr
   17d4c:	bge	17dec <ftello64@plt+0x6910>
   17d50:	vcvt.u32.f32	s0, s0
   17d54:	vmov	r1, s0
   17d58:	mov	r0, r4
   17d5c:	bl	17a3c <ftello64@plt+0x6560>
   17d60:	cmp	r0, #0
   17d64:	beq	17dec <ftello64@plt+0x6910>
   17d68:	add	r2, sp, #4
   17d6c:	mov	r0, r4
   17d70:	mov	r1, r5
   17d74:	mov	r3, #0
   17d78:	bl	17e00 <ftello64@plt+0x6924>
   17d7c:	cmp	r0, #0
   17d80:	bne	17df8 <ftello64@plt+0x691c>
   17d84:	ldr	r6, [sp, #4]
   17d88:	ldr	r0, [r6]
   17d8c:	cmp	r0, #0
   17d90:	beq	17dc4 <ftello64@plt+0x68e8>
   17d94:	mov	r0, r4
   17d98:	bl	17edc <ftello64@plt+0x6a00>
   17d9c:	cmp	r0, #0
   17da0:	beq	17de8 <ftello64@plt+0x690c>
   17da4:	str	r5, [r0]
   17da8:	ldr	r1, [r6, #4]
   17dac:	str	r1, [r0, #4]
   17db0:	str	r0, [r6, #4]
   17db4:	ldr	r0, [r4, #16]
   17db8:	add	r0, r0, #1
   17dbc:	str	r0, [r4, #16]
   17dc0:	b	17de0 <ftello64@plt+0x6904>
   17dc4:	str	r5, [r6]
   17dc8:	ldr	r0, [r4, #12]
   17dcc:	ldr	r1, [r4, #16]
   17dd0:	add	r1, r1, #1
   17dd4:	add	r0, r0, #1
   17dd8:	str	r0, [r4, #12]
   17ddc:	str	r1, [r4, #16]
   17de0:	mov	r6, #1
   17de4:	b	17dec <ftello64@plt+0x6910>
   17de8:	mvn	r6, #0
   17dec:	mov	r0, r6
   17df0:	sub	sp, fp, #16
   17df4:	pop	{r4, r5, r6, r7, fp, pc}
   17df8:	bl	114ac <abort@plt>
   17dfc:	svcmi	0x00800000
   17e00:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17e04:	add	fp, sp, #24
   17e08:	mov	r8, r3
   17e0c:	mov	r4, r2
   17e10:	mov	r7, r1
   17e14:	mov	r5, r0
   17e18:	bl	17454 <ftello64@plt+0x5f78>
   17e1c:	str	r0, [r4]
   17e20:	ldr	r1, [r0]
   17e24:	mov	r4, #0
   17e28:	cmp	r1, #0
   17e2c:	beq	17ed4 <ftello64@plt+0x69f8>
   17e30:	mov	r6, r0
   17e34:	cmp	r1, r7
   17e38:	beq	17e50 <ftello64@plt+0x6974>
   17e3c:	ldr	r2, [r5, #28]
   17e40:	mov	r0, r7
   17e44:	blx	r2
   17e48:	cmp	r0, #0
   17e4c:	beq	17e78 <ftello64@plt+0x699c>
   17e50:	ldr	r4, [r6]
   17e54:	cmp	r8, #0
   17e58:	beq	17ed4 <ftello64@plt+0x69f8>
   17e5c:	ldr	r1, [r6, #4]
   17e60:	cmp	r1, #0
   17e64:	beq	17ecc <ftello64@plt+0x69f0>
   17e68:	ldm	r1, {r0, r2}
   17e6c:	stm	r6, {r0, r2}
   17e70:	b	17ebc <ftello64@plt+0x69e0>
   17e74:	ldr	r6, [r6]
   17e78:	ldr	r0, [r6, #4]!
   17e7c:	cmp	r0, #0
   17e80:	beq	17ed4 <ftello64@plt+0x69f8>
   17e84:	ldr	r1, [r0]
   17e88:	cmp	r1, r7
   17e8c:	beq	17ea4 <ftello64@plt+0x69c8>
   17e90:	ldr	r2, [r5, #28]
   17e94:	mov	r0, r7
   17e98:	blx	r2
   17e9c:	cmp	r0, #0
   17ea0:	beq	17e74 <ftello64@plt+0x6998>
   17ea4:	ldr	r1, [r6]
   17ea8:	ldr	r4, [r1]
   17eac:	cmp	r8, #0
   17eb0:	beq	17ed4 <ftello64@plt+0x69f8>
   17eb4:	ldr	r0, [r1, #4]
   17eb8:	str	r0, [r6]
   17ebc:	mov	r0, r5
   17ec0:	bl	180f8 <ftello64@plt+0x6c1c>
   17ec4:	mov	r0, r4
   17ec8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17ecc:	mov	r0, #0
   17ed0:	str	r0, [r6]
   17ed4:	mov	r0, r4
   17ed8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17edc:	mov	r1, r0
   17ee0:	ldr	r0, [r0, #36]	; 0x24
   17ee4:	cmp	r0, #0
   17ee8:	ldrne	r2, [r0, #4]
   17eec:	strne	r2, [r1, #36]	; 0x24
   17ef0:	bxne	lr
   17ef4:	push	{fp, lr}
   17ef8:	mov	fp, sp
   17efc:	mov	r0, #8
   17f00:	bl	16cf4 <ftello64@plt+0x5818>
   17f04:	pop	{fp, pc}
   17f08:	push	{r4, sl, fp, lr}
   17f0c:	add	fp, sp, #8
   17f10:	sub	sp, sp, #8
   17f14:	mov	r4, r1
   17f18:	add	r2, sp, #4
   17f1c:	bl	17c88 <ftello64@plt+0x67ac>
   17f20:	cmn	r0, #1
   17f24:	beq	17f38 <ftello64@plt+0x6a5c>
   17f28:	ldr	r1, [sp, #4]
   17f2c:	cmp	r0, #0
   17f30:	moveq	r4, r1
   17f34:	b	17f3c <ftello64@plt+0x6a60>
   17f38:	mov	r4, #0
   17f3c:	mov	r0, r4
   17f40:	sub	sp, fp, #8
   17f44:	pop	{r4, sl, fp, pc}
   17f48:	push	{r4, r5, r6, sl, fp, lr}
   17f4c:	add	fp, sp, #16
   17f50:	sub	sp, sp, #8
   17f54:	mov	r4, r0
   17f58:	add	r2, sp, #4
   17f5c:	mov	r3, #1
   17f60:	bl	17e00 <ftello64@plt+0x6924>
   17f64:	mov	r5, r0
   17f68:	cmp	r0, #0
   17f6c:	beq	18048 <ftello64@plt+0x6b6c>
   17f70:	ldr	r0, [r4, #16]
   17f74:	sub	r0, r0, #1
   17f78:	str	r0, [r4, #16]
   17f7c:	ldr	r0, [sp, #4]
   17f80:	ldr	r0, [r0]
   17f84:	cmp	r0, #0
   17f88:	bne	18048 <ftello64@plt+0x6b6c>
   17f8c:	ldr	r0, [r4, #12]
   17f90:	sub	r0, r0, #1
   17f94:	vldr	s0, [r4, #8]
   17f98:	str	r0, [r4, #12]
   17f9c:	ldr	r1, [r4, #20]
   17fa0:	vldr	s2, [r1]
   17fa4:	vcvt.f32.u32	s0, s0
   17fa8:	vmov	s4, r0
   17fac:	vcvt.f32.u32	s4, s4
   17fb0:	vmul.f32	s0, s2, s0
   17fb4:	vcmpe.f32	s0, s4
   17fb8:	vmrs	APSR_nzcv, fpscr
   17fbc:	ble	18048 <ftello64@plt+0x6b6c>
   17fc0:	mov	r0, r4
   17fc4:	bl	17788 <ftello64@plt+0x62ac>
   17fc8:	vldr	s0, [r4, #8]
   17fcc:	vldr	s2, [r4, #12]
   17fd0:	ldr	r0, [r4, #20]
   17fd4:	vcvt.f32.u32	s0, s0
   17fd8:	vldr	s4, [r0]
   17fdc:	vcvt.f32.u32	s2, s2
   17fe0:	vmul.f32	s4, s4, s0
   17fe4:	vcmpe.f32	s4, s2
   17fe8:	vmrs	APSR_nzcv, fpscr
   17fec:	ble	18048 <ftello64@plt+0x6b6c>
   17ff0:	vldr	s2, [r0, #4]
   17ff4:	ldrb	r1, [r0, #16]
   17ff8:	vmul.f32	s0, s2, s0
   17ffc:	cmp	r1, #0
   18000:	vldreq	s2, [r0, #8]
   18004:	vmuleq.f32	s0, s0, s2
   18008:	vcvt.u32.f32	s0, s0
   1800c:	vmov	r1, s0
   18010:	mov	r0, r4
   18014:	bl	17a3c <ftello64@plt+0x6560>
   18018:	cmp	r0, #0
   1801c:	bne	18048 <ftello64@plt+0x6b6c>
   18020:	ldr	r0, [r4, #36]	; 0x24
   18024:	cmp	r0, #0
   18028:	beq	18040 <ftello64@plt+0x6b64>
   1802c:	ldr	r6, [r0, #4]
   18030:	bl	171fc <ftello64@plt+0x5d20>
   18034:	cmp	r6, #0
   18038:	mov	r0, r6
   1803c:	bne	1802c <ftello64@plt+0x6b50>
   18040:	mov	r0, #0
   18044:	str	r0, [r4, #36]	; 0x24
   18048:	mov	r0, r5
   1804c:	sub	sp, fp, #16
   18050:	pop	{r4, r5, r6, sl, fp, pc}
   18054:	b	17f48 <ftello64@plt+0x6a6c>
   18058:	push	{r4, r5, fp, lr}
   1805c:	add	fp, sp, #8
   18060:	cmp	r0, #10
   18064:	movls	r0, #10
   18068:	orr	r5, r0, #1
   1806c:	mvn	r4, #0
   18070:	cmn	r5, #1
   18074:	bne	1808c <ftello64@plt+0x6bb0>
   18078:	mov	r0, r4
   1807c:	pop	{r4, r5, fp, pc}
   18080:	add	r5, r5, #2
   18084:	cmn	r5, #1
   18088:	beq	18078 <ftello64@plt+0x6b9c>
   1808c:	mov	r0, r5
   18090:	bl	180a8 <ftello64@plt+0x6bcc>
   18094:	cmp	r0, #0
   18098:	beq	18080 <ftello64@plt+0x6ba4>
   1809c:	mov	r4, r5
   180a0:	mov	r0, r4
   180a4:	pop	{r4, r5, fp, pc}
   180a8:	mov	ip, #3
   180ac:	cmp	r0, #10
   180b0:	bcc	180e4 <ftello64@plt+0x6c08>
   180b4:	mov	ip, #3
   180b8:	mov	r2, #9
   180bc:	mov	r3, #16
   180c0:	udiv	r1, r0, ip
   180c4:	mls	r1, r1, ip, r0
   180c8:	cmp	r1, #0
   180cc:	beq	180e4 <ftello64@plt+0x6c08>
   180d0:	add	r2, r3, r2
   180d4:	add	r3, r3, #8
   180d8:	add	ip, ip, #2
   180dc:	cmp	r2, r0
   180e0:	bcc	180c0 <ftello64@plt+0x6be4>
   180e4:	udiv	r1, r0, ip
   180e8:	mls	r0, r1, ip, r0
   180ec:	cmp	r0, #0
   180f0:	movwne	r0, #1
   180f4:	bx	lr
   180f8:	mov	r2, #0
   180fc:	str	r2, [r1]
   18100:	ldr	r2, [r0, #36]	; 0x24
   18104:	str	r2, [r1, #4]
   18108:	str	r1, [r0, #36]	; 0x24
   1810c:	bx	lr
   18110:	push	{fp, lr}
   18114:	mov	fp, sp
   18118:	bl	113bc <__errno_location@plt>
   1811c:	mov	r1, #12
   18120:	str	r1, [r0]
   18124:	mov	r0, #0
   18128:	pop	{fp, pc}
   1812c:	b	16cf4 <ftello64@plt+0x5818>
   18130:	cmp	r1, #0
   18134:	orreq	r1, r1, #1
   18138:	b	16d24 <ftello64@plt+0x5848>
   1813c:	b	16ca0 <ftello64@plt+0x57c4>
   18140:	clz	r3, r2
   18144:	lsr	ip, r3, #5
   18148:	clz	r3, r1
   1814c:	lsr	r3, r3, #5
   18150:	orrs	r3, r3, ip
   18154:	movwne	r1, #1
   18158:	movwne	r2, #1
   1815c:	b	181f8 <ftello64@plt+0x6d1c>
   18160:	push	{fp, lr}
   18164:	mov	fp, sp
   18168:	mov	r0, #14
   1816c:	bl	11464 <nl_langinfo@plt>
   18170:	movw	r1, #36454	; 0x8e66
   18174:	movt	r1, #1
   18178:	cmp	r0, #0
   1817c:	movne	r1, r0
   18180:	ldrb	r2, [r1]
   18184:	movw	r0, #38156	; 0x950c
   18188:	movt	r0, #1
   1818c:	cmp	r2, #0
   18190:	movne	r0, r1
   18194:	pop	{fp, pc}
   18198:	push	{r4, r5, r6, r7, fp, lr}
   1819c:	add	fp, sp, #16
   181a0:	sub	sp, sp, #8
   181a4:	mov	r7, r2
   181a8:	mov	r4, r1
   181ac:	add	r5, sp, #4
   181b0:	cmp	r0, #0
   181b4:	movne	r5, r0
   181b8:	mov	r0, r5
   181bc:	bl	11320 <mbrtowc@plt>
   181c0:	mov	r6, r0
   181c4:	cmp	r7, #0
   181c8:	beq	181ec <ftello64@plt+0x6d10>
   181cc:	cmn	r6, #2
   181d0:	bcc	181ec <ftello64@plt+0x6d10>
   181d4:	mov	r0, #0
   181d8:	bl	18578 <ftello64@plt+0x709c>
   181dc:	cmp	r0, #0
   181e0:	ldrbeq	r0, [r4]
   181e4:	streq	r0, [r5]
   181e8:	moveq	r6, #1
   181ec:	mov	r0, r6
   181f0:	sub	sp, fp, #16
   181f4:	pop	{r4, r5, r6, r7, fp, pc}
   181f8:	cmp	r2, #0
   181fc:	beq	1822c <ftello64@plt+0x6d50>
   18200:	mvn	r3, #0
   18204:	udiv	r3, r3, r2
   18208:	cmp	r3, r1
   1820c:	bcs	1822c <ftello64@plt+0x6d50>
   18210:	push	{fp, lr}
   18214:	mov	fp, sp
   18218:	bl	113bc <__errno_location@plt>
   1821c:	mov	r1, #12
   18220:	str	r1, [r0]
   18224:	mov	r0, #0
   18228:	pop	{fp, pc}
   1822c:	mul	r1, r2, r1
   18230:	b	16d24 <ftello64@plt+0x5848>
   18234:	mov	r1, #0
   18238:	mov	r2, #3
   1823c:	b	18394 <ftello64@plt+0x6eb8>
   18240:	push	{r4, r5, fp, lr}
   18244:	add	fp, sp, #8
   18248:	rsb	lr, r2, #64	; 0x40
   1824c:	lsr	ip, r0, lr
   18250:	rsb	r3, lr, #32
   18254:	orr	ip, ip, r1, lsl r3
   18258:	rsb	r4, r2, #32
   1825c:	cmp	r4, #0
   18260:	lsrge	ip, r1, r4
   18264:	lsl	r3, r0, r2
   18268:	sub	r5, r2, #32
   1826c:	cmp	r5, #0
   18270:	movwge	r3, #0
   18274:	orr	ip, ip, r3
   18278:	lsr	r3, r0, r4
   1827c:	orr	r2, r3, r1, lsl r2
   18280:	lslge	r2, r0, r5
   18284:	lsr	r0, r1, lr
   18288:	cmp	r4, #0
   1828c:	movwge	r0, #0
   18290:	orr	r1, r0, r2
   18294:	mov	r0, ip
   18298:	pop	{r4, r5, fp, pc}
   1829c:	push	{r4, r5, fp, lr}
   182a0:	add	fp, sp, #8
   182a4:	lsr	ip, r0, r2
   182a8:	rsb	r3, r2, #32
   182ac:	orr	ip, ip, r1, lsl r3
   182b0:	sub	lr, r2, #32
   182b4:	cmp	lr, #0
   182b8:	lsrge	ip, r1, lr
   182bc:	rsb	r4, r2, #64	; 0x40
   182c0:	lsl	r5, r0, r4
   182c4:	cmp	r3, #0
   182c8:	movwge	r5, #0
   182cc:	orr	ip, r5, ip
   182d0:	rsb	r5, r4, #32
   182d4:	lsr	r5, r0, r5
   182d8:	orr	r4, r5, r1, lsl r4
   182dc:	cmp	r3, #0
   182e0:	lslge	r4, r0, r3
   182e4:	lsr	r0, r1, r2
   182e8:	cmp	lr, #0
   182ec:	movwge	r0, #0
   182f0:	orr	r1, r4, r0
   182f4:	mov	r0, ip
   182f8:	pop	{r4, r5, fp, pc}
   182fc:	rsb	r1, r1, #32
   18300:	ror	r0, r0, r1
   18304:	bx	lr
   18308:	ror	r0, r0, r1
   1830c:	bx	lr
   18310:	rsb	r1, r1, #32
   18314:	ror	r0, r0, r1
   18318:	bx	lr
   1831c:	ror	r0, r0, r1
   18320:	bx	lr
   18324:	and	r2, r1, #15
   18328:	lsl	r2, r0, r2
   1832c:	rsb	r1, r1, #0
   18330:	and	r1, r1, #15
   18334:	orr	r0, r2, r0, lsr r1
   18338:	uxth	r0, r0
   1833c:	bx	lr
   18340:	and	r2, r1, #15
   18344:	lsr	r2, r0, r2
   18348:	rsb	r1, r1, #0
   1834c:	and	r1, r1, #15
   18350:	orr	r0, r2, r0, lsl r1
   18354:	uxth	r0, r0
   18358:	bx	lr
   1835c:	and	r2, r1, #7
   18360:	lsl	r2, r0, r2
   18364:	rsb	r1, r1, #0
   18368:	and	r1, r1, #7
   1836c:	orr	r0, r2, r0, lsr r1
   18370:	uxtb	r0, r0
   18374:	bx	lr
   18378:	and	r2, r1, #7
   1837c:	lsr	r2, r0, r2
   18380:	rsb	r1, r1, #0
   18384:	and	r1, r1, #7
   18388:	orr	r0, r2, r0, lsl r1
   1838c:	uxtb	r0, r0
   18390:	bx	lr
   18394:	sub	sp, sp, #8
   18398:	push	{fp, lr}
   1839c:	mov	fp, sp
   183a0:	sub	sp, sp, #8
   183a4:	str	r3, [fp, #12]
   183a8:	str	r2, [fp, #8]
   183ac:	add	r2, fp, #8
   183b0:	str	r2, [sp, #4]
   183b4:	cmp	r1, #11
   183b8:	bhi	183f8 <ftello64@plt+0x6f1c>
   183bc:	mov	r2, #1
   183c0:	movw	r3, #1300	; 0x514
   183c4:	tst	r3, r2, lsl r1
   183c8:	bne	18448 <ftello64@plt+0x6f6c>
   183cc:	movw	r3, #2570	; 0xa0a
   183d0:	tst	r3, r2, lsl r1
   183d4:	bne	18420 <ftello64@plt+0x6f44>
   183d8:	cmp	r1, #0
   183dc:	bne	183f8 <ftello64@plt+0x6f1c>
   183e0:	ldr	r1, [sp, #4]
   183e4:	add	r2, r1, #4
   183e8:	str	r2, [sp, #4]
   183ec:	ldr	r1, [r1]
   183f0:	bl	1846c <ftello64@plt+0x6f90>
   183f4:	b	1845c <ftello64@plt+0x6f80>
   183f8:	sub	r2, r1, #1024	; 0x400
   183fc:	cmp	r2, #10
   18400:	bhi	18448 <ftello64@plt+0x6f6c>
   18404:	mov	ip, #1
   18408:	movw	r3, #645	; 0x285
   1840c:	tst	r3, ip, lsl r2
   18410:	bne	18448 <ftello64@plt+0x6f6c>
   18414:	movw	r3, #1282	; 0x502
   18418:	tst	r3, ip, lsl r2
   1841c:	beq	18428 <ftello64@plt+0x6f4c>
   18420:	bl	11434 <fcntl64@plt>
   18424:	b	1845c <ftello64@plt+0x6f80>
   18428:	cmp	r2, #6
   1842c:	bne	18448 <ftello64@plt+0x6f6c>
   18430:	ldr	r1, [sp, #4]
   18434:	add	r2, r1, #4
   18438:	str	r2, [sp, #4]
   1843c:	ldr	r1, [r1]
   18440:	bl	18478 <ftello64@plt+0x6f9c>
   18444:	b	1845c <ftello64@plt+0x6f80>
   18448:	ldr	r2, [sp, #4]
   1844c:	add	r3, r2, #4
   18450:	str	r3, [sp, #4]
   18454:	ldr	r2, [r2]
   18458:	bl	11434 <fcntl64@plt>
   1845c:	mov	sp, fp
   18460:	pop	{fp, lr}
   18464:	add	sp, sp, #8
   18468:	bx	lr
   1846c:	mov	r2, r1
   18470:	mov	r1, #0
   18474:	b	11434 <fcntl64@plt>
   18478:	push	{r4, r5, r6, r7, fp, lr}
   1847c:	add	fp, sp, #16
   18480:	mov	r5, r1
   18484:	mov	r6, r0
   18488:	movw	r7, #41688	; 0xa2d8
   1848c:	movt	r7, #2
   18490:	ldr	r0, [r7]
   18494:	cmp	r0, #0
   18498:	blt	184fc <ftello64@plt+0x7020>
   1849c:	mov	r0, r6
   184a0:	movw	r1, #1030	; 0x406
   184a4:	mov	r2, r5
   184a8:	bl	11434 <fcntl64@plt>
   184ac:	mov	r4, r0
   184b0:	cmn	r0, #1
   184b4:	bgt	184e8 <ftello64@plt+0x700c>
   184b8:	bl	113bc <__errno_location@plt>
   184bc:	ldr	r0, [r0]
   184c0:	cmp	r0, #22
   184c4:	bne	184e8 <ftello64@plt+0x700c>
   184c8:	mov	r0, r6
   184cc:	mov	r1, r5
   184d0:	bl	1846c <ftello64@plt+0x6f90>
   184d4:	mov	r4, r0
   184d8:	cmp	r0, #0
   184dc:	blt	1854c <ftello64@plt+0x7070>
   184e0:	mvn	r0, #0
   184e4:	b	184ec <ftello64@plt+0x7010>
   184e8:	mov	r0, #1
   184ec:	str	r0, [r7]
   184f0:	cmp	r4, #0
   184f4:	bge	18514 <ftello64@plt+0x7038>
   184f8:	b	1854c <ftello64@plt+0x7070>
   184fc:	mov	r0, r6
   18500:	mov	r1, r5
   18504:	bl	1846c <ftello64@plt+0x6f90>
   18508:	mov	r4, r0
   1850c:	cmp	r4, #0
   18510:	blt	1854c <ftello64@plt+0x7070>
   18514:	ldr	r0, [r7]
   18518:	cmn	r0, #1
   1851c:	bne	1854c <ftello64@plt+0x7070>
   18520:	mov	r0, r4
   18524:	mov	r1, #1
   18528:	bl	11434 <fcntl64@plt>
   1852c:	cmp	r0, #0
   18530:	blt	18554 <ftello64@plt+0x7078>
   18534:	orr	r2, r0, #1
   18538:	mov	r0, r4
   1853c:	mov	r1, #2
   18540:	bl	11434 <fcntl64@plt>
   18544:	cmn	r0, #1
   18548:	beq	18554 <ftello64@plt+0x7078>
   1854c:	mov	r0, r4
   18550:	pop	{r4, r5, r6, r7, fp, pc}
   18554:	bl	113bc <__errno_location@plt>
   18558:	mov	r5, r0
   1855c:	ldr	r6, [r0]
   18560:	mov	r0, r4
   18564:	bl	114c4 <close@plt>
   18568:	str	r6, [r5]
   1856c:	mvn	r4, #0
   18570:	mov	r0, r4
   18574:	pop	{r4, r5, r6, r7, fp, pc}
   18578:	push	{r4, sl, fp, lr}
   1857c:	add	fp, sp, #8
   18580:	sub	sp, sp, #264	; 0x108
   18584:	add	r1, sp, #7
   18588:	movw	r2, #257	; 0x101
   1858c:	bl	185dc <ftello64@plt+0x7100>
   18590:	mov	r4, #0
   18594:	cmp	r0, #0
   18598:	bne	185d0 <ftello64@plt+0x70f4>
   1859c:	add	r0, sp, #7
   185a0:	movw	r1, #38162	; 0x9512
   185a4:	movt	r1, #1
   185a8:	bl	111f4 <strcmp@plt>
   185ac:	cmp	r0, #0
   185b0:	beq	185d0 <ftello64@plt+0x70f4>
   185b4:	add	r0, sp, #7
   185b8:	movw	r1, #38164	; 0x9514
   185bc:	movt	r1, #1
   185c0:	bl	111f4 <strcmp@plt>
   185c4:	mov	r4, r0
   185c8:	cmp	r0, #0
   185cc:	movwne	r4, #1
   185d0:	mov	r0, r4
   185d4:	sub	sp, fp, #8
   185d8:	pop	{r4, sl, fp, pc}
   185dc:	b	185e0 <ftello64@plt+0x7104>
   185e0:	push	{r4, r5, r6, r7, fp, lr}
   185e4:	add	fp, sp, #16
   185e8:	mov	r6, r2
   185ec:	mov	r4, r1
   185f0:	bl	1867c <ftello64@plt+0x71a0>
   185f4:	cmp	r0, #0
   185f8:	beq	18628 <ftello64@plt+0x714c>
   185fc:	mov	r7, r0
   18600:	bl	113a4 <strlen@plt>
   18604:	cmp	r0, r6
   18608:	bcs	18648 <ftello64@plt+0x716c>
   1860c:	add	r2, r0, #1
   18610:	mov	r0, r4
   18614:	mov	r1, r7
   18618:	bl	1123c <memcpy@plt>
   1861c:	mov	r5, #0
   18620:	mov	r0, r5
   18624:	pop	{r4, r5, r6, r7, fp, pc}
   18628:	mov	r5, #22
   1862c:	cmp	r6, #0
   18630:	movne	r0, #0
   18634:	strbne	r0, [r4]
   18638:	movne	r0, r5
   1863c:	popne	{r4, r5, r6, r7, fp, pc}
   18640:	mov	r0, r5
   18644:	pop	{r4, r5, r6, r7, fp, pc}
   18648:	mov	r5, #34	; 0x22
   1864c:	cmp	r6, #0
   18650:	beq	18670 <ftello64@plt+0x7194>
   18654:	sub	r6, r6, #1
   18658:	mov	r0, r4
   1865c:	mov	r1, r7
   18660:	mov	r2, r6
   18664:	bl	1123c <memcpy@plt>
   18668:	mov	r0, #0
   1866c:	strb	r0, [r4, r6]
   18670:	mov	r0, r5
   18674:	pop	{r4, r5, r6, r7, fp, pc}
   18678:	b	1867c <ftello64@plt+0x71a0>
   1867c:	mov	r1, #0
   18680:	b	11440 <setlocale@plt>
   18684:	cmp	r3, #0
   18688:	cmpeq	r2, #0
   1868c:	bne	186a4 <ftello64@plt+0x71c8>
   18690:	cmp	r1, #0
   18694:	cmpeq	r0, #0
   18698:	mvnne	r1, #0
   1869c:	mvnne	r0, #0
   186a0:	b	186c0 <ftello64@plt+0x71e4>
   186a4:	sub	sp, sp, #8
   186a8:	push	{sp, lr}
   186ac:	bl	186d0 <ftello64@plt+0x71f4>
   186b0:	ldr	lr, [sp, #4]
   186b4:	add	sp, sp, #8
   186b8:	pop	{r2, r3}
   186bc:	bx	lr
   186c0:	push	{r1, lr}
   186c4:	mov	r0, #8
   186c8:	bl	111e8 <raise@plt>
   186cc:	pop	{r1, pc}
   186d0:	cmp	r1, r3
   186d4:	cmpeq	r0, r2
   186d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186dc:	mov	r4, r0
   186e0:	movcc	r0, #0
   186e4:	mov	r5, r1
   186e8:	ldr	lr, [sp, #36]	; 0x24
   186ec:	movcc	r1, r0
   186f0:	bcc	187ec <ftello64@plt+0x7310>
   186f4:	cmp	r3, #0
   186f8:	clzeq	ip, r2
   186fc:	clzne	ip, r3
   18700:	addeq	ip, ip, #32
   18704:	cmp	r5, #0
   18708:	clzeq	r1, r4
   1870c:	addeq	r1, r1, #32
   18710:	clzne	r1, r5
   18714:	sub	ip, ip, r1
   18718:	sub	sl, ip, #32
   1871c:	lsl	r9, r3, ip
   18720:	rsb	fp, ip, #32
   18724:	orr	r9, r9, r2, lsl sl
   18728:	orr	r9, r9, r2, lsr fp
   1872c:	lsl	r8, r2, ip
   18730:	cmp	r5, r9
   18734:	cmpeq	r4, r8
   18738:	movcc	r0, #0
   1873c:	movcc	r1, r0
   18740:	bcc	1875c <ftello64@plt+0x7280>
   18744:	mov	r0, #1
   18748:	subs	r4, r4, r8
   1874c:	lsl	r1, r0, sl
   18750:	orr	r1, r1, r0, lsr fp
   18754:	lsl	r0, r0, ip
   18758:	sbc	r5, r5, r9
   1875c:	cmp	ip, #0
   18760:	beq	187ec <ftello64@plt+0x7310>
   18764:	lsr	r6, r8, #1
   18768:	orr	r6, r6, r9, lsl #31
   1876c:	lsr	r7, r9, #1
   18770:	mov	r2, ip
   18774:	b	18798 <ftello64@plt+0x72bc>
   18778:	subs	r3, r4, r6
   1877c:	sbc	r8, r5, r7
   18780:	adds	r3, r3, r3
   18784:	adc	r8, r8, r8
   18788:	adds	r4, r3, #1
   1878c:	adc	r5, r8, #0
   18790:	subs	r2, r2, #1
   18794:	beq	187b4 <ftello64@plt+0x72d8>
   18798:	cmp	r5, r7
   1879c:	cmpeq	r4, r6
   187a0:	bcs	18778 <ftello64@plt+0x729c>
   187a4:	adds	r4, r4, r4
   187a8:	adc	r5, r5, r5
   187ac:	subs	r2, r2, #1
   187b0:	bne	18798 <ftello64@plt+0x72bc>
   187b4:	lsr	r3, r4, ip
   187b8:	orr	r3, r3, r5, lsl fp
   187bc:	lsr	r2, r5, ip
   187c0:	orr	r3, r3, r5, lsr sl
   187c4:	adds	r0, r0, r4
   187c8:	mov	r4, r3
   187cc:	lsl	r3, r2, ip
   187d0:	orr	r3, r3, r4, lsl sl
   187d4:	lsl	ip, r4, ip
   187d8:	orr	r3, r3, r4, lsr fp
   187dc:	adc	r1, r1, r5
   187e0:	subs	r0, r0, ip
   187e4:	mov	r5, r2
   187e8:	sbc	r1, r1, r3
   187ec:	cmp	lr, #0
   187f0:	strdne	r4, [lr]
   187f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   187fc:	mov	r7, r0
   18800:	ldr	r6, [pc, #72]	; 18850 <ftello64@plt+0x7374>
   18804:	ldr	r5, [pc, #72]	; 18854 <ftello64@plt+0x7378>
   18808:	add	r6, pc, r6
   1880c:	add	r5, pc, r5
   18810:	sub	r6, r6, r5
   18814:	mov	r8, r1
   18818:	mov	r9, r2
   1881c:	bl	111a4 <fdopen@plt-0x20>
   18820:	asrs	r6, r6, #2
   18824:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18828:	mov	r4, #0
   1882c:	add	r4, r4, #1
   18830:	ldr	r3, [r5], #4
   18834:	mov	r2, r9
   18838:	mov	r1, r8
   1883c:	mov	r0, r7
   18840:	blx	r3
   18844:	cmp	r6, r4
   18848:	bne	1882c <ftello64@plt+0x7350>
   1884c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18850:	strdeq	r1, [r1], -ip
   18854:	strdeq	r1, [r1], -r4
   18858:	bx	lr
   1885c:	ldr	r3, [pc, #12]	; 18870 <ftello64@plt+0x7394>
   18860:	mov	r1, #0
   18864:	add	r3, pc, r3
   18868:	ldr	r2, [r3]
   1886c:	b	113c8 <__cxa_atexit@plt>
   18870:			; <UNDEFINED> instruction: 0x000118b8
   18874:	mov	r2, r1
   18878:	mov	r1, r0
   1887c:	mov	r0, #3
   18880:	b	112cc <__fxstat64@plt>

Disassembly of section .fini:

00018884 <.fini>:
   18884:	push	{r3, lr}
   18888:	pop	{r3, pc}
