module mux2to1(
    input  [7:0] a,
    input  [7:0] b,
    input        sel,
    output [7:0] y
);
    assign y = sel ? b : a;
endmodule

module mux4to1(
    input  [7:0] in0,
    input  [7:0] in1,
    input  [7:0] in2,
    input  [7:0] in3,
    input  [1:0] sel,
    output [7:0] out
);
    wire [7:0] mux_lower0;
    wire [7:0] mux_lower1;

    // First stage: two 2-to-1 multiplexers using the least-significant select bit (sel[0])
    mux2to1 lower_mux0(
        .a(in0),
        .b(in1),
        .sel(sel[0]),
        .y(mux_lower0)
    );

    mux2to1 lower_mux1(
        .a(in2),
        .b(in3),
        .sel(sel[0]),
        .y(mux_lower1)
    );

    // Second stage: one 2-to-1 multiplexer using the most-significant select bit (sel[1])
    mux2to1 upper_mux(
        .a(mux_lower0),
        .b(mux_lower1),
        .sel(sel[1]),
        .y(out)
    );
endmodule