Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'v6pcieDMA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a200t-fbg676-2 -w -logic_opt off -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc
off -power off -o v6pcieDMA_map.ncd v6pcieDMA.ngd v6pcieDMA.pcf 
Target Device  : xc7a200t
Target Package : fbg676
Target Speed   : -2
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sun Dec 14 22:07:05 2014

WARNING:LIT:701 - PAD symbol "pci_exp_rxp<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<3>" is not constrained (LOC) to a
   specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal adc_fr_p_i connected to top level port adc_fr_p_i
   has been removed.
WARNING:MapLib:701 - Signal adc_fr_n_i connected to top level port adc_fr_n_i
   has been removed.
WARNING:MapLib:701 - Signal adc_spi_dout_o connected to top level port
   adc_spi_dout_o has been removed.
WARNING:MapLib:701 - Signal adc_spi_sck_o connected to top level port
   adc_spi_sck_o has been removed.
WARNING:MapLib:701 - Signal adc_spi_cs_adc_n_o connected to top level port
   adc_spi_cs_adc_n_o has been removed.
WARNING:MapLib:701 - Signal adc_spi_cs_dac1_n_o connected to top level port
   adc_spi_cs_dac1_n_o has been removed.
WARNING:MapLib:701 - Signal adc_spi_cs_dac2_n_o connected to top level port
   adc_spi_cs_dac2_n_o has been removed.
WARNING:MapLib:701 - Signal adc_spi_cs_dac3_n_o connected to top level port
   adc_spi_cs_dac3_n_o has been removed.
WARNING:MapLib:701 - Signal adc_spi_cs_dac4_n_o connected to top level port
   adc_spi_cs_dac4_n_o has been removed.
WARNING:Pack:2874 - Trimming timing constraints from pin
   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clo
   ck_i/mmcm_i
   of frag RST connected to power/ground net
   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clo
   ck_i/CLK_GEN3
Running directed packing...
WARNING:Pack:2949 - The I/O component adc_outb_p_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_p_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_p_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_p_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component userclk_200MHz_n uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component userclk_200MHz_p uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 1 secs 
Total CPU  time at the beginning of Placer: 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2e24c890) REAL time: 1 mins 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2e24c890) REAL time: 1 mins 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2e24c890) REAL time: 1 mins 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:37ef51ba) REAL time: 1 mins 26 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:37ef51ba) REAL time: 1 mins 26 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:37ef51ba) REAL time: 1 mins 27 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:37ef51ba) REAL time: 1 mins 27 secs 

Phase 8.8  Global Placement
........................................
..
................................................................
...............................................................................................................................................................................................................................
...........................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1383d96c) REAL time: 13 mins 45 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1383d96c) REAL time: 13 mins 46 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:2de955fc) REAL time: 14 mins 58 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2de955fc) REAL time: 14 mins 58 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:2de955fc) REAL time: 14 mins 59 secs 

Total REAL time to Placer completion: 15 mins 
Total CPU  time to Placer completion: 14 mins 56 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:368 - The signal <adc_gpio_dac_clr_n_o_OBUF> is
   incomplete. The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <adc_gpio_led_acq_o_OBUF> is
   incomplete. The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal <adc_spi_din_i_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <clk_200MHz> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:368 - The signal <adc_gpio_led_trig_o_OBUF> is
   incomplete. The signal is not driven by any source pin in the design.
WARNING:PhysDesignRules:367 - The signal <fmc_sys_sda_b<0>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmc_prsnt_m2c_n_i_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmc_sys_scl_b<0>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_one_wire_b_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <trn_reset_n> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user
   _i/USER_OOBCLK_IN> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline
   _inst/NULL_RX_tkeep<5>> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline
   _inst/NULL_RX_tkeep<4>> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline
   _inst/NULL_RDST_RDY> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[3].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[5].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[7].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[0].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[2].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[4].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[6].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration
   on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[1].iserdese2_master>:<ISERD
   ESE2_ISERDESE2>.  Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin
   is being ignored.
WARNING:PhysDesignRules:367 - The signal
   <theTlpControl/rx_Itf/Rx_Input_Delays/trn_rrem_n<0>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[3].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[5].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[7].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[0].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[2].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[4].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[6].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[1].iserdese2_master>. This can
   result in corrupted data. The CLK / CLKDIV pins should be driven by the same
   source through the same buffer type or by a BUFIO / BUFR combination in order
   to have a proper phase relationship. Please refer to the Select I/O User
   Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2240 - The MMCME2_ADV block
   <cmp_fmc_adc_100Ms_core/mmcm_adv_inst> has CLKOUT pins that do not drive the
   same kind of BUFFER load. Routing from the different buffer types will not be
   phase aligned. 
WARNING:PhysDesignRules:2400 - The MMCME2_ADV block
   <cmp_fmc_adc_100Ms_core/mmcm_adv_inst> <CLKFBOUT> pin does not drive the same
   kind of BUFFER load as the other CLKOUT pins. Routing from the different
   buffer types will not be phase aligned and therefore zero hold time at the IO
   flip-flop(s) may not be met. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   71
Slice Logic Utilization:
  Number of Slice Registers:                 7,824 out of 269,200    2%
    Number used as Flip Flops:               7,824
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,916 out of 134,600    5%
    Number used as logic:                    7,125 out of 134,600    5%
      Number using O6 output only:           4,918
      Number using O5 output only:             515
      Number using O5 and O6:                1,692
      Number used as ROM:                        0
    Number used as Memory:                     298 out of  46,200    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           298
        Number using O6 output only:           298
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    493
      Number with same-slice register load:    459
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,807 out of  33,650    8%
  Number of LUT Flip Flop pairs used:        9,100
    Number with an unused Flip Flop:         2,657 out of   9,100   29%
    Number with an unused LUT:               1,184 out of   9,100   13%
    Number of fully used LUT-FF pairs:       5,259 out of   9,100   57%
    Number of unique control sets:             202
    Number of slice register sites lost
      to control set restrictions:             718 out of 269,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        62 out of     400   15%
    Number of LOCed IOBs:                       62 out of      62  100%
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 66 out of     365   18%
    Number using RAMB36E1 only:                 65
    Number using FIFO36E1 only:                  1
  Number of RAMB18E1/FIFO18E1s:                  0 out of     730    0%
  Number of BUFG/BUFGCTRLs:                      8 out of      32   25%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        8 out of     500    1%
    Number used as ILOGICE2s:                    0
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   8
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        2 out of     500    1%
    Number used as OLOGICE2s:                    2
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     740    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      4 out of       8   50%
    Number of LOCed GTPE2_CHANNELs:              4 out of       4  100%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      10    0%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         2 out of      10   20%
    Number of LOCed MMCME2_ADVs:                 1 out of       2   50%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.82

Peak Memory Usage:  1269 MB
Total REAL time to MAP completion:  15 mins 12 secs 
Total CPU time to MAP completion:   15 mins 8 secs 

Mapping completed.
See MAP report file "v6pcieDMA_map.mrp" for details.
