Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec  7 15:27:59 2020
| Host         : ESL3145 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4DdrUserDemo_control_sets_placed.rpt
| Design       : Nexys4DdrUserDemo
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           17 |
| Yes          | No                    | No                     |              63 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                       Enable Signal                      |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/RS_i_2_n_0                            | inst_lcd_prueba/u1/RS_i_1_n_0                |                1 |              1 |         1.00 |
|  clock_instance/inst/clk_100           | rst_temp_IBUF                                            | Inst_TempSensorCtl/Inst_TWICtl/int_Rst0      |                1 |              1 |         1.00 |
|  inst_servo/clock_instance/inst/clk_50 | inst_servo/cur1_inferred__0/i__carry__2_n_0              | inst_servo/cur1_carry__2_n_0                 |                1 |              1 |         1.00 |
|  inst_servo/clock_instance/inst/clk_50 | Inst_TempSensorCtl/tempReg_reg[7]_2                      | Inst_TempSensorCtl/tempReg_reg[7]_1          |                1 |              1 |         1.00 |
|  inst_servo/clock_instance/inst/clk_50 | Inst_TempSensorCtl/rojo                                  | Inst_TempSensorCtl/tempReg_reg[9]_0          |                1 |              2 |         2.00 |
|  clock_instance/inst/clk_100           | Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                              |                3 |              4 |         1.33 |
|  clock_instance/inst/clk_100           | Inst_TempSensorCtl/retryCnt[3]_i_2_n_0                   | Inst_TempSensorCtl/retryCnt[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_1_n_0         |                                              |                6 |              6 |         1.00 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/dir_mem_s[5]_i_1_n_0                  |                                              |                2 |              6 |         3.00 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/dir_salto_mem[5]_i_1_n_0              |                                              |                1 |              6 |         6.00 |
|  clock_instance/inst/clk_100           |                                                          | Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt0_1 |                2 |              8 |         4.00 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/data_s[7]_i_1_n_0                     |                                              |                2 |              8 |         4.00 |
|  clock_instance/inst/clk_100           | Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg_0               |                                              |                2 |              8 |         4.00 |
|  clock_instance/inst/clk_100           | Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                              |                3 |              8 |         2.67 |
|  clock_instance/inst/clk_100           | Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_2_n_0         | Inst_TempSensorCtl/Inst_TWICtl/sclCnt0_0     |                2 |              8 |         4.00 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/DATA[7]_i_1_n_0                       |                                              |                7 |              8 |         1.14 |
|  clock_instance/inst/clk_100           | Inst_TempSensorCtl/Inst_TWICtl/E[0]                      |                                              |                2 |              9 |         4.50 |
|  clock_instance/inst/clk_100           |                                                          | Inst_TempSensorCtl/clear                     |                5 |             17 |         3.40 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/FSM_onehot_edo_enable_reg_n_0_[1]     | inst_lcd_prueba/u1/conta_enable              |                5 |             17 |         3.40 |
|  clock_instance/inst/clk_100           |                                                          | Inst_TempSensorCtl/Inst_TWICtl/timeOutCnt0   |                5 |             20 |         4.00 |
|  inst_servo/clock_instance/inst/clk_50 |                                                          | inst_servo/cur                               |                5 |             20 |         4.00 |
|  clock_instance/inst/clk_100           | inst_lcd_prueba/u1/conta_delay[22]_i_2_n_0               | inst_lcd_prueba/u1/conta_delay[22]_i_1_n_0   |                5 |             23 |         4.60 |
|  inst_servo/clock_instance/inst/clk_50 |                                                          |                                              |               10 |             31 |         3.10 |
|  clock_instance/inst/clk_100           |                                                          |                                              |               23 |             43 |         1.87 |
+----------------------------------------+----------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


