
;; Function USART_DeInit (USART_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 155
Closing chain r3 (0) at insn 8 (terminate_dead)
Register r3 (1): 155 [GENERAL_REGS] 156 [GENERAL_REGS] 8 [GENERAL_REGS]
Register r3 in insn 155; no available better choice

Basic block 3:
Creating chain r0 (0) at insn 195
Creating chain r1 (1) at insn 196
Cannot rename chain r1 (1) at insn 13 (mark_all_read)
Cannot rename chain r0 (0) at insn 13 (mark_all_read)
Closing chain r1 (1) at insn 13 (terminate_dead)
Closing chain r0 (0) at insn 13 (terminate_dead)
Creating chain r0 (2) at insn 197
Creating chain r1 (3) at insn 198
Cannot rename chain r1 (3) at insn 16 (mark_all_read)
Cannot rename chain r0 (2) at insn 16 (mark_all_read)
Closing chain r1 (3) at insn 16 (terminate_dead)
Closing chain r0 (2) at insn 16 (terminate_dead)
Register r0 (1): 197 [LO_REGS]
Register r1 (1): 198 [LO_REGS]
Register r0 (1): 195 [LO_REGS]
Register r1 (1): 196 [LO_REGS]

Basic block 4:
Creating chain r3 (0) at insn 153
Closing chain r3 (0) at insn 22 (terminate_dead)
Register r3 (1): 153 [GENERAL_REGS] 154 [GENERAL_REGS] 22 [GENERAL_REGS]
Register r3 in insn 153, renamed as r1
deferring rescan insn with uid = 153.
deferring rescan insn with uid = 154.
deferring rescan insn with uid = 22.

Basic block 5:
Creating chain r0 (0) at insn 25
Creating chain r1 (1) at insn 193
Cannot rename chain r1 (1) at insn 27 (mark_all_read)
Cannot rename chain r0 (0) at insn 27 (mark_all_read)
Closing chain r1 (1) at insn 27 (terminate_dead)
Closing chain r0 (0) at insn 27 (terminate_dead)
Creating chain r0 (2) at insn 28
Creating chain r1 (3) at insn 194
Cannot rename chain r1 (3) at insn 30 (mark_all_read)
Cannot rename chain r0 (2) at insn 30 (mark_all_read)
Closing chain r1 (3) at insn 30 (terminate_dead)
Closing chain r0 (2) at insn 30 (terminate_dead)
Register r0 (1): 28 [GENERAL_REGS]
Register r1 (1): 194 [LO_REGS]
Register r0 (1): 25 [GENERAL_REGS]
Register r1 (1): 193 [LO_REGS]

Basic block 6:
Creating chain r3 (0) at insn 151
Closing chain r3 (0) at insn 36 (terminate_dead)
Register r3 (1): 151 [GENERAL_REGS] 152 [GENERAL_REGS] 36 [GENERAL_REGS]
Register r3 in insn 151, renamed as r2
deferring rescan insn with uid = 151.
deferring rescan insn with uid = 152.
deferring rescan insn with uid = 36.

Basic block 7:
Creating chain r0 (0) at insn 39
Creating chain r1 (1) at insn 191
Cannot rename chain r1 (1) at insn 41 (mark_all_read)
Cannot rename chain r0 (0) at insn 41 (mark_all_read)
Closing chain r1 (1) at insn 41 (terminate_dead)
Closing chain r0 (0) at insn 41 (terminate_dead)
Creating chain r0 (2) at insn 42
Creating chain r1 (3) at insn 192
Cannot rename chain r1 (3) at insn 44 (mark_all_read)
Cannot rename chain r0 (2) at insn 44 (mark_all_read)
Closing chain r1 (3) at insn 44 (terminate_dead)
Closing chain r0 (2) at insn 44 (terminate_dead)
Register r0 (1): 42 [GENERAL_REGS]
Register r1 (1): 192 [LO_REGS]
Register r0 (1): 39 [GENERAL_REGS]
Register r1 (1): 191 [LO_REGS]

Basic block 8:
Creating chain r3 (0) at insn 149
Closing chain r3 (0) at insn 50 (terminate_dead)
Register r3 (1): 149 [GENERAL_REGS] 150 [GENERAL_REGS] 50 [GENERAL_REGS]
Register r3 in insn 149, renamed as ip
deferring rescan insn with uid = 149.
deferring rescan insn with uid = 150.
deferring rescan insn with uid = 50.

Basic block 9:
Creating chain r0 (0) at insn 53
Creating chain r1 (1) at insn 189
Cannot rename chain r1 (1) at insn 55 (mark_all_read)
Cannot rename chain r0 (0) at insn 55 (mark_all_read)
Closing chain r1 (1) at insn 55 (terminate_dead)
Closing chain r0 (0) at insn 55 (terminate_dead)
Creating chain r0 (2) at insn 56
Creating chain r1 (3) at insn 190
Cannot rename chain r1 (3) at insn 58 (mark_all_read)
Cannot rename chain r0 (2) at insn 58 (mark_all_read)
Closing chain r1 (3) at insn 58 (terminate_dead)
Closing chain r0 (2) at insn 58 (terminate_dead)
Register r0 (1): 56 [GENERAL_REGS]
Register r1 (1): 190 [LO_REGS]
Register r0 (1): 53 [GENERAL_REGS]
Register r1 (1): 189 [LO_REGS]

Basic block 10:
Creating chain r3 (0) at insn 147
Closing chain r3 (0) at insn 64 (terminate_dead)
Register r3 (1): 147 [GENERAL_REGS] 148 [GENERAL_REGS] 64 [GENERAL_REGS]
Register r3 in insn 147; no available better choice

Basic block 11:
Creating chain r0 (0) at insn 67
Creating chain r1 (1) at insn 187
Cannot rename chain r1 (1) at insn 69 (mark_all_read)
Cannot rename chain r0 (0) at insn 69 (mark_all_read)
Closing chain r1 (1) at insn 69 (terminate_dead)
Closing chain r0 (0) at insn 69 (terminate_dead)
Creating chain r0 (2) at insn 70
Creating chain r1 (3) at insn 188
Cannot rename chain r1 (3) at insn 72 (mark_all_read)
Cannot rename chain r0 (2) at insn 72 (mark_all_read)
Closing chain r1 (3) at insn 72 (terminate_dead)
Closing chain r0 (2) at insn 72 (terminate_dead)
Register r0 (1): 70 [GENERAL_REGS]
Register r1 (1): 188 [LO_REGS]
Register r0 (1): 67 [GENERAL_REGS]
Register r1 (1): 187 [LO_REGS]

Basic block 12:
Creating chain r3 (0) at insn 145
Closing chain r3 (0) at insn 78 (terminate_dead)
Register r3 (1): 145 [GENERAL_REGS] 146 [GENERAL_REGS] 78 [GENERAL_REGS]
Register r3 in insn 145, renamed as r1
deferring rescan insn with uid = 145.
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 78.

Basic block 13:
Creating chain r0 (0) at insn 183
Creating chain r1 (1) at insn 184
Cannot rename chain r1 (1) at insn 83 (mark_all_read)
Cannot rename chain r0 (0) at insn 83 (mark_all_read)
Closing chain r1 (1) at insn 83 (terminate_dead)
Closing chain r0 (0) at insn 83 (terminate_dead)
Creating chain r0 (2) at insn 185
Creating chain r1 (3) at insn 186
Cannot rename chain r1 (3) at insn 86 (mark_all_read)
Cannot rename chain r0 (2) at insn 86 (mark_all_read)
Closing chain r1 (3) at insn 86 (terminate_dead)
Closing chain r0 (2) at insn 86 (terminate_dead)
Register r0 (1): 185 [LO_REGS]
Register r1 (1): 186 [LO_REGS]
Register r0 (1): 183 [LO_REGS]
Register r1 (1): 184 [LO_REGS]

Basic block 14:
Creating chain r3 (0) at insn 143
Closing chain r3 (0) at insn 92 (terminate_dead)
Register r3 (1): 143 [GENERAL_REGS] 144 [GENERAL_REGS] 92 [GENERAL_REGS]
Register r3 in insn 143, renamed as r2
deferring rescan insn with uid = 143.
deferring rescan insn with uid = 144.
deferring rescan insn with uid = 92.

Basic block 15:
Creating chain r0 (0) at insn 95
Creating chain r1 (1) at insn 181
Cannot rename chain r1 (1) at insn 97 (mark_all_read)
Cannot rename chain r0 (0) at insn 97 (mark_all_read)
Closing chain r1 (1) at insn 97 (terminate_dead)
Closing chain r0 (0) at insn 97 (terminate_dead)
Creating chain r0 (2) at insn 98
Creating chain r1 (3) at insn 182
Cannot rename chain r1 (3) at insn 100 (mark_all_read)
Cannot rename chain r0 (2) at insn 100 (mark_all_read)
Closing chain r1 (3) at insn 100 (terminate_dead)
Closing chain r0 (2) at insn 100 (terminate_dead)
Register r0 (1): 98 [GENERAL_REGS]
Register r1 (1): 182 [LO_REGS]
Register r0 (1): 95 [GENERAL_REGS]
Register r1 (1): 181 [LO_REGS]

Basic block 16:
Creating chain r3 (0) at insn 141
Closing chain r3 (0) at insn 106 (terminate_dead)
Register r3 (1): 141 [GENERAL_REGS] 142 [GENERAL_REGS] 106 [GENERAL_REGS]
Register r3 in insn 141, renamed as ip
deferring rescan insn with uid = 141.
deferring rescan insn with uid = 142.
deferring rescan insn with uid = 106.

Basic block 17:
Creating chain r0 (0) at insn 109
Creating chain r1 (1) at insn 179
Cannot rename chain r1 (1) at insn 111 (mark_all_read)
Cannot rename chain r0 (0) at insn 111 (mark_all_read)
Closing chain r1 (1) at insn 111 (terminate_dead)
Closing chain r0 (0) at insn 111 (terminate_dead)
Creating chain r0 (2) at insn 112
Creating chain r1 (3) at insn 180
Cannot rename chain r1 (3) at insn 114 (mark_all_read)
Cannot rename chain r0 (2) at insn 114 (mark_all_read)
Closing chain r1 (3) at insn 114 (terminate_dead)
Closing chain r0 (2) at insn 114 (terminate_dead)
Register r0 (1): 112 [GENERAL_REGS]
Register r1 (1): 180 [LO_REGS]
Register r0 (1): 109 [GENERAL_REGS]
Register r1 (1): 179 [LO_REGS]

Basic block 18:



USART_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={33d,24u,8e} r1={33d,16u} r2={17d} r3={33d,17u} r12={16d} r13={2d,36u} r14={9d,10u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={44d,8u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} 
;;    total ref usage 2066{1947d,111u,8e} in 90{74 regular + 16 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 159 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 159 4 160 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [2 A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:188 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [2 S4 A32])
                        (reg:SI 3 r3))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [2 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 160 159 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 160 155 2 NOTE_INSN_FUNCTION_BEG)

(insn 155 3 156 2 (set (reg:SI 3 r3 [135])
        (const_int 4096 [0x1000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 4096 [0x1000])
        (nil)))

(insn 156 155 8 2 (set (zero_extract:SI (reg:SI 3 r3 [135])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 342 {*arm_movtas_ze}
     (nil))

(insn 8 156 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 3 r3 [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [135])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073811456 [0x40011000]))
            (nil))))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  3 [4.4%]  (fallthru)
;; Succ edge  4 [95.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  2 [4.4%]  (fallthru)
(note 10 9 195 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 195 10 196 3 (parallel [
            (set (reg:SI 0 r0)
                (const_int 16 [0x10]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 196 195 13 3 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 13 196 197 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 197 13 198 3 (parallel [
            (set (reg:SI 0 r0)
                (const_int 16 [0x10]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 198 197 165 3 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 165 198 166 3 NOTE_INSN_EPILOGUE_BEG)

(insn 166 165 16 3 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 16 166 17 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 17 16 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [95.6%] 
(code_label 18 17 19 4 2 "" [1 uses])

(note 19 18 153 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 153 19 154 4 (set (reg:SI 1 r1 [136])
        (const_int 17408 [0x4400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 17408 [0x4400])
        (nil)))

(insn 154 153 22 4 (set (zero_extract:SI (reg:SI 1 r1 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 342 {*arm_movtas_ze}
     (nil))

(insn 22 154 23 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 1 r1 [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [136])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073759232 [0x40004400]))
            (nil))))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 32)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  5 [4.4%]  (fallthru)
;; Succ edge  6 [95.6%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  4 [4.4%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 193 5 (set (reg:SI 0 r0)
        (const_int 131072 [0x20000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 709 {*thumb2_movsi_insn}
     (nil))

(insn 193 25 27 5 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 27 193 28 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 194 5 (set (reg:SI 0 r0)
        (const_int 131072 [0x20000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 709 {*thumb2_movsi_insn}
     (nil))

(insn 194 28 167 5 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 167 194 168 5 NOTE_INSN_EPILOGUE_BEG)

(insn 168 167 30 5 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 30 168 31 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 31 30 32)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  4 [95.6%] 
(code_label 32 31 33 6 3 "" [1 uses])

(note 33 32 151 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 151 33 152 6 (set (reg:SI 2 r2 [137])
        (const_int 18432 [0x4800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 18432 [0x4800])
        (nil)))

(insn 152 151 36 6 (set (zero_extract:SI (reg:SI 2 r2 [137])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 342 {*arm_movtas_ze}
     (nil))

(insn 36 152 37 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 2 r2 [137]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [137])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073760256 [0x40004800]))
            (nil))))

(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  7 [4.4%]  (fallthru)
;; Succ edge  8 [95.6%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  6 [4.4%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 191 7 (set (reg:SI 0 r0)
        (const_int 262144 [0x40000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 709 {*thumb2_movsi_insn}
     (nil))

(insn 191 39 41 7 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 41 191 42 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 192 7 (set (reg:SI 0 r0)
        (const_int 262144 [0x40000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 709 {*thumb2_movsi_insn}
     (nil))

(insn 192 42 169 7 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 169 192 170 7 NOTE_INSN_EPILOGUE_BEG)

(insn 170 169 44 7 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 44 170 45 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 45 44 46)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  6 [95.6%] 
(code_label 46 45 47 8 4 "" [1 uses])

(note 47 46 149 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 149 47 150 8 (set (reg:SI 12 ip [138])
        (const_int 19456 [0x4c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 19456 [0x4c00])
        (nil)))

(insn 150 149 50 8 (set (zero_extract:SI (reg:SI 12 ip [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 342 {*arm_movtas_ze}
     (nil))

(insn 50 150 51 8 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 12 ip [138]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [138])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073761280 [0x40004c00]))
            (nil))))

(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 60)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  9 [4.4%]  (fallthru)
;; Succ edge  10 [95.6%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  8 [4.4%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 189 9 (set (reg:SI 0 r0)
        (const_int 524288 [0x80000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 709 {*thumb2_movsi_insn}
     (nil))

(insn 189 53 55 9 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 55 189 56 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 190 9 (set (reg:SI 0 r0)
        (const_int 524288 [0x80000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 709 {*thumb2_movsi_insn}
     (nil))

(insn 190 56 171 9 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 171 190 172 9 NOTE_INSN_EPILOGUE_BEG)

(insn 172 171 58 9 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 58 172 59 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 59 58 60)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  8 [95.6%] 
(code_label 60 59 61 10 5 "" [1 uses])

(note 61 60 147 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 147 61 148 10 (set (reg:SI 3 r3 [139])
        (const_int 20480 [0x5000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 20480 [0x5000])
        (nil)))

(insn 148 147 64 10 (set (zero_extract:SI (reg:SI 3 r3 [139])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 342 {*arm_movtas_ze}
     (nil))

(insn 64 148 65 10 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 3 r3 [139]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [139])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073762304 [0x40005000]))
            (nil))))

(jump_insn 65 64 66 10 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 74)
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  11 [4.4%]  (fallthru)
;; Succ edge  12 [95.6%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  10 [4.4%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 187 11 (set (reg:SI 0 r0)
        (const_int 1048576 [0x100000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 187 67 69 11 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 69 187 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 70 69 188 11 (set (reg:SI 0 r0)
        (const_int 1048576 [0x100000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 709 {*thumb2_movsi_insn}
     (nil))

(insn 188 70 173 11 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 173 188 174 11 NOTE_INSN_EPILOGUE_BEG)

(insn 174 173 72 11 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 72 174 73 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 73 72 74)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  10 [95.6%] 
(code_label 74 73 75 12 6 "" [1 uses])

(note 75 74 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 145 75 146 12 (set (reg:SI 1 r1 [140])
        (const_int 5120 [0x1400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 5120 [0x1400])
        (nil)))

(insn 146 145 78 12 (set (zero_extract:SI (reg:SI 1 r1 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 342 {*arm_movtas_ze}
     (nil))

(insn 78 146 79 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 1 r1 [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [140])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073812480 [0x40011400]))
            (nil))))

(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 88)
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  13 [4.4%]  (fallthru)
;; Succ edge  14 [95.6%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  12 [4.4%]  (fallthru)
(note 80 79 183 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 183 80 184 13 (parallel [
            (set (reg:SI 0 r0)
                (const_int 32 [0x20]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 184 183 83 13 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 83 184 185 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 185 83 186 13 (parallel [
            (set (reg:SI 0 r0)
                (const_int 32 [0x20]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 186 185 175 13 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 175 186 176 13 NOTE_INSN_EPILOGUE_BEG)

(insn 176 175 86 13 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 86 176 87 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 87 86 88)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  12 [95.6%] 
(code_label 88 87 89 14 7 "" [1 uses])

(note 89 88 143 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 143 89 144 14 (set (reg:SI 2 r2 [141])
        (const_int 30720 [0x7800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 30720 [0x7800])
        (nil)))

(insn 144 143 92 14 (set (zero_extract:SI (reg:SI 2 r2 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 342 {*arm_movtas_ze}
     (nil))

(insn 92 144 93 14 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 2 r2 [141]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [141])
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                (const_int 1073772544 [0x40007800]))
            (nil))))

(jump_insn 93 92 94 14 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 102)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  15 [4.4%]  (fallthru)
;; Succ edge  16 [95.6%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  14 [4.4%]  (fallthru)
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 181 15 (set (reg:SI 0 r0)
        (const_int 1073741824 [0x40000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 709 {*thumb2_movsi_insn}
     (nil))

(insn 181 95 97 15 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 97 181 98 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 98 97 182 15 (set (reg:SI 0 r0)
        (const_int 1073741824 [0x40000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 709 {*thumb2_movsi_insn}
     (nil))

(insn 182 98 177 15 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 177 182 178 15 NOTE_INSN_EPILOGUE_BEG)

(insn 178 177 100 15 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 100 178 101 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 101 100 102)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  14 [95.6%] 
(code_label 102 101 103 16 8 "" [1 uses])

(note 103 102 141 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 141 103 142 16 (set (reg:SI 12 ip [142])
        (const_int 31744 [0x7c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 31744 [0x7c00])
        (nil)))

(insn 142 141 106 16 (set (zero_extract:SI (reg:SI 12 ip [142])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 342 {*arm_movtas_ze}
     (nil))

(insn 106 142 107 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (reg:SI 12 ip [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [142])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 USARTx ] [134])
                    (const_int 1073773568 [0x40007c00]))
                (nil)))))

(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 118)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  17 [10.1%]  (fallthru)
;; Succ edge  18 [89.9%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  16 [10.1%]  (fallthru)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 179 17 (set (reg:SI 0 r0)
        (const_int -2147483648 [0xffffffff80000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 179 109 111 17 (parallel [
            (set (reg:SI 1 r1)
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(call_insn 111 179 112 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 112 111 180 17 (set (reg:SI 0 r0)
        (const_int -2147483648 [0xffffffff80000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 180 112 163 17 (parallel [
            (set (reg:SI 1 r1)
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 163 180 164 17 NOTE_INSN_EPILOGUE_BEG)

(insn 164 163 114 17 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:235 314 {sibcall_epilogue}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j 114 164 115 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 115 114 118)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  16 [89.9%] 
(code_label 118 115 119 18 1 "" [1 uses])

(note 119 118 162 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn 162 119 161 18 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 18 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 161 162 157)

(note 157 161 158 NOTE_INSN_DELETED)

(note 158 157 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 50.
deleting insn with uid = 50.
rescanning insn with uid = 78.
deleting insn with uid = 78.
rescanning insn with uid = 92.
deleting insn with uid = 92.
rescanning insn with uid = 106.
deleting insn with uid = 106.
rescanning insn with uid = 141.
deleting insn with uid = 141.
rescanning insn with uid = 142.
deleting insn with uid = 142.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 144.
deleting insn with uid = 144.
rescanning insn with uid = 145.
deleting insn with uid = 145.
rescanning insn with uid = 146.
deleting insn with uid = 146.
rescanning insn with uid = 149.
deleting insn with uid = 149.
rescanning insn with uid = 150.
deleting insn with uid = 150.
rescanning insn with uid = 151.
deleting insn with uid = 151.
rescanning insn with uid = 152.
deleting insn with uid = 152.
rescanning insn with uid = 153.
deleting insn with uid = 153.
rescanning insn with uid = 154.
deleting insn with uid = 154.
ending the processing of deferred insns
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 16.
verify found no changes in insn with uid = 27.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 41.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 55.
verify found no changes in insn with uid = 58.
verify found no changes in insn with uid = 69.
verify found no changes in insn with uid = 72.
verify found no changes in insn with uid = 83.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 97.
verify found no changes in insn with uid = 100.
verify found no changes in insn with uid = 111.
verify found no changes in insn with uid = 114.

;; Function USART_Init (USART_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain sp (0) at insn 171
Creating chain r4 (1) at insn 2
Creating chain r5 (2) at insn 3
Creating chain r2 (3) at insn 7
Creating chain r3 (4) at insn 11
Creating chain r7 (5) at insn 21
Creating chain r6 (6) at insn 22
Creating chain r0 (7) at insn 25
Creating chain r1 (8) at insn 36
Closing chain r2 (3) at insn 148 (terminate_write)
Creating chain r2 (9) at insn 148
Closing chain r2 (9) at insn 185 (terminate_write)
Creating chain r2 (10) at insn 185
Closing chain r2 (10) at insn 186 (terminate_write)
Creating chain r2 (11) at insn 186
Closing chain r3 (4) at insn 13 (terminate_dead)
Closing chain r2 (11) at insn 13 (terminate_write)
Creating chain r2 (12) at insn 13
Closing chain r2 (12) at insn 15 (terminate_dead)
Creating chain r3 (13) at insn 16
Closing chain r3 (13) at insn 151 (terminate_write)
Creating chain r3 (14) at insn 151
Closing chain r3 (14) at insn 152 (terminate_write)
Creating chain r3 (15) at insn 152
Closing chain r6 (6) at insn 23 (terminate_dead)
Creating chain r2 (16) at insn 23
Closing chain r3 (15) at insn 187 (terminate_write)
Creating chain r3 (17) at insn 187
Closing chain r0 (7) at insn 26 (terminate_dead)
Closing chain r2 (16) at insn 26 (terminate_write)
Creating chain r2 (18) at insn 26
Closing chain r3 (17) at insn 188 (terminate_write)
Creating chain r3 (19) at insn 188
Closing chain r2 (18) at insn 27 (terminate_write)
Creating chain r2 (20) at insn 27
Closing chain r2 (20) at insn 29 (terminate_dead)
Closing chain r3 (19) at insn 29 (terminate_write)
Creating chain r3 (21) at insn 29
Closing chain r3 (21) at insn 31 (terminate_dead)
Creating chain r3 (22) at insn 32
Closing chain r3 (22) at insn 155 (terminate_write)
Creating chain r3 (23) at insn 155
Closing chain r3 (23) at insn 189 (terminate_write)
Creating chain r3 (24) at insn 189
Closing chain r3 (24) at insn 190 (terminate_write)
Creating chain r3 (25) at insn 190
Closing chain r1 (8) at insn 38 (terminate_dead)
Closing chain r3 (25) at insn 38 (terminate_write)
Creating chain r3 (26) at insn 38
Closing chain r3 (26) at insn 40 (terminate_dead)
Creating chain r0 (27) at insn 42
Cannot rename chain r0 (27) at insn 43 (mark_all_read)
Closing chain r0 (27) at insn 43 (terminate_dead)
Creating chain r2 (28) at insn 160
Creating chain r3 (29) at insn 158
Closing chain r2 (28) at insn 191 (terminate_dead)
Creating chain r1 (30) at insn 191
deferring rescan insn with uid = 192.
deferring rescan insn with uid = 192.
deferring rescan insn with uid = 192.
deferring rescan insn with uid = 192.
Creating chain r2 (31) at insn 192
Closing chain r1 (30) at insn 193 (terminate_dead)
Closing chain r2 (31) at insn 193 (terminate_write)
Creating chain r2 (32) at insn 193
Closing chain r2 (32) at insn 56 (terminate_dead)
Closing chain r3 (29) at insn 56 (terminate_write)
Creating chain r3 (33) at insn 56
Closing chain r3 (33) at insn 58 (terminate_dead)
Register r3 (1): 56 [GENERAL_REGS] 58 [LO_REGS]
Register r3 (1): 158 [GENERAL_REGS] 159 [GENERAL_REGS] 56 [GENERAL_REGS]
Register r2 (1): 193 [GENERAL_REGS] 56 [GENERAL_REGS]
Register r2 (1): 192 [GENERAL_REGS] 193 [GENERAL_REGS]
Register r1 (1): 191 [GENERAL_REGS] 192 [GENERAL_REGS] 192 [GENERAL_REGS] 193 [GENERAL_REGS]
Register r2 (1): 160 [GENERAL_REGS] 161 [GENERAL_REGS] 191 [GENERAL_REGS]
Register r0 (1): 42 [CORE_REGS]
Register r3 (1): 38 [GENERAL_REGS] 40 [GENERAL_REGS]
Register r3 (1): 190 [LO_REGS] 38 [GENERAL_REGS]
Register r1 (1): 36 [GENERAL_REGS] 38 [GENERAL_REGS]
Register r3 (1): 189 [LO_REGS] 190 [LO_REGS]
Register r3 (1): 155 [GENERAL_REGS] 189 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 155 [GENERAL_REGS]
Register r3 (1): 29 [GENERAL_REGS] 31 [GENERAL_REGS]
Register r3 (1): 188 [LO_REGS] 29 [GENERAL_REGS]
Register r2 (1): 27 [GENERAL_REGS] 29 [GENERAL_REGS]
Register r2 (1): 26 [GENERAL_REGS] 27 [GENERAL_REGS]
Register r3 (1): 187 [LO_REGS] 188 [LO_REGS]
Register r2 (1): 23 [GENERAL_REGS] 26 [GENERAL_REGS]
Register r0 (1): 25 [GENERAL_REGS] 26 [GENERAL_REGS]
Register r3 (1): 152 [GENERAL_REGS] 187 [LO_REGS]
Register r6 (1): 22 [GENERAL_REGS] 23 [GENERAL_REGS]
Register r3 (1): 151 [GENERAL_REGS] 152 [GENERAL_REGS]
Register r3 (1): 16 [GENERAL_REGS] 151 [GENERAL_REGS]
Register r2 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r2 (1): 186 [LO_REGS] 13 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r2 (1): 185 [LO_REGS] 186 [LO_REGS]
Register r2 (1): 148 [GENERAL_REGS] 185 [LO_REGS]
Register r2 (1): 7 [GENERAL_REGS] 148 [GENERAL_REGS]
Register r3 in insn 56; no available better choice
Register r3 in insn 158, renamed as r0
deferring rescan insn with uid = 158.
deferring rescan insn with uid = 159.
deferring rescan insn with uid = 56.
Register r2 in insn 193; no available better choice
Register r2 in insn 192, renamed as r6
deferring rescan insn with uid = 192.
deferring rescan insn with uid = 193.
Register r1 in insn 191; no available better choice
Register r2 in insn 160, renamed as r3
deferring rescan insn with uid = 160.
deferring rescan insn with uid = 161.
deferring rescan insn with uid = 191.
Register r3 in insn 38, renamed as r0
deferring rescan insn with uid = 38.
deferring rescan insn with uid = 40.
Register r3 in insn 190, renamed as r2
deferring rescan insn with uid = 190.
deferring rescan insn with uid = 38.
Register r1 in insn 36, renamed as ip
deferring rescan insn with uid = 36.
deferring rescan insn with uid = 38.
Register r3 in insn 189, renamed as r6
deferring rescan insn with uid = 189.
deferring rescan insn with uid = 190.
Register r3 in insn 155, renamed as r1
deferring rescan insn with uid = 155.
deferring rescan insn with uid = 189.
Register r3 in insn 32, renamed as lr
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 155.
Register r3 in insn 29; no available better choice
Register r3 in insn 188, renamed as r0
deferring rescan insn with uid = 188.
deferring rescan insn with uid = 29.
Register r2 in insn 27; no available better choice
Register r2 in insn 26, renamed as r6
deferring rescan insn with uid = 26.
deferring rescan insn with uid = 27.
Register r3 in insn 187, renamed as r1
deferring rescan insn with uid = 187.
deferring rescan insn with uid = 188.
Register r2 in insn 23, renamed as lr
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 26.
Register r0 in insn 25; no available better choice
Register r3 in insn 152; no available better choice
Register r6 in insn 22; no available better choice
Register r3 in insn 151, renamed as r2
deferring rescan insn with uid = 151.
deferring rescan insn with uid = 152.
Register r3 in insn 16, renamed as r1
deferring rescan insn with uid = 16.
deferring rescan insn with uid = 151.
Register r2 in insn 13, renamed as r3
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 15.
Register r2 in insn 186; no available better choice
Register r3 in insn 11, renamed as lr
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.
Register r2 in insn 185, renamed as r1
deferring rescan insn with uid = 185.
deferring rescan insn with uid = 186.
Register r2 in insn 148, renamed as r3
deferring rescan insn with uid = 148.
deferring rescan insn with uid = 185.
Register r2 in insn 7; no available better choice

Basic block 3:
Creating chain r3 (0) at insn 60

Basic block 4:
Creating chain r3 (0) at insn 65

Basic block 5:
Creating chain r2 (0) at insn 68
Closing chain r2 (0) at insn 70 (terminate_write)
Creating chain r2 (1) at insn 70
Closing chain r2 (1) at insn 71 (terminate_dead)
Register r2 (1): 70 [GENERAL_REGS] 71 [GENERAL_REGS]
Register r2 (1): 68 [GENERAL_REGS] 70 [GENERAL_REGS]
Register r2 in insn 70, renamed as r0
deferring rescan insn with uid = 70.
deferring rescan insn with uid = 71.
Register r2 in insn 68, renamed as r6
deferring rescan insn with uid = 68.
deferring rescan insn with uid = 70.

Basic block 6:
Creating chain r2 (0) at insn 79
Creating chain r3 (1) at insn 76
Closing chain r3 (1) at insn 78 (terminate_write)
Creating chain r3 (2) at insn 78
Closing chain r2 (0) at insn 184 (terminate_write)
Creating chain r2 (3) at insn 184
Closing chain r3 (2) at insn 81 (terminate_dead)
Closing chain r2 (3) at insn 81 (terminate_dead)
Creating chain r1 (4) at insn 81
Register r2 (1): 184 [LO_REGS] 81 [GENERAL_REGS]
Register r3 (1): 78 [GENERAL_REGS] 81 [GENERAL_REGS]
Register r2 (1): 79 [LO_REGS] 184 [LO_REGS]
Register r3 (1): 76 [GENERAL_REGS] 78 [CORE_REGS] 78 [GENERAL_REGS]
Register r2 in insn 184, renamed as r5
deferring rescan insn with uid = 184.
deferring rescan insn with uid = 81.
Register r3 in insn 78, renamed as r1
deferring rescan insn with uid = 78.
deferring rescan insn with uid = 81.
Register r2 in insn 79; no available better choice
Register r3 in insn 76, renamed as ip
deferring rescan insn with uid = 76.
deferring rescan insn with uid = 78.
deferring rescan insn with uid = 78.

Basic block 7:
Creating chain r0 (0) at insn 91
Creating chain r3 (1) at insn 88
Closing chain r3 (1) at insn 90 (terminate_write)
Creating chain r3 (2) at insn 90
Closing chain r0 (0) at insn 183 (terminate_write)
Creating chain r0 (3) at insn 183
Closing chain r3 (2) at insn 93 (terminate_dead)
Closing chain r0 (3) at insn 93 (terminate_dead)
Creating chain r1 (4) at insn 93
Register r0 (1): 183 [LO_REGS] 93 [GENERAL_REGS]
Register r3 (1): 90 [GENERAL_REGS] 93 [GENERAL_REGS]
Register r0 (1): 91 [LO_REGS] 183 [LO_REGS]
Register r3 (1): 88 [GENERAL_REGS] 90 [CORE_REGS] 90 [GENERAL_REGS]
Register r0 in insn 183; no available better choice
Register r3 in insn 90, renamed as lr
deferring rescan insn with uid = 90.
deferring rescan insn with uid = 93.
Register r0 in insn 91, renamed as r6
deferring rescan insn with uid = 91.
deferring rescan insn with uid = 183.
Register r3 in insn 88; no available better choice

Basic block 8:
Creating chain r3 (0) at insn 145
Creating chain r0 (1) at insn 105
Creating chain r2 (2) at insn 98
Creating chain r5 (3) at insn 98
Closing chain r5 (3) at insn 98 (terminate_dead)
Closing chain r2 (2) at insn 180 (terminate_write)
Creating chain r2 (4) at insn 180
Closing chain r0 (1) at insn 107 (terminate_write)
Creating chain r0 (5) at insn 107
Creating chain r6 (6) at insn 181
Creating chain r5 (7) at insn 182
Closing chain r2 (4) at insn 104 (terminate_write)
Creating chain r2 (8) at insn 104
Closing chain r0 (5) at insn 108 (terminate_dead)
Register r0 (1): 107 [GENERAL_REGS] 108 [GENERAL_REGS]
Register r2 (1): 180 [LO_REGS] 181 [LO_REGS] 104 [GENERAL_REGS]
Register r0 (1): 105 [GENERAL_REGS] 107 [GENERAL_REGS]
Register r2 (1): 98 [GENERAL_REGS] 180 [LO_REGS]
Register r5 (1): 98 [GENERAL_REGS]
Register r0 in insn 107, renamed as ip
deferring rescan insn with uid = 107.
deferring rescan insn with uid = 108.
Register r2 in insn 180; no available better choice
Register r0 in insn 105; no available better choice
Register r2 in insn 98, renamed as r6
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 180.

Basic block 9:
Creating chain r2 (0) at insn 178
Closing chain r2 (0) at insn 115 (terminate_dead)
Creating chain r3 (1) at insn 115
Creating chain r1 (2) at insn 115
Closing chain r1 (2) at insn 115 (terminate_dead)
Closing chain r3 (1) at insn 117 (terminate_write)
Creating chain r3 (3) at insn 117
Closing chain r3 (3) at insn 118 (terminate_write)
Creating chain r3 (4) at insn 118
Register r3 (1): 117 [GENERAL_REGS] 118 [GENERAL_REGS]
Register r3 (1): 115 [GENERAL_REGS] 117 [GENERAL_REGS]
Register r1 (1): 115 [GENERAL_REGS]
Register r2 (1): 178 [LO_REGS] 179 [LO_REGS] 179 [LO_REGS] 115 [GENERAL_REGS]
Register r3 in insn 117, renamed as r1
deferring rescan insn with uid = 117.
deferring rescan insn with uid = 118.
Register r3 in insn 115, renamed as lr
deferring rescan insn with uid = 115.
deferring rescan insn with uid = 117.
Register r2 in insn 178; no available better choice

Basic block 10:
Creating chain r2 (0) at insn 176
Closing chain r2 (0) at insn 127 (terminate_dead)
Creating chain r3 (1) at insn 127
Creating chain r5 (2) at insn 127
Closing chain r5 (2) at insn 127 (terminate_dead)
Closing chain r3 (1) at insn 129 (terminate_write)
Creating chain r3 (3) at insn 129
Closing chain r3 (3) at insn 130 (terminate_write)
Creating chain r3 (4) at insn 130
Register r3 (1): 129 [GENERAL_REGS] 130 [GENERAL_REGS]
Register r3 (1): 127 [GENERAL_REGS] 129 [GENERAL_REGS]
Register r5 (1): 127 [GENERAL_REGS]
Register r2 (1): 176 [LO_REGS] 177 [LO_REGS] 177 [LO_REGS] 127 [GENERAL_REGS]
Register r3 in insn 129, renamed as r5
deferring rescan insn with uid = 129.
deferring rescan insn with uid = 130.
Register r3 in insn 127; no available better choice
Register r2 in insn 176, renamed as r0
deferring rescan insn with uid = 176.
deferring rescan insn with uid = 177.
deferring rescan insn with uid = 177.
deferring rescan insn with uid = 127.

Basic block 11:



USART_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,8u} r1={7d,12u,1e} r2={25d,25u,2e} r3={31d,34u} r4={2d,12u} r5={5d,5u,3e} r6={3d,5u} r7={2d,3u} r12={1d} r13={3d,19u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={21d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 354{220d,128u,6e} in 84{83 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 170 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 170 5 171 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -20 [0xffffffffffffffec]))) [2 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -20 [0xffffffffffffffec])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [2 S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [2 S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [2 S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [2 S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [2 S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))

(insn/f 171 170 172 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 4 {*arm_addsi3}
     (nil))

(note 172 171 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 172 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 12 2 NOTE_INSN_DELETED)

(note 12 8 17 2 NOTE_INSN_DELETED)

(note 17 12 19 2 NOTE_INSN_DELETED)

(note 19 17 28 2 NOTE_INSN_DELETED)

(note 28 19 33 2 NOTE_INSN_DELETED)

(note 33 28 37 2 NOTE_INSN_DELETED)

(note 37 33 41 2 NOTE_INSN_DELETED)

(note 41 37 46 2 NOTE_INSN_DELETED)

(note 46 41 47 2 NOTE_INSN_DELETED)

(note 47 46 51 2 NOTE_INSN_DELETED)

(note 51 47 54 2 NOTE_INSN_DELETED)

(note 54 51 55 2 NOTE_INSN_DELETED)

(note 55 54 57 2 NOTE_INSN_DELETED)

(note 57 55 2 2 NOTE_INSN_DELETED)

(insn 2 57 3 2 (set (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 709 {*thumb2_movsi_insn}
     (nil))

(insn 3 2 7 2 (set (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220])
        (reg:SI 1 r1 [ USART_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 3 11 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/f:SI 0 r0 [orig:219 USARTx ] [219])
                    (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:269 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 0 r0 [orig:219 USARTx ] [219])
        (nil)))

(insn 11 7 21 2 (set (reg:SI 14 lr [orig:222 USART_InitStruct_8(D)->USART_StopBits ] [222])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 r1 [orig:220 USART_InitStruct ] [220])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:276 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 21 11 22 2 (set (reg:SI 7 r7)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 r1 [orig:220 USART_InitStruct ] [220])
                    (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_EQUIV (mem/s:HI (plus:SI (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220])
                (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32])
        (nil)))

(insn 22 21 25 2 (set (reg:SI 6 r6)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 r1 [orig:220 USART_InitStruct ] [220])
                    (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_EQUIV (mem/s:HI (plus:SI (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220])
                (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32])
        (nil)))

(insn 25 22 36 2 (set (reg:SI 0 r0)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 r1 [orig:220 USART_InitStruct ] [220])
                    (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_EQUIV (mem/s:HI (plus:SI (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220])
                (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16])
        (nil)))

(insn 36 25 148 2 (set (reg:SI 12 ip [orig:237 USART_InitStruct_8(D)->USART_HardwareFlowControl ] [237])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 r1 [orig:220 USART_InitStruct ] [220])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:305 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 148 36 185 2 (set (reg:SI 3 r3 [orig:139 tmpreg ] [139])
        (and:SI (reg:SI 2 r2 [orig:221 USARTx_10(D)->CR2 ] [221])
            (const_int 4294955007 [0xffffcfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 69 {*arm_andsi3_insn}
     (nil))

(insn 185 148 186 2 (parallel [
            (set (reg:SI 1 r1 [orig:139 tmpreg ] [139])
                (ashift:SI (reg:SI 3 r3 [orig:139 tmpreg ] [139])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:139 tmpreg ] [139])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 186 185 13 2 (parallel [
            (set (reg/v:SI 2 r2 [orig:139 tmpreg ] [139])
                (lshiftrt:SI (reg:SI 1 r1 [orig:139 tmpreg ] [139])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:139 tmpreg ] [139])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 13 186 15 2 (set (reg:SI 3 r3 [orig:143 D.7898 ] [143])
        (ior:SI (reg/v:SI 2 r2 [orig:139 tmpreg ] [139])
            (reg:SI 14 lr [orig:222 USART_InitStruct_8(D)->USART_StopBits ] [222]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 14 lr [orig:222 USART_InitStruct_8(D)->USART_StopBits ] [222])
        (nil)))

(insn 15 13 16 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
        (reg:HI 3 r3 [orig:143 D.7898 ] [143])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:143 D.7898 ] [143])
        (nil)))

(insn 16 15 151 2 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                    (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:282 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 151 16 152 2 (set (reg:SI 2 r2 [orig:146 tmpreg ] [146])
        (and:SI (reg:SI 1 r1 [orig:225 USARTx_10(D)->CR1 ] [225])
            (const_int -5633 [0xffffffffffffe9ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:225 USARTx_10(D)->CR1 ] [225])
        (nil)))

(insn 152 151 23 2 (set (reg/v:SI 3 r3 [orig:146 tmpreg ] [146])
        (and:SI (reg:SI 2 r2 [orig:146 tmpreg ] [146])
            (const_int -13 [0xfffffffffffffff3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:146 tmpreg ] [146])
        (nil)))

(insn 23 152 187 2 (set (reg:SI 14 lr [229])
        (ior:SI (reg:SI 7 r7 [orig:227 USART_InitStruct_8(D)->USART_Parity ] [227])
            (reg:SI 6 r6 [orig:228 USART_InitStruct_8(D)->USART_WordLength ] [228]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 6 r6 [orig:228 USART_InitStruct_8(D)->USART_WordLength ] [228])
        (nil)))

(insn 187 23 26 2 (parallel [
            (set (reg:SI 1 r1 [orig:146 tmpreg ] [146])
                (ashift:SI (reg/v:SI 3 r3 [orig:146 tmpreg ] [146])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 26 187 188 2 (set (reg:SI 6 r6 [232])
        (ior:SI (reg:SI 14 lr [229])
            (reg:SI 0 r0 [orig:231 USART_InitStruct_8(D)->USART_Mode ] [231]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 14 lr [229])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:231 USART_InitStruct_8(D)->USART_Mode ] [231])
            (nil))))

(insn 188 26 27 2 (parallel [
            (set (reg:SI 0 r0 [orig:146 tmpreg ] [146])
                (lshiftrt:SI (reg:SI 1 r1 [orig:146 tmpreg ] [146])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:146 tmpreg ] [146])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 27 188 29 2 (set (reg:SI 2 r2 [233])
        (zero_extend:SI (reg:HI 6 r6 [232]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 6 r6 [232])
        (nil)))

(insn 29 27 31 2 (set (reg:SI 3 r3 [orig:154 D.7898 ] [154])
        (ior:SI (reg:SI 2 r2 [233])
            (reg:SI 0 r0 [orig:146 tmpreg ] [146]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:146 tmpreg ] [146])
        (expr_list:REG_DEAD (reg:SI 2 r2 [233])
            (nil))))

(insn 31 29 32 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
        (reg:HI 3 r3 [orig:154 D.7898 ] [154])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:154 D.7898 ] [154])
        (nil)))

(insn 32 31 155 2 (set (reg:SI 14 lr)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                    (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:298 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 155 32 189 2 (set (reg:SI 1 r1 [orig:157 tmpreg ] [157])
        (and:SI (reg:SI 14 lr [orig:236 USARTx_10(D)->CR3 ] [236])
            (const_int 4294966527 [0xfffffcff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 14 lr [orig:236 USARTx_10(D)->CR3 ] [236])
        (nil)))

(insn 189 155 190 2 (parallel [
            (set (reg:SI 6 r6 [orig:157 tmpreg ] [157])
                (ashift:SI (reg:SI 1 r1 [orig:157 tmpreg ] [157])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:157 tmpreg ] [157])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 190 189 38 2 (parallel [
            (set (reg:SI 2 r2 [orig:157 tmpreg ] [157])
                (lshiftrt:SI (reg:SI 6 r6 [orig:157 tmpreg ] [157])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 6 r6 [orig:157 tmpreg ] [157])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 38 190 40 2 (set (reg:SI 0 r0 [orig:161 D.7898 ] [161])
        (ior:SI (reg:SI 2 r2 [orig:157 tmpreg ] [157])
            (reg:SI 12 ip [orig:237 USART_InitStruct_8(D)->USART_HardwareFlowControl ] [237]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:157 tmpreg ] [157])
        (expr_list:REG_DEAD (reg:SI 12 ip [orig:237 USART_InitStruct_8(D)->USART_HardwareFlowControl ] [237])
            (nil))))

(insn 40 38 42 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
        (reg:HI 0 r0 [orig:161 D.7898 ] [161])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 0 r0 [orig:161 D.7898 ] [161])
        (nil)))

(insn 42 40 43 2 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:312 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 43 42 160 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_GetClocksFreq") [flags 0x41]  <function_decl 0x55c25600 RCC_GetClocksFreq>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:312 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 160 43 158 2 (set (reg:SI 3 r3 [246])
        (const_int 4096 [0x1000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 4096 [0x1000])
        (nil)))

(insn 158 160 161 2 (set (reg:SI 0 r0 [243])
        (const_int 5120 [0x1400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 5120 [0x1400])
        (nil)))

(insn 161 158 159 2 (set (zero_extract:SI (reg:SI 3 r3 [246])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 342 {*arm_movtas_ze}
     (nil))

(insn 159 161 191 2 (set (zero_extract:SI (reg:SI 0 r0 [243])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 342 {*arm_movtas_ze}
     (nil))

(insn 191 159 192 2 (set (reg:SI 1 r1)
        (minus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
            (reg:SI 3 r3 [246]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 29 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [246])
        (nil)))

(insn 192 191 193 2 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (const_int 0 [0])
                    (reg:SI 1 r1)))
            (set (reg:SI 6 r6 [245])
                (minus:SI (const_int 0 [0])
                    (reg:SI 1 r1)))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 31 {*subsi3_compare}
     (nil))

(insn 193 192 56 2 (set (reg:SI 2 r2 [245])
        (plus:SI (plus:SI (reg:SI 6 r6 [245])
                (reg:SI 1 r1))
            (geu:SI (reg:CC 24 cc)
                (const_int 0 [0])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 15 {*addsi3_carryin_geu}
     (expr_list:REG_DEAD (reg:SI 6 r6 [245])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil)))))

(insn 56 193 58 2 (parallel [
            (set (reg:SI 3 r3 [249])
                (ior:SI (eq:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                        (reg:SI 0 r0 [243]))
                    (reg:SI 2 r2 [245])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 724 {*thumb2_cond_arith}
     (expr_list:REG_DEAD (reg:SI 0 r0 [243])
        (expr_list:REG_DEAD (reg:SI 2 r2 [245])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(jump_insn 58 56 59 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [249])
                        (const_int 0 [0]))
                    (label_ref 63)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 3 r3 [249])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
                (nil))))
 -> 63)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 7 [r7] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 59 58 60 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 139 3 (set (reg/v:SI 3 r3 [orig:135 apbclock ] [135])
        (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [4 RCC_ClocksStatus.PCLK2_Frequency+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:316 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 139 60 140 3 (set (pc)
        (label_ref 66)) 230 {*arm_jump}
     (nil)
 -> 66)
;; End of basic block 3 -> ( 5)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp]


;; Succ edge  5 [100.0%] 

(barrier 140 139 63)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 63 140 64 4 20 "" [1 uses])

(note 64 63 65 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 4 (set (reg/v:SI 3 r3 [orig:135 apbclock ] [135])
        (mem/s/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [4 RCC_ClocksStatus.PCLK1_Frequency+0 S4 A64])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:320 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 66 65 67 5 21 "" [1 uses])

(note 67 66 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 69 67 68 5 NOTE_INSN_DELETED)

(insn 68 69 70 5 (set (reg:SI 6 r6)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                    (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 70 68 71 5 (set (reg:SI 0 r0 [orig:251 D.7914 ] [251])
        (sign_extend:SI (reg:HI 6 r6 [orig:250 USARTx_10(D)->CR1 ] [250]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 165 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 6 r6 [orig:250 USARTx_10(D)->CR1 ] [250])
        (nil)))

(insn 71 70 72 5 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:251 D.7914 ] [251])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:251 D.7914 ] [251])
        (nil)))

(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 84)
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp]


;; Succ edge  6 [27.0%]  (fallthru)
;; Succ edge  7 [73.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  5 [27.0%]  (fallthru)
(note 73 72 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 75 73 77 6 NOTE_INSN_DELETED)

(note 77 75 79 6 NOTE_INSN_DELETED)

(insn 79 77 76 6 (set (reg:SI 2 r2 [orig:258 USART_InitStruct_8(D)->USART_BaudRate ] [258])
        (mem/s:SI (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220])
        (nil)))

(insn 76 79 78 6 (set (reg:SI 12 ip [254])
        (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:135 apbclock ] [135])
                (const_int 4 [0x4]))
            (reg/v:SI 3 r3 [orig:135 apbclock ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 262 {*arith_shiftsi}
     (nil))

(insn 78 76 184 6 (set (reg:SI 1 r1 [256])
        (plus:SI (mult:SI (reg:SI 12 ip [254])
                (const_int 4 [0x4]))
            (reg:SI 12 ip [254]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 12 ip [254])
        (nil)))

(insn 184 78 81 6 (parallel [
            (set (reg:SI 5 r5 [257])
                (ashift:SI (reg:SI 2 r2 [orig:258 USART_InitStruct_8(D)->USART_BaudRate ] [258])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 81 184 141 6 (set (reg/v:SI 1 r1 [orig:136 integerdivider ] [136])
        (udiv:SI (reg:SI 1 r1 [256])
            (reg:SI 5 r5 [257]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 5 r5 [257])
        (nil)))

(jump_insn 141 81 142 6 (set (pc)
        (label_ref 94)) 230 {*arm_jump}
     (nil)
 -> 94)
;; End of basic block 6 -> ( 8)
;; lr  out 	 1 [r1] 4 [r4] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 7 [r7] 13 [sp]


;; Succ edge  8 [100.0%] 

(barrier 142 141 84)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  5 [73.0%] 
(code_label 84 142 85 7 22 "" [1 uses])

(note 85 84 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 87 85 89 7 NOTE_INSN_DELETED)

(note 89 87 91 7 NOTE_INSN_DELETED)

(insn 91 89 88 7 (set (reg:SI 6 r6 [orig:265 USART_InitStruct_8(D)->USART_BaudRate ] [265])
        (mem/s:SI (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 5 r5 [orig:220 USART_InitStruct ] [220])
        (nil)))

(insn 88 91 90 7 (set (reg:SI 3 r3 [261])
        (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:135 apbclock ] [135])
                (const_int 4 [0x4]))
            (reg/v:SI 3 r3 [orig:135 apbclock ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 262 {*arith_shiftsi}
     (nil))

(insn 90 88 183 7 (set (reg:SI 14 lr [263])
        (plus:SI (mult:SI (reg:SI 3 r3 [261])
                (const_int 4 [0x4]))
            (reg:SI 3 r3 [261]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 262 {*arith_shiftsi}
     (nil))

(insn 183 90 93 7 (parallel [
            (set (reg:SI 0 r0 [264])
                (ashift:SI (reg:SI 6 r6 [orig:265 USART_InitStruct_8(D)->USART_BaudRate ] [265])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 6 r6 [orig:265 USART_InitStruct_8(D)->USART_BaudRate ] [265])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 93 183 94 7 (set (reg/v:SI 1 r1 [orig:136 integerdivider ] [136])
        (udiv:SI (reg:SI 14 lr [263])
            (reg:SI 0 r0 [264]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 14 lr [263])
        (expr_list:REG_DEAD (reg:SI 0 r0 [264])
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 1 [r1] 4 [r4] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 7 [r7] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 24 [cc]
;; live  kill	 5 [r5] 24 [cc]

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 94 93 95 8 23 "" [1 uses])

(note 95 94 100 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 100 95 103 8 NOTE_INSN_DELETED)

(note 103 100 106 8 NOTE_INSN_DELETED)

(note 106 103 145 8 NOTE_INSN_DELETED)

(insn 145 106 105 8 (set (reg:SI 3 r3 [268])
        (const_int 34079 [0x851f])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 34079 [0x851f])
        (nil)))

(insn 105 145 146 8 (set (reg:SI 0 r0)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                    (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 146 105 98 8 (set (zero_extract:SI (reg:SI 3 r3 [268])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 20971 [0x51eb])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 342 {*arm_movtas_ze}
     (nil))

(insn 98 146 180 8 (parallel [
            (set (reg:SI 6 r6 [267])
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 1 r1 [orig:136 integerdivider ] [136]))
                            (zero_extend:DI (reg:SI 3 r3 [268])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 5 r5))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 59 {*umulsi3_highpart_v6}
     (expr_list:REG_UNUSED (reg:SI 5 r5)
        (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 1 r1 [orig:136 integerdivider ] [136]))
                        (const_int 1374389535 [0x51eb851f]))
                    (const_int 32 [0x20])))
            (nil))))

(insn 180 98 107 8 (parallel [
            (set (reg:SI 2 r2 [266])
                (lshiftrt:SI (reg:SI 6 r6 [267])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 6 r6 [267])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 107 180 181 8 (set (reg:SI 12 ip [orig:273 D.7926 ] [273])
        (sign_extend:SI (reg:HI 0 r0 [orig:272 USARTx_10(D)->CR1 ] [272]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 165 {*arm_extendhisi2_v6}
     (nil))

(insn 181 107 182 8 (parallel [
            (set (reg/v:SI 6 r6 [orig:174 tmpreg ] [174])
                (ashift:SI (reg:SI 2 r2 [266])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 182 181 104 8 (parallel [
            (set (reg:SI 5 r5 [271])
                (const_int 100 [0x64]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 104 182 108 8 (set (reg/v:SI 2 r2 [orig:177 fractionaldivider ] [177])
        (minus:SI (reg/v:SI 1 r1 [orig:136 integerdivider ] [136])
            (mult:SI (reg:SI 2 r2 [266])
                (reg:SI 5 r5 [271])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 47 {*mulsi3subsi}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:136 integerdivider ] [136])
        (nil)))

(insn 108 104 109 8 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [orig:273 D.7926 ] [273])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:273 D.7926 ] [273])
        (nil)))

(jump_insn 109 108 110 8 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
            (nil)))
 -> 121)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  9 [19.1%]  (fallthru)
;; Succ edge  10 [80.9%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 1 [r1] 24 [cc]

;; Pred edge  8 [19.1%]  (fallthru)
(note 110 109 116 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 116 110 178 9 NOTE_INSN_DELETED)

(insn 178 116 179 9 (parallel [
            (set (reg:SI 2 r2 [274])
                (ashift:SI (reg/v:SI 2 r2 [orig:177 fractionaldivider ] [177])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 179 178 115 9 (parallel [
            (set (reg:SI 2 r2 [275])
                (plus:SI (reg:SI 2 r2 [274])
                    (const_int 50 [0x32])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 741 {*thumb2_addsi_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 115 179 117 9 (parallel [
            (set (reg:SI 14 lr [277])
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 2 r2 [275]))
                            (zero_extend:DI (reg:SI 3 r3 [268])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 1 r1))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 59 {*umulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 2 r2 [275])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 2 r2 [275]))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 32 [0x20])))
                (nil)))))

(insn 117 115 118 9 (set (reg:SI 1 r1 [279])
        (zero_extract:SI (reg:SI 14 lr [277])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 14 lr [277])
        (nil)))

(insn 118 117 143 9 (set (reg/v:SI 3 r3 [orig:134 tmpreg ] [134])
        (ior:SI (reg:SI 1 r1 [279])
            (reg/v:SI 6 r6 [orig:174 tmpreg ] [174]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [279])
        (nil)))

(jump_insn 143 118 144 9 (set (pc)
        (label_ref 131)) 230 {*arm_jump}
     (nil)
 -> 131)
;; End of basic block 9 -> ( 11)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  11 [100.0%] 

(barrier 144 143 121)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 5 [r5] 24 [cc]

;; Pred edge  8 [80.9%] 
(code_label 121 144 122 10 24 "" [1 uses])

(note 122 121 128 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 128 122 176 10 NOTE_INSN_DELETED)

(insn 176 128 177 10 (parallel [
            (set (reg:SI 0 r0 [280])
                (ashift:SI (reg/v:SI 2 r2 [orig:177 fractionaldivider ] [177])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 177 176 127 10 (parallel [
            (set (reg:SI 0 r0 [281])
                (plus:SI (reg:SI 0 r0 [280])
                    (const_int 50 [0x32])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 741 {*thumb2_addsi_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 127 177 129 10 (parallel [
            (set (reg:SI 3 r3 [283])
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 0 r0 [281]))
                            (zero_extend:DI (reg:SI 3 r3 [268])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 5 r5))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 59 {*umulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 0 r0 [281])
        (expr_list:REG_UNUSED (reg:SI 5 r5)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 2 r2 [281]))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 32 [0x20])))
                (nil)))))

(insn 129 127 130 10 (set (reg:SI 5 r5 [285])
        (zero_extract:SI (reg:SI 3 r3 [283])
            (const_int 4 [0x4])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 131 {extzv_t2}
     (nil))

(insn 130 129 131 10 (set (reg/v:SI 3 r3 [orig:134 tmpreg ] [134])
        (ior:SI (reg:SI 5 r5 [285])
            (reg/v:SI 6 r6 [orig:174 tmpreg ] [174]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 5 r5 [285])
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 131 130 132 11 25 "" [1 uses])

(note 132 131 135 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 135 132 173 11 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 4 r4 [orig:219 USARTx ] [219])
                (const_int 8 [0x8])) [5 USARTx_10(D)->BRR+0 S2 A16])
        (reg:HI 3 r3 [orig:188 D.7898 ] [188])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:350 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:188 D.7898 ] [188])
        (nil)))

(note 173 135 174 11 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 174 173 175 11 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:351 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 11 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 175 174 162)

(note 162 175 164 NOTE_INSN_DELETED)

(note 164 162 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 40.
deleting insn with uid = 40.
rescanning insn with uid = 56.
deleting insn with uid = 56.
rescanning insn with uid = 68.
deleting insn with uid = 68.
rescanning insn with uid = 70.
deleting insn with uid = 70.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 78.
deleting insn with uid = 78.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 93.
deleting insn with uid = 93.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 107.
deleting insn with uid = 107.
rescanning insn with uid = 108.
deleting insn with uid = 108.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 127.
deleting insn with uid = 127.
rescanning insn with uid = 129.
deleting insn with uid = 129.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 151.
deleting insn with uid = 151.
rescanning insn with uid = 152.
deleting insn with uid = 152.
rescanning insn with uid = 155.
deleting insn with uid = 155.
rescanning insn with uid = 158.
deleting insn with uid = 158.
rescanning insn with uid = 159.
deleting insn with uid = 159.
rescanning insn with uid = 160.
deleting insn with uid = 160.
rescanning insn with uid = 161.
deleting insn with uid = 161.
rescanning insn with uid = 176.
deleting insn with uid = 176.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 180.
deleting insn with uid = 180.
rescanning insn with uid = 183.
deleting insn with uid = 183.
rescanning insn with uid = 184.
deleting insn with uid = 184.
rescanning insn with uid = 185.
deleting insn with uid = 185.
rescanning insn with uid = 186.
deleting insn with uid = 186.
rescanning insn with uid = 187.
deleting insn with uid = 187.
rescanning insn with uid = 188.
deleting insn with uid = 188.
rescanning insn with uid = 189.
deleting insn with uid = 189.
rescanning insn with uid = 190.
deleting insn with uid = 190.
rescanning insn with uid = 191.
deleting insn with uid = 191.
rescanning insn with uid = 192.
deleting insn with uid = 192.
rescanning insn with uid = 193.
deleting insn with uid = 193.
ending the processing of deferred insns
verify found no changes in insn with uid = 43.

;; Function USART_StructInit (USART_StructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 32
Creating chain r2 (1) at insn 6
Closing chain r2 (1) at insn 7 (terminate_dead)
Creating chain r2 (2) at insn 33
Closing chain r2 (2) at insn 19 (terminate_dead)
Closing chain r3 (0) at insn 22 (terminate_dead)
Register r3 (1): 32 [LO_REGS] 10 [GENERAL_REGS] 13 [GENERAL_REGS] 16 [GENERAL_REGS] 22 [GENERAL_REGS]
Register r2 (1): 33 [LO_REGS] 19 [GENERAL_REGS]
Register r2 (1): 6 [GENERAL_REGS] 7 [LO_REGS]
Register r3 in insn 32; no available better choice
Register r2 in insn 33; no available better choice
Register r2 in insn 6, renamed as r1
deferring rescan insn with uid = 6.
deferring rescan insn with uid = 7.



USART_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,6u} r1={1d} r2={3d,2u} r3={2d,4u} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 26{11d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 28 17 2 NOTE_INSN_FUNCTION_BEG)

(note 17 3 32 2 NOTE_INSN_DELETED)

(insn 32 17 6 2 (parallel [
            (set (reg:SI 3 r3 [137])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:363 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 6 32 7 2 (set (reg:SI 1 r1 [135])
        (const_int 9600 [0x2580])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:362 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 9600 [0x2580])
        (nil)))

(insn 7 6 10 2 (set (mem/s:SI (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
        (reg:SI 1 r1 [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:362 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [135])
        (nil)))

(insn 10 7 13 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134])
                (const_int 4 [0x4])) [5 USART_InitStruct_1(D)->USART_WordLength+0 S2 A32])
        (reg:HI 3 r3 [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:363 711 {*thumb2_movhi_insn}
     (nil))

(insn 13 10 16 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134])
                (const_int 6 [0x6])) [5 USART_InitStruct_1(D)->USART_StopBits+0 S2 A16])
        (reg:HI 3 r3 [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:364 711 {*thumb2_movhi_insn}
     (nil))

(insn 16 13 33 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134])
                (const_int 8 [0x8])) [5 USART_InitStruct_1(D)->USART_Parity+0 S2 A32])
        (reg:HI 3 r3 [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:365 711 {*thumb2_movhi_insn}
     (nil))

(insn 33 16 19 2 (parallel [
            (set (reg:HI 2 r2)
                (const_int 12 [0xc]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:366 739 {*thumb2_movhi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 19 33 22 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134])
                (const_int 10 [0xa])) [5 USART_InitStruct_1(D)->USART_Mode+0 S2 A16])
        (reg:HI 2 r2)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:366 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2)
        (nil)))

(insn 22 19 29 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134])
                (const_int 12 [0xc])) [5 USART_InitStruct_1(D)->USART_HardwareFlowControl+0 S2 A32])
        (reg:HI 3 r3 [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:367 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:134 USART_InitStruct ] [134])
            (nil))))

(note 29 22 30 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 30 29 31 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:368 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 30 25)

(note 25 31 26 NOTE_INSN_DELETED)

(note 26 25 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 6.
deleting insn with uid = 6.
rescanning insn with uid = 7.
deleting insn with uid = 7.
ending the processing of deferred insns

;; Function USART_ClockInit (USART_ClockInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r5 (0) at insn 11
Creating chain r2 (1) at insn 12
Creating chain r3 (2) at insn 7
Creating chain r4 (3) at insn 15
Creating chain r1 (4) at insn 18
Closing chain r2 (1) at insn 13 (terminate_write)
Creating chain r2 (5) at insn 13
Closing chain r3 (2) at insn 27 (terminate_write)
Creating chain r3 (6) at insn 27
Closing chain r2 (5) at insn 16 (terminate_write)
Creating chain r2 (7) at insn 16
Closing chain r3 (6) at insn 37 (terminate_write)
Creating chain r3 (8) at insn 37
Closing chain r1 (4) at insn 19 (terminate_dead)
Closing chain r2 (7) at insn 19 (terminate_write)
Creating chain r2 (9) at insn 19
Closing chain r3 (8) at insn 38 (terminate_write)
Creating chain r3 (10) at insn 38
Closing chain r2 (9) at insn 20 (terminate_write)
Creating chain r2 (11) at insn 20
Closing chain r2 (11) at insn 22 (terminate_dead)
Closing chain r3 (10) at insn 22 (terminate_write)
Creating chain r3 (12) at insn 22
Closing chain r3 (12) at insn 24 (terminate_dead)
Register r3 (1): 22 [GENERAL_REGS] 24 [GENERAL_REGS]
Register r3 (1): 38 [LO_REGS] 22 [GENERAL_REGS]
Register r2 (1): 20 [GENERAL_REGS] 22 [GENERAL_REGS]
Register r2 (1): 19 [GENERAL_REGS] 20 [GENERAL_REGS]
Register r3 (1): 37 [LO_REGS] 38 [LO_REGS]
Register r2 (1): 16 [GENERAL_REGS] 19 [GENERAL_REGS]
Register r1 (1): 18 [GENERAL_REGS] 19 [GENERAL_REGS]
Register r3 (1): 27 [GENERAL_REGS] 37 [LO_REGS]
Register r2 (1): 13 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 7 [GENERAL_REGS] 27 [GENERAL_REGS]
Register r2 (1): 12 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 22; no available better choice
Register r3 in insn 38, renamed as r1
deferring rescan insn with uid = 38.
deferring rescan insn with uid = 22.
Register r2 in insn 20; no available better choice
Register r2 in insn 19, renamed as ip
deferring rescan insn with uid = 19.
deferring rescan insn with uid = 20.
Register r3 in insn 37; no available better choice
Register r2 in insn 16; no available better choice
Register r1 in insn 18; no available better choice
Register r3 in insn 27; no available better choice
Register r2 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 16.
Register r3 in insn 7; no available better choice
Register r2 in insn 12; no available better choice



USART_ClockInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 12[ip] 13[sp] 24[cc]
;;  ref usage 	r0={1d,2u} r1={2d,5u} r2={6d,5u} r3={6d,5u} r4={2d,3u} r5={2d,3u} r13={2d,4u} r14={1d,1u} r24={2d} 
;;    total ref usage 52{24d,28u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 32 5 33 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [2 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:380 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [2 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [2 S4 A32])
                            (reg:SI 5 r5))
                    ])
                (nil)))))

(note 33 32 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 33 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 21 2 NOTE_INSN_DELETED)

(note 21 8 11 2 NOTE_INSN_DELETED)

(insn 11 21 12 2 (set (reg:SI 5 r5)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 1 r1 [orig:148 USART_ClockInitStruct ] [148])
                    (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 12 11 7 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s:HI (reg/v/f:SI 1 r1 [orig:148 USART_ClockInitStruct ] [148]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 7 12 15 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:147 USARTx ] [147])
                    (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:390 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 15 7 18 2 (set (reg:SI 4 r4)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 1 r1 [orig:148 USART_ClockInitStruct ] [148])
                    (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 18 15 13 2 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 1 r1 [orig:148 USART_ClockInitStruct ] [148])
                    (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 18 27 2 (set (reg:SI 12 ip [152])
        (ior:SI (reg:SI 5 r5 [orig:150 USART_ClockInitStruct_6(D)->USART_CPOL ] [150])
            (reg:SI 2 r2 [orig:151 USART_ClockInitStruct_6(D)->USART_Clock ] [151]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (nil))

(insn 27 13 16 2 (set (reg/v:SI 3 r3 [orig:136 tmpreg ] [136])
        (and:SI (reg:SI 3 r3 [orig:149 USARTx_2(D)->CR2 ] [149])
            (const_int 4294963455 [0xfffff0ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 69 {*arm_andsi3_insn}
     (nil))

(insn 16 27 37 2 (set (reg:SI 2 r2 [155])
        (ior:SI (reg:SI 12 ip [152])
            (reg:SI 4 r4 [orig:154 USART_ClockInitStruct_6(D)->USART_CPHA ] [154]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [152])
        (nil)))

(insn 37 16 19 2 (parallel [
            (set (reg/v:SI 3 r3 [orig:136 tmpreg ] [136])
                (ashift:SI (reg/v:SI 3 r3 [orig:136 tmpreg ] [136])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 19 37 38 2 (set (reg:SI 12 ip [158])
        (ior:SI (reg:SI 2 r2 [155])
            (reg:SI 1 r1 [orig:157 USART_ClockInitStruct_6(D)->USART_LastBit ] [157]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:157 USART_ClockInitStruct_6(D)->USART_LastBit ] [157])
        (nil)))

(insn 38 19 20 2 (parallel [
            (set (reg:SI 1 r1 [orig:136 tmpreg ] [136])
                (lshiftrt:SI (reg/v:SI 3 r3 [orig:136 tmpreg ] [136])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 20 38 22 2 (set (reg:SI 2 r2 [159])
        (zero_extend:SI (reg:HI 12 ip [158]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [158])
        (nil)))

(insn 22 20 24 2 (set (reg:SI 3 r3 [orig:146 D.7891 ] [146])
        (ior:SI (reg:SI 2 r2 [159])
            (reg:SI 1 r1 [orig:136 tmpreg ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:401 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 tmpreg ] [136])
        (expr_list:REG_DEAD (reg:SI 2 r2 [159])
            (nil))))

(insn 24 22 34 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:147 USARTx ] [147])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (reg:HI 3 r3 [orig:146 D.7891 ] [146])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:401 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:146 D.7891 ] [146])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:147 USARTx ] [147])
            (nil))))

(note 34 24 35 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 35 34 36 2 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:402 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 36 35 30)

(note 30 36 31 NOTE_INSN_DELETED)

(note 31 30 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 19.
deleting insn with uid = 19.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 38.
deleting insn with uid = 38.
ending the processing of deferred insns

;; Function USART_ClockStructInit (USART_ClockStructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 26
Closing chain r3 (0) at insn 17 (terminate_dead)
Register r3 (1): 26 [LO_REGS] 8 [GENERAL_REGS] 11 [GENERAL_REGS] 14 [GENERAL_REGS] 17 [GENERAL_REGS]
Register r3 in insn 26; no available better choice



USART_ClockStructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3] 24[cc]
;;  ref usage 	r0={1d,4u} r1={1d} r2={1d} r3={2d,4u} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 19{8d,11u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 22 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 22 26 2 NOTE_INSN_FUNCTION_BEG)

(insn 26 3 8 2 (parallel [
            (set (reg:SI 3 r3 [136])
                (const_int 0 [0]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:413 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 8 26 11 2 (set (mem/s:HI (reg/v/f:SI 0 r0 [orig:134 USART_ClockInitStruct ] [134]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
        (reg:HI 3 r3 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:413 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 8 14 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_ClockInitStruct ] [134])
                (const_int 2 [0x2])) [5 USART_ClockInitStruct_1(D)->USART_CPOL+0 S2 A16])
        (reg:HI 3 r3 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:414 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 11 17 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_ClockInitStruct ] [134])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_1(D)->USART_CPHA+0 S2 A16])
        (reg:HI 3 r3 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:415 711 {*thumb2_movhi_insn}
     (nil))

(insn 17 14 23 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 USART_ClockInitStruct ] [134])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_1(D)->USART_LastBit+0 S2 A16])
        (reg:HI 3 r3 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:416 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [136])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:134 USART_ClockInitStruct ] [134])
            (nil))))

(note 23 17 24 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 24 23 25 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:417 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 25 24 20)

(note 20 25 21 NOTE_INSN_DELETED)

(note 21 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_Cmd (USART_Cmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_Cmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 12 [0xc])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:433 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7877 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR1 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7878 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7877 ] [134])
            (const_int 8192 [0x2000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7877 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7878 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7878 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 32 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7881 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR1 ] [143])
            (const_int 4294959103 [0xffffdfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7881 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7881 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7881 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7881 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7881 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7881 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7881 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_SetPrescaler (USART_SetPrescaler)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 10 (terminate_write)
Creating chain r3 (1) at insn 10
Closing chain r3 (1) at insn 12 (terminate_dead)
Creating chain r3 (2) at insn 13
Closing chain r3 (2) at insn 14 (terminate_write)
Creating chain r3 (3) at insn 14
Closing chain r3 (3) at insn 16 (terminate_write)
Creating chain r3 (4) at insn 16
Closing chain r3 (4) at insn 18 (terminate_dead)
Register r3 (1): 16 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r3 (1): 14 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 13 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 (1): 10 [GENERAL_REGS] 12 [GENERAL_REGS]
Register r3 (1): 7 [GENERAL_REGS] 10 [GENERAL_REGS]
Register r3 in insn 16; no available better choice
Register r3 in insn 14, renamed as r2
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 16.
Register r3 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
Register r3 in insn 10; no available better choice
Register r3 in insn 7, renamed as r2
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 10.



USART_SetPrescaler

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip]
;;  ref usage 	r0={1d,4u} r1={1d,1u} r2={1d} r3={6d,5u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 24{11d,13u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 23 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 23 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 7 2 NOTE_INSN_DELETED)

(insn 7 15 10 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 10 7 12 2 (set (reg:SI 3 r3 [orig:135 D.7871 ] [135])
        (and:SI (reg:SI 2 r2 [orig:141 USARTx_1(D)->GTPR ] [141])
            (const_int 65280 [0xff00]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 USARTx_1(D)->GTPR ] [141])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7871 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7871 ] [135])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 14 13 16 2 (set (reg:SI 2 r2 [orig:136 D.7872 ] [136])
        (zero_extend:SI (reg:HI 12 ip [orig:144 USARTx_1(D)->GTPR ] [144]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [orig:144 USARTx_1(D)->GTPR ] [144])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 3 r3 [orig:138 D.7874 ] [138])
        (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
            (reg:SI 2 r2 [orig:136 D.7872 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7872 ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_Prescaler ])
            (nil))))

(insn 18 16 24 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (reg:HI 3 r3 [orig:138 D.7874 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:138 D.7874 ] [138])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
            (nil))))

(note 24 18 25 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 25 24 26 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:462 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 26 25 21)

(note 21 26 22 NOTE_INSN_DELETED)

(note 22 21 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function USART_OverSampling8Cmd (USART_OverSampling8Cmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 12
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 16 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 12 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 12, renamed as r1
deferring rescan insn with uid = 12.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 43
Closing chain r3 (0) at insn 44 (terminate_write)
Creating chain r3 (1) at insn 44
Closing chain r3 (1) at insn 27 (terminate_dead)
Register r3 (1): 44 [LO_REGS] 27 [GENERAL_REGS]
Register r3 (1): 43 [LO_REGS] 44 [LO_REGS]
Register r3 in insn 44, renamed as r2
deferring rescan insn with uid = 44.
deferring rescan insn with uid = 27.
Register r3 in insn 43; no available better choice



USART_OverSampling8Cmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={6d,6u} r13={1d,4u} r14={1d,1u} r24={3d} r134={1e} 
;;    total ref usage 30{14d,15u,1e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 39 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 39 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 39 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 12 [0xc])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:480 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 11 9 12 3 NOTE_INSN_DELETED)

(insn 12 11 13 3 (set (reg:SI 1 r1 [142])
        (not:SI (ashift:SI (reg:SI 3 r3 [orig:140 USARTx_2(D)->CR1 ] [140])
                (const_int 17 [0x11])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 122 {*not_shiftsi}
     (nil))

(insn 13 12 16 3 (set (reg:SI 3 r3 [141])
        (not:SI (lshiftrt:SI (reg:SI 1 r1 [142])
                (const_int 17 [0x11])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 122 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:SI 1 r1 [142])
        (expr_list:REG_EQUAL (ior:SI (reg:SI 134 [ D.7865 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 16 13 40 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7866 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7866 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 16 34 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 40 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 19 34 20 4 37 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 22 20 23 4 NOTE_INSN_DELETED)

(note 23 22 24 4 NOTE_INSN_DELETED)

(note 24 23 43 4 NOTE_INSN_DELETED)

(insn 43 24 44 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7869 ] [137])
                (ashift:SI (reg:SI 3 r3 [orig:144 USARTx_2(D)->CR1 ] [144])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 44 43 27 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7869 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7869 ] [137])
                    (const_int 17 [0x11])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 27 44 42 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7869 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7869 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 42 27 41 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 41 42 37)

(note 37 41 38 NOTE_INSN_DELETED)

(note 38 37 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 44.
deleting insn with uid = 44.
ending the processing of deferred insns

;; Function USART_OneBitMethodCmd (USART_OneBitMethodCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_OneBitMethodCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:506 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7858 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR3 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7859 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7858 ] [134])
            (const_int 2048 [0x800]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7858 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7859 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7859 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 41 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7862 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR3 ] [143])
            (const_int 4294965247 [0xfffff7ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7862 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7862 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7862 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7862 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7862 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7862 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7862 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_SendData (USART_SendData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r1 (0) at insn 22
Closing chain r1 (0) at insn 23 (terminate_write)
Creating chain r1 (1) at insn 23
Closing chain r1 (1) at insn 11 (terminate_dead)
Register r1 (1): 23 [LO_REGS] 11 [GENERAL_REGS]
Register r1 (1): 22 [LO_REGS] 23 [LO_REGS]
Register r1 in insn 23; no available better choice
Register r1 in insn 22, renamed as r2
deferring rescan insn with uid = 22.
deferring rescan insn with uid = 23.



USART_SendData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={3d,3u} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 17{10d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 18 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 18 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 18 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(note 8 7 22 2 NOTE_INSN_DELETED)

(insn 22 8 23 2 (parallel [
            (set (reg:SI 2 r2 [orig:134 D.7855 ] [134])
                (ashift:SI (reg:SI 1 r1 [ Data ])
                    (const_int 23 [0x17])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 23 22 11 2 (parallel [
            (set (reg:SI 1 r1 [orig:134 D.7855 ] [134])
                (lshiftrt:SI (reg:SI 2 r2 [orig:134 D.7855 ] [134])
                    (const_int 23 [0x17])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.7855 ] [134])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 11 23 19 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:135 USARTx ] [135])
                (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
        (reg:HI 1 r1 [orig:134 D.7855 ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 1 r1 [orig:134 D.7855 ] [134])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:135 USARTx ] [135])
            (nil))))

(note 19 11 20 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 20 19 21 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:565 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 21 20 16)

(note 16 21 17 NOTE_INSN_DELETED)

(note 17 16 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function USART_ReceiveData (USART_ReceiveData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r0 (0) at insn 6
Closing chain r0 (0) at insn 29 (terminate_write)
Creating chain r0 (1) at insn 29
Closing chain r0 (1) at insn 30 (terminate_write)
Creating chain r0 (2) at insn 30
Cannot rename chain r0 (2) at insn 18 (mark_all_read)
Register r0 (1): 29 [LO_REGS] 30 [LO_REGS]
Register r0 (1): 6 [GENERAL_REGS] 29 [LO_REGS]
Register r0 in insn 29; no available better choice
Register r0 in insn 6, renamed as r1
deferring rescan insn with uid = 6.
deferring rescan insn with uid = 29.



USART_ReceiveData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={4d,5u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 19{11d,8u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 25 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 25 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 8 2 NOTE_INSN_DELETED)

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(note 10 9 6 2 NOTE_INSN_DELETED)

(insn 6 10 29 2 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:137 USARTx ] [137])
                    (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:579 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 29 6 30 2 (parallel [
            (set (reg/i:SI 0 r0)
                (ashift:SI (reg:SI 1 r1 [orig:138 USARTx_1(D)->DR ] [138])
                    (const_int 23 [0x17])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:138 USARTx_1(D)->DR ] [138])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 30 29 18 2 (parallel [
            (set (reg/i:SI 0 r0)
                (lshiftrt:SI (reg/i:SI 0 r0)
                    (const_int 23 [0x17])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 18 30 26 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 -1
     (nil))

(note 26 18 27 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 27 26 28 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 28 27 23)

(note 23 28 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 6.
deleting insn with uid = 6.
rescanning insn with uid = 29.
deleting insn with uid = 29.
ending the processing of deferred insns

;; Function USART_SetAddress (USART_SetAddress)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 21 (terminate_write)
Creating chain r3 (1) at insn 21
Closing chain r3 (1) at insn 30 (terminate_write)
Creating chain r3 (2) at insn 30
Closing chain r3 (2) at insn 31 (terminate_write)
Creating chain r3 (3) at insn 31
Closing chain r3 (3) at insn 12 (terminate_dead)
Creating chain r3 (4) at insn 13
Closing chain r3 (4) at insn 14 (terminate_write)
Creating chain r3 (5) at insn 14
Closing chain r3 (5) at insn 16 (terminate_write)
Creating chain r3 (6) at insn 16
Closing chain r3 (6) at insn 18 (terminate_dead)
Register r3 (1): 16 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r3 (1): 14 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 13 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 (1): 31 [LO_REGS] 12 [GENERAL_REGS]
Register r3 (1): 30 [LO_REGS] 31 [LO_REGS]
Register r3 (1): 21 [GENERAL_REGS] 30 [LO_REGS]
Register r3 (1): 7 [GENERAL_REGS] 21 [GENERAL_REGS]
Register r3 in insn 16; no available better choice
Register r3 in insn 14, renamed as r2
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 16.
Register r3 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
Register r3 in insn 31; no available better choice
Register r3 in insn 30, renamed as r2
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 31.
Register r3 in insn 21; no available better choice
Register r3 in insn 7, renamed as r2
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 21.



USART_SetAddress

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 24[cc]
;;  ref usage 	r0={1d,4u} r1={1d,1u} r2={1d} r3={8d,7u} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 30{15d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 26 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 26 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 7 2 NOTE_INSN_DELETED)

(insn 7 15 21 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 21 7 30 2 (set (reg:SI 3 r3 [orig:135 D.7848 ] [135])
        (and:SI (reg:SI 2 r2 [orig:141 USARTx_1(D)->CR2 ] [141])
            (const_int 4294967280 [0xfffffff0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:141 USARTx_1(D)->CR2 ] [141])
        (nil)))

(insn 30 21 31 2 (parallel [
            (set (reg:SI 2 r2 [orig:135 D.7848 ] [135])
                (ashift:SI (reg:SI 3 r3 [orig:135 D.7848 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 31 30 12 2 (parallel [
            (set (reg:SI 3 r3 [orig:135 D.7848 ] [135])
                (lshiftrt:SI (reg:SI 2 r2 [orig:135 D.7848 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.7848 ] [135])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 12 31 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7848 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7848 ] [135])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 14 13 16 2 (set (reg:SI 2 r2 [orig:136 D.7849 ] [136])
        (zero_extend:SI (reg:HI 12 ip [orig:144 USARTx_1(D)->CR2 ] [144]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [orig:144 USARTx_1(D)->CR2 ] [144])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 3 r3 [orig:138 D.7851 ] [138])
        (ior:SI (reg:SI 1 r1 [ USART_Address ])
            (reg:SI 2 r2 [orig:136 D.7849 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7849 ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_Address ])
            (nil))))

(insn 18 16 27 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (reg:HI 3 r3 [orig:138 D.7851 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:138 D.7851 ] [138])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
            (nil))))

(note 27 18 28 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 28 27 29 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:635 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 29 28 24)

(note 24 29 25 NOTE_INSN_DELETED)

(note 25 24 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function USART_ReceiverWakeUpCmd (USART_ReceiverWakeUpCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_ReceiverWakeUpCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 12 [0xc])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:651 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7842 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR1 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7843 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7842 ] [134])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7842 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7843 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7843 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 48 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7846 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR1 ] [143])
            (const_int 4294967293 [0xfffffffd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7846 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7846 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7846 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7846 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7846 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7846 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7846 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_WakeUpConfig (USART_WakeUpConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 21 (terminate_write)
Creating chain r3 (1) at insn 21
Closing chain r3 (1) at insn 30 (terminate_write)
Creating chain r3 (2) at insn 30
Closing chain r3 (2) at insn 31 (terminate_write)
Creating chain r3 (3) at insn 31
Closing chain r3 (3) at insn 12 (terminate_dead)
Creating chain r3 (4) at insn 13
Closing chain r3 (4) at insn 14 (terminate_write)
Creating chain r3 (5) at insn 14
Closing chain r3 (5) at insn 16 (terminate_write)
Creating chain r3 (6) at insn 16
Closing chain r3 (6) at insn 18 (terminate_dead)
Register r3 (1): 16 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r3 (1): 14 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 13 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 (1): 31 [LO_REGS] 12 [GENERAL_REGS]
Register r3 (1): 30 [LO_REGS] 31 [LO_REGS]
Register r3 (1): 21 [GENERAL_REGS] 30 [LO_REGS]
Register r3 (1): 7 [GENERAL_REGS] 21 [GENERAL_REGS]
Register r3 in insn 16; no available better choice
Register r3 in insn 14, renamed as r2
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 16.
Register r3 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
Register r3 in insn 31; no available better choice
Register r3 in insn 30, renamed as r2
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 31.
Register r3 in insn 21; no available better choice
Register r3 in insn 7, renamed as r2
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 21.



USART_WakeUpConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 24[cc]
;;  ref usage 	r0={1d,4u} r1={1d,1u} r2={1d} r3={8d,7u} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 30{15d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 26 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 26 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 7 2 NOTE_INSN_DELETED)

(insn 7 15 21 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 21 7 30 2 (set (reg:SI 3 r3 [orig:135 D.7837 ] [135])
        (and:SI (reg:SI 2 r2 [orig:140 USARTx_1(D)->CR1 ] [140])
            (const_int 4294965247 [0xfffff7ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 USARTx_1(D)->CR1 ] [140])
        (nil)))

(insn 30 21 31 2 (parallel [
            (set (reg:SI 2 r2 [orig:135 D.7837 ] [135])
                (ashift:SI (reg:SI 3 r3 [orig:135 D.7837 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 31 30 12 2 (parallel [
            (set (reg:SI 3 r3 [orig:135 D.7837 ] [135])
                (lshiftrt:SI (reg:SI 2 r2 [orig:135 D.7837 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.7837 ] [135])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 12 31 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7837 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7837 ] [135])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 14 13 16 2 (set (reg:SI 2 r2 [orig:136 D.7838 ] [136])
        (zero_extend:SI (reg:HI 12 ip [orig:143 USARTx_1(D)->CR1 ] [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [orig:143 USARTx_1(D)->CR1 ] [143])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 3 r3 [orig:137 D.7839 ] [137])
        (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
            (reg:SI 2 r2 [orig:136 D.7838 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7838 ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_WakeUp ])
            (nil))))

(insn 18 16 27 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (reg:HI 3 r3 [orig:137 D.7839 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:137 D.7839 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(note 27 18 28 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 28 27 29 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:680 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 29 28 24)

(note 24 29 25 NOTE_INSN_DELETED)

(note 25 24 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function USART_LINBreakDetectLengthConfig (USART_LINBreakDetectLengthConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 21 (terminate_write)
Creating chain r3 (1) at insn 21
Closing chain r3 (1) at insn 30 (terminate_write)
Creating chain r3 (2) at insn 30
Closing chain r3 (2) at insn 31 (terminate_write)
Creating chain r3 (3) at insn 31
Closing chain r3 (3) at insn 12 (terminate_dead)
Creating chain r3 (4) at insn 13
Closing chain r3 (4) at insn 14 (terminate_write)
Creating chain r3 (5) at insn 14
Closing chain r3 (5) at insn 16 (terminate_write)
Creating chain r3 (6) at insn 16
Closing chain r3 (6) at insn 18 (terminate_dead)
Register r3 (1): 16 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r3 (1): 14 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 13 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 (1): 31 [LO_REGS] 12 [GENERAL_REGS]
Register r3 (1): 30 [LO_REGS] 31 [LO_REGS]
Register r3 (1): 21 [GENERAL_REGS] 30 [LO_REGS]
Register r3 (1): 7 [GENERAL_REGS] 21 [GENERAL_REGS]
Register r3 in insn 16; no available better choice
Register r3 in insn 14, renamed as r2
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 16.
Register r3 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
Register r3 in insn 31; no available better choice
Register r3 in insn 30, renamed as r2
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 31.
Register r3 in insn 21; no available better choice
Register r3 in insn 7, renamed as r2
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 21.



USART_LINBreakDetectLengthConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 24[cc]
;;  ref usage 	r0={1d,4u} r1={1d,1u} r2={1d} r3={8d,7u} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 30{15d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 26 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 26 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 7 2 NOTE_INSN_DELETED)

(insn 7 15 21 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 21 7 30 2 (set (reg:SI 3 r3 [orig:135 D.7833 ] [135])
        (and:SI (reg:SI 2 r2 [orig:140 USARTx_1(D)->CR2 ] [140])
            (const_int 4294967263 [0xffffffdf]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 USARTx_1(D)->CR2 ] [140])
        (nil)))

(insn 30 21 31 2 (parallel [
            (set (reg:SI 2 r2 [orig:135 D.7833 ] [135])
                (ashift:SI (reg:SI 3 r3 [orig:135 D.7833 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 31 30 12 2 (parallel [
            (set (reg:SI 3 r3 [orig:135 D.7833 ] [135])
                (lshiftrt:SI (reg:SI 2 r2 [orig:135 D.7833 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.7833 ] [135])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 12 31 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7833 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7833 ] [135])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 14 13 16 2 (set (reg:SI 2 r2 [orig:136 D.7834 ] [136])
        (zero_extend:SI (reg:HI 12 ip [orig:143 USARTx_1(D)->CR2 ] [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [orig:143 USARTx_1(D)->CR2 ] [143])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 3 r3 [orig:137 D.7835 ] [137])
        (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (reg:SI 2 r2 [orig:136 D.7834 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7834 ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (nil))))

(insn 18 16 27 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (reg:HI 3 r3 [orig:137 D.7835 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:137 D.7835 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(note 27 18 28 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 28 27 29 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:749 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 29 28 24)

(note 24 29 25 NOTE_INSN_DELETED)

(note 25 24 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function USART_LINCmd (USART_LINCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_LINCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 16 [0x10])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:765 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7827 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR2 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7828 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7827 ] [134])
            (const_int 16384 [0x4000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7827 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 16 [0x10])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7828 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7828 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 54 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7831 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR2 ] [143])
            (const_int 4294950911 [0xffffbfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7831 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7831 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7831 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7831 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7831 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 16 [0x10])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7831 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7831 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_SendBreak (USART_SendBreak)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 6
Closing chain r3 (0) at insn 7 (terminate_write)
Creating chain r3 (1) at insn 7
Closing chain r3 (1) at insn 9 (terminate_write)
Creating chain r3 (2) at insn 9
Closing chain r3 (2) at insn 11 (terminate_dead)
Register r3 (1): 9 [GENERAL_REGS] 11 [GENERAL_REGS]
Register r3 (1): 7 [GENERAL_REGS] 9 [GENERAL_REGS]
Register r3 (1): 6 [GENERAL_REGS] 7 [GENERAL_REGS]
Register r3 in insn 9; no available better choice
Register r3 in insn 7, renamed as r1
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 9.
Register r3 in insn 6, renamed as r2
deferring rescan insn with uid = 6.
deferring rescan insn with uid = 7.



USART_SendBreak

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3]
;;  ref usage 	r0={1d,2u} r1={1d} r2={1d} r3={4d,3u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 17{9d,8u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 3 6 2 NOTE_INSN_DELETED)

(insn 6 8 7 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:136 USARTx ] [136])
                    (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 7 6 9 2 (set (reg:SI 1 r1 [orig:134 D.7823 ] [134])
        (zero_extend:SI (reg:HI 2 r2 [orig:137 USARTx_1(D)->CR1 ] [137]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 USARTx_1(D)->CR1 ] [137])
        (nil)))

(insn 9 7 11 2 (set (reg:SI 3 r3 [orig:135 D.7824 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7823 ] [134])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7823 ] [134])
        (nil)))

(insn 11 9 17 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:136 USARTx ] [136])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7824 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7824 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:136 USARTx ] [136])
            (nil))))

(note 17 11 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 17 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:790 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 6.
deleting insn with uid = 6.
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 9.
deleting insn with uid = 9.
ending the processing of deferred insns

;; Function USART_HalfDuplexCmd (USART_HalfDuplexCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_HalfDuplexCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:842 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7818 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR3 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7819 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7818 ] [134])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7818 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7819 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7819 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 59 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7822 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR3 ] [143])
            (const_int 4294967287 [0xfffffff7]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7822 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7822 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7822 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7822 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7822 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7822 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7822 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_SetGuardTime (USART_SetGuardTime)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 10 (terminate_write)
Creating chain r3 (1) at insn 10
Closing chain r3 (1) at insn 12 (terminate_dead)
Creating chain r3 (2) at insn 13
Closing chain r3 (2) at insn 14 (terminate_write)
Creating chain r3 (3) at insn 14
Closing chain r3 (3) at insn 18 (terminate_write)
Creating chain r3 (4) at insn 18
Closing chain r3 (4) at insn 20 (terminate_dead)
Register r3 (1): 18 [GENERAL_REGS] 20 [GENERAL_REGS]
Register r3 (1): 14 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r3 (1): 13 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 (1): 10 [GENERAL_REGS] 12 [GENERAL_REGS]
Register r3 (1): 7 [GENERAL_REGS] 10 [GENERAL_REGS]
Register r3 in insn 18; no available better choice
Register r3 in insn 14, renamed as r2
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 18.
Register r3 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
Register r3 in insn 10; no available better choice
Register r3 in insn 7, renamed as r2
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 10.



USART_SetGuardTime

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip]
;;  ref usage 	r0={1d,4u} r1={1d,1u} r2={1d} r3={6d,5u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 24{11d,13u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 25 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 25 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 17 2 NOTE_INSN_DELETED)

(note 17 15 7 2 NOTE_INSN_DELETED)

(insn 7 17 10 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:140 USARTx ] [140])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 10 7 12 2 (set (reg:SI 3 r3 [orig:135 D.7811 ] [135])
        (zero_extend:SI (reg:QI 2 r2 [orig:142 USARTx_1(D)->GTPR ] [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 2 r2 [orig:142 USARTx_1(D)->GTPR ] [142])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:140 USARTx ] [140])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7811 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7811 ] [135])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:140 USARTx ] [140])
                    (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 14 13 18 2 (set (reg:SI 2 r2 [orig:136 D.7812 ] [136])
        (zero_extend:SI (reg:HI 12 ip [orig:145 USARTx_1(D)->GTPR ] [145]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [orig:145 USARTx_1(D)->GTPR ] [145])
        (nil)))

(insn 18 14 20 2 (set (reg:SI 3 r3 [orig:139 D.7815 ] [139])
        (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
                (const_int 8 [0x8]))
            (reg:SI 2 r2 [orig:136 D.7812 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7812 ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_GuardTime ])
            (nil))))

(insn 20 18 26 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:140 USARTx ] [140])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (reg:HI 3 r3 [orig:139 D.7815 ] [139])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:139 D.7815 ] [139])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:140 USARTx ] [140])
            (nil))))

(note 26 20 27 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 27 26 28 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:929 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 28 27 23)

(note 23 28 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 18.
deleting insn with uid = 18.
ending the processing of deferred insns

;; Function USART_SmartCardCmd (USART_SmartCardCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_SmartCardCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:944 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7805 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR3 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7806 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7805 ] [134])
            (const_int 32 [0x20]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7805 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7806 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7806 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 64 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7809 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR3 ] [143])
            (const_int 4294967263 [0xffffffdf]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7809 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7809 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7809 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7809 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7809 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7809 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7809 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_SmartCardNACKCmd (USART_SmartCardNACKCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_SmartCardNACKCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:969 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7798 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR3 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7799 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7798 ] [134])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7798 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7799 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7799 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 68 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7802 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR3 ] [143])
            (const_int 4294967279 [0xffffffef]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7802 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7802 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7802 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7802 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7802 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7802 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7802 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_IrDAConfig (USART_IrDAConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 21 (terminate_write)
Creating chain r3 (1) at insn 21
Closing chain r3 (1) at insn 30 (terminate_write)
Creating chain r3 (2) at insn 30
Closing chain r3 (2) at insn 31 (terminate_write)
Creating chain r3 (3) at insn 31
Closing chain r3 (3) at insn 12 (terminate_dead)
Creating chain r3 (4) at insn 13
Closing chain r3 (4) at insn 14 (terminate_write)
Creating chain r3 (5) at insn 14
Closing chain r3 (5) at insn 16 (terminate_write)
Creating chain r3 (6) at insn 16
Closing chain r3 (6) at insn 18 (terminate_dead)
Register r3 (1): 16 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r3 (1): 14 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r3 (1): 13 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 (1): 31 [LO_REGS] 12 [GENERAL_REGS]
Register r3 (1): 30 [LO_REGS] 31 [LO_REGS]
Register r3 (1): 21 [GENERAL_REGS] 30 [LO_REGS]
Register r3 (1): 7 [GENERAL_REGS] 21 [GENERAL_REGS]
Register r3 in insn 16; no available better choice
Register r3 in insn 14, renamed as r2
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 16.
Register r3 in insn 13, renamed as ip
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 14.
Register r3 in insn 31; no available better choice
Register r3 in insn 30, renamed as r2
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 31.
Register r3 in insn 21; no available better choice
Register r3 in insn 7, renamed as r2
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 21.



USART_IrDAConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 24[cc]
;;  ref usage 	r0={1d,4u} r1={1d,1u} r2={1d} r3={8d,7u} r13={1d,2u} r14={1d,1u} r24={2d} 
;;    total ref usage 30{15d,15u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 26 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 26 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 26 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 7 2 NOTE_INSN_DELETED)

(insn 7 15 21 2 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 21 7 30 2 (set (reg:SI 3 r3 [orig:135 D.7793 ] [135])
        (and:SI (reg:SI 2 r2 [orig:140 USARTx_1(D)->CR3 ] [140])
            (const_int 4294967291 [0xfffffffb]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 USARTx_1(D)->CR3 ] [140])
        (nil)))

(insn 30 21 31 2 (parallel [
            (set (reg:SI 2 r2 [orig:135 D.7793 ] [135])
                (ashift:SI (reg:SI 3 r3 [orig:135 D.7793 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 31 30 12 2 (parallel [
            (set (reg:SI 3 r3 [orig:135 D.7793 ] [135])
                (lshiftrt:SI (reg:SI 2 r2 [orig:135 D.7793 ] [135])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.7793 ] [135])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 12 31 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7793 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7793 ] [135])
        (nil)))

(insn 13 12 14 2 (set (reg:SI 12 ip)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 14 13 16 2 (set (reg:SI 2 r2 [orig:136 D.7794 ] [136])
        (zero_extend:SI (reg:HI 12 ip [orig:143 USARTx_1(D)->CR3 ] [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 12 ip [orig:143 USARTx_1(D)->CR3 ] [143])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 3 r3 [orig:137 D.7795 ] [137])
        (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
            (reg:SI 2 r2 [orig:136 D.7794 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:136 D.7794 ] [136])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IrDAMode ])
            (nil))))

(insn 18 16 27 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
        (reg:HI 3 r3 [orig:137 D.7795 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:137 D.7795 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(note 27 18 28 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 28 27 29 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1043 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 29 28 24)

(note 24 29 25 NOTE_INSN_DELETED)

(note 25 24 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function USART_IrDACmd (USART_IrDACmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 10

Basic block 3:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 13 (terminate_write)
Creating chain r3 (1) at insn 13
Closing chain r3 (1) at insn 15 (terminate_dead)
Register r3 (1): 13 [GENERAL_REGS] 15 [GENERAL_REGS]
Register r3 (1): 11 [GENERAL_REGS] 13 [GENERAL_REGS]
Register r3 in insn 13; no available better choice
Register r3 in insn 11, renamed as r1
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 13.

Basic block 4:
Creating chain r3 (0) at insn 32
Closing chain r3 (0) at insn 41 (terminate_write)
Creating chain r3 (1) at insn 41
Closing chain r3 (1) at insn 42 (terminate_write)
Creating chain r3 (2) at insn 42
Closing chain r3 (2) at insn 25 (terminate_dead)
Register r3 (1): 42 [LO_REGS] 25 [GENERAL_REGS]
Register r3 (1): 41 [LO_REGS] 42 [LO_REGS]
Register r3 (1): 32 [GENERAL_REGS] 41 [LO_REGS]
Register r3 in insn 42, renamed as r2
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 25.
Register r3 in insn 41; no available better choice
Register r3 in insn 32, renamed as r1
deferring rescan insn with uid = 32.
deferring rescan insn with uid = 41.



USART_IrDACmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={1d,1u} r2={1d} r3={7d,7u} r13={1d,4u} r14={1d,1u} r24={3d} 
;;    total ref usage 31{15d,16u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 37 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 10 2 NOTE_INSN_DELETED)

(insn 10 7 8 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                    (const_int 20 [0x14])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 8 10 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1059 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 11 3 NOTE_INSN_DELETED)

(insn 11 12 13 3 (set (reg:SI 1 r1 [orig:134 D.7787 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 USARTx_2(D)->CR3 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 13 11 15 3 (set (reg:SI 3 r3 [orig:135 D.7788 ] [135])
        (ior:SI (reg:SI 1 r1 [orig:134 D.7787 ] [134])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.7787 ] [134])
        (nil)))

(insn 15 13 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 3 r3 [orig:135 D.7788 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:135 D.7788 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 38 15 31 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 31 38 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 73 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 32 4 NOTE_INSN_DELETED)

(insn 32 22 41 4 (set (reg:SI 1 r1 [orig:137 D.7791 ] [137])
        (and:SI (reg:SI 3 r3 [orig:143 USARTx_2(D)->CR3 ] [143])
            (const_int 4294967293 [0xfffffffd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 69 {*arm_andsi3_insn}
     (nil))

(insn 41 32 42 4 (parallel [
            (set (reg:SI 3 r3 [orig:137 D.7791 ] [137])
                (ashift:SI (reg:SI 1 r1 [orig:137 D.7791 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:137 D.7791 ] [137])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 42 41 25 4 (parallel [
            (set (reg:SI 2 r2 [orig:137 D.7791 ] [137])
                (lshiftrt:SI (reg:SI 3 r3 [orig:137 D.7791 ] [137])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 25 42 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 2 r2 [orig:137 D.7791 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:137 D.7791 ] [137])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
            (nil))))

(jump_insn 40 25 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
ending the processing of deferred insns

;; Function USART_DMACmd (USART_DMACmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 11
Closing chain r3 (0) at insn 12 (terminate_write)
Creating chain r3 (1) at insn 12
Register r3 (1): 11 [GENERAL_REGS] 12 [GENERAL_REGS]
Register r3 in insn 11; no available better choice

Basic block 3:
Creating chain r1 (0) at insn 14
Closing chain r1 (0) at insn 16 (terminate_dead)
Register r1 (1): 14 [GENERAL_REGS] 16 [GENERAL_REGS]
Register r1 in insn 14; no available better choice

Basic block 4:
Creating chain r1 (0) at insn 26
Closing chain r1 (0) at insn 28 (terminate_dead)
Register r1 (1): 26 [GENERAL_REGS] 28 [GENERAL_REGS]
Register r1 in insn 26, renamed as r2
deferring rescan insn with uid = 26.
deferring rescan insn with uid = 28.



USART_DMACmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,3u} r1={3d,4u} r2={1d,1u} r3={3d,3u} r13={1d,4u} r14={1d,1u} r24={1d} 
;;    total ref usage 27{11d,16u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 37 6 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 37 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 11 2 NOTE_INSN_DELETED)

(insn 11 8 12 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                    (const_int 20 [0x14])) [5 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 12 11 9 2 (set (reg:SI 3 r3 [orig:134 D.7779 ] [134])
        (zero_extend:SI (reg:HI 3 r3 [orig:142 USARTx_2(D)->CR3 ] [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(jump_insn 9 12 10 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1106 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 13 10 14 3 NOTE_INSN_DELETED)

(insn 14 13 16 3 (set (reg:SI 1 r1 [orig:135 D.7780 ] [135])
        (ior:SI (reg/v:SI 1 r1 [orig:140 USART_DMAReq ] [140])
            (reg:SI 3 r3 [orig:134 D.7779 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 D.7779 ] [134])
        (nil)))

(insn 16 14 38 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 1 r1 [orig:135 D.7780 ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 1 r1 [orig:135 D.7780 ] [135])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
            (nil))))

(jump_insn 38 16 34 3 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 34 38 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 34 20 4 77 "" [1 uses])

(note 20 19 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 23 20 25 4 NOTE_INSN_DELETED)

(note 25 23 26 4 NOTE_INSN_DELETED)

(insn 26 25 28 4 (set (reg:SI 2 r2 [orig:138 D.7784 ] [138])
        (and:SI (not:SI (reg/v:SI 1 r1 [orig:140 USART_DMAReq ] [140]))
            (reg:SI 3 r3 [orig:136 D.7782 ] [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:136 D.7782 ] [136])
        (nil)))

(insn 28 26 40 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
                (const_int 20 [0x14])) [5 S2 A16])
        (reg:HI 2 r2 [orig:138 D.7784 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 2 r2 [orig:138 D.7784 ] [138])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
            (nil))))

(jump_insn 40 28 39 4 (return) 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 4 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 39 40 35)

(note 35 39 36 NOTE_INSN_DELETED)

(note 36 35 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 28.
deleting insn with uid = 28.
ending the processing of deferred insns

;; Function USART_ITConfig (USART_ITConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 12
Creating chain r1 (1) at insn 11
Creating chain r4 (2) at insn 71
Closing chain r3 (0) at insn 14 (terminate_write)
Creating chain r3 (3) at insn 14
Register r3 (1): 12 [GENERAL_REGS] 14 [GENERAL_REGS]
Register r3 in insn 12; no available better choice

Basic block 3:

Basic block 4:

Basic block 5:

Basic block 6:

Basic block 7:

Basic block 8:
Creating chain r2 (0) at insn 38
Closing chain r2 (0) at insn 39 (terminate_dead)
Creating chain r3 (1) at insn 39
Closing chain r3 (1) at insn 40 (terminate_dead)
Register r3 (1): 39 [GENERAL_REGS] 40 [LO_REGS]
Register r2 (1): 38 [LO_REGS] 39 [GENERAL_REGS]
Register r3 in insn 39, renamed as r1
deferring rescan insn with uid = 39.
deferring rescan insn with uid = 40.
Register r2 in insn 38; no available better choice

Basic block 9:
Creating chain r2 (0) at insn 46
Closing chain r2 (0) at insn 48 (terminate_dead)
Creating chain r3 (1) at insn 48
Closing chain r3 (1) at insn 49 (terminate_dead)
Register r3 (1): 48 [GENERAL_REGS] 49 [LO_REGS]
Register r2 (1): 46 [LO_REGS] 48 [GENERAL_REGS]
Register r3 in insn 48; no available better choice
Register r2 in insn 46, renamed as r1
deferring rescan insn with uid = 46.
deferring rescan insn with uid = 48.

Basic block 10:



USART_ITConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 13[sp] 24[cc]
;;  ref usage 	r0={4d,7u} r1={2d,4u} r2={3d,3u} r3={5d,5u,1e} r4={2d,4u} r13={2d,12u} r14={1d,1u} r24={7d,2u} 
;;    total ref usage 65{26d,38u,1e} in 23{23 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 63 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 63 6 64 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [2 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [2 S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))

(note 64 63 5 2 NOTE_INSN_PROLOGUE_END)

(note 5 64 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 2 NOTE_INSN_DELETED)

(note 10 9 12 2 NOTE_INSN_DELETED)

(insn 12 10 11 2 (set (reg:SI 3 r3 [155])
        (and:SI (reg/v:SI 1 r1 [orig:151 USART_IT ] [151])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1252 69 {*arm_andsi3_insn}
     (nil))

(insn 11 12 71 2 (set (reg/v:SI 1 r1 [orig:138 usartreg ] [138])
        (zero_extract:SI (reg/v:SI 1 r1 [orig:151 USART_IT ] [151])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1249 131 {extzv_t2}
     (nil))

(insn 71 11 14 2 (parallel [
            (set (reg:SI 4 r4 [156])
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1253 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 14 71 15 2 (set (reg/v:SI 3 r3 [orig:142 itmask ] [142])
        (ashift:SI (reg:SI 4 r4 [156])
            (reg:SI 3 r3 [155]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1253 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 3 r3 [155]))
        (nil)))

(insn 15 14 16 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:138 usartreg ] [138])
            (reg:SI 4 r4))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1255 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1255 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 21)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]

;; Pred edge  2 [28.0%]  (fallthru)
(note 17 16 70 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 70 17 54 3 (parallel [
            (set (reg/v:SI 0 r0 [orig:134 usartxbase ] [134])
                (plus:SI (reg/v/f:SI 0 r0 [orig:150 USARTx ] [150])
                    (const_int 12 [0xc])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1257 741 {*thumb2_addsi_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(jump_insn 54 70 55 3 (set (pc)
        (label_ref 32)) 230 {*arm_jump}
     (nil)
 -> 32)
;; End of basic block 3 -> ( 7)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%] 

(barrier 55 54 21)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 21 55 22 4 81 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:138 usartreg ] [138])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1259 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:138 usartreg ] [138])
        (nil)))

(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1259 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 29)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]

;; Pred edge  4 [28.0%]  (fallthru)
(note 25 24 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 69 25 56 5 (parallel [
            (set (reg/v:SI 0 r0 [orig:134 usartxbase ] [134])
                (plus:SI (reg/v/f:SI 0 r0 [orig:150 USARTx ] [150])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1261 741 {*thumb2_addsi_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(jump_insn 56 69 57 5 (set (pc)
        (label_ref 32)) 230 {*arm_jump}
     (nil)
 -> 32)
;; End of basic block 5 -> ( 7)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%] 

(barrier 57 56 29)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	 24 [cc]

;; Pred edge  4 [72.0%] 
(code_label 29 57 30 6 83 "" [1 uses])

(note 30 29 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 68 30 32 6 (parallel [
            (set (reg/v:SI 0 r0 [orig:134 usartxbase ] [134])
                (plus:SI (reg/v/f:SI 0 r0 [orig:150 USARTx ] [150])
                    (const_int 20 [0x14])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1265 741 {*thumb2_addsi_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 3 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
;; Pred edge  5 [100.0%] 
(code_label 32 68 33 7 82 "" [2 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 34 33 35 7 NOTE_INSN_DELETED)

(jump_insn 35 34 36 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 2 r2 [orig:152 NewState ] [152])
                        (const_int 0 [0]))
                    (label_ref 43)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1267 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:152 NewState ] [152])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 43)
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  7 [39.0%]  (fallthru)
(note 36 35 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 8 (set (reg:SI 2 r2 [orig:144 D.7771 ] [144])
        (mem/v:SI (reg/v:SI 0 r0 [orig:134 usartxbase ] [134]) [4 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 709 {*thumb2_movsi_insn}
     (nil))

(insn 39 38 40 8 (set (reg:SI 1 r1 [orig:145 D.7772 ] [145])
        (ior:SI (reg:SI 2 r2 [orig:144 D.7771 ] [144])
            (reg/v:SI 3 r3 [orig:142 itmask ] [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:144 D.7771 ] [144])
        (nil)))

(insn 40 39 58 8 (set (mem/v:SI (reg/v:SI 0 r0 [orig:134 usartxbase ] [134]) [4 S4 A32])
        (reg:SI 1 r1 [orig:145 D.7772 ] [145])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:145 D.7772 ] [145])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 usartxbase ] [134])
            (nil))))

(jump_insn 58 40 59 8 (set (pc)
        (label_ref 52)) 230 {*arm_jump}
     (nil)
 -> 52)
;; End of basic block 8 -> ( 10)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%] 

(barrier 59 58 43)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  7 [61.0%] 
(code_label 43 59 44 9 84 "" [1 uses])

(note 44 43 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 47 44 46 9 NOTE_INSN_DELETED)

(insn 46 47 48 9 (set (reg:SI 1 r1 [orig:147 D.7774 ] [147])
        (mem/v:SI (reg/v:SI 0 r0 [orig:134 usartxbase ] [134]) [4 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 709 {*thumb2_movsi_insn}
     (nil))

(insn 48 46 49 9 (set (reg:SI 3 r3 [orig:149 D.7776 ] [149])
        (and:SI (not:SI (reg/v:SI 3 r3 [orig:142 itmask ] [142]))
            (reg:SI 1 r1 [orig:147 D.7774 ] [147]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:147 D.7774 ] [147])
        (nil)))

(insn 49 48 52 9 (set (mem/v:SI (reg/v:SI 0 r0 [orig:134 usartxbase ] [134]) [4 S4 A32])
        (reg:SI 3 r3 [orig:149 D.7776 ] [149])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:149 D.7776 ] [149])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 usartxbase ] [134])
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 52 49 53 10 80 "" [1 uses])

(note 53 52 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 65 53 66 10 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 66 65 67 10 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1275 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 10 -> ( 1)
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 67 66 60)

(note 60 67 62 NOTE_INSN_DELETED)

(note 62 60 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 39.
deleting insn with uid = 39.
rescanning insn with uid = 40.
deleting insn with uid = 40.
rescanning insn with uid = 46.
deleting insn with uid = 46.
rescanning insn with uid = 48.
deleting insn with uid = 48.
ending the processing of deferred insns

;; Function USART_GetFlagStatus (USART_GetFlagStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r3 (0) at insn 7
Closing chain r3 (0) at insn 11 (terminate_dead)
Creating chain r0 (1) at insn 19
Cannot rename chain r0 (1) at insn 22 (mark_all_read)
Register r3 (1): 7 [GENERAL_REGS] 11 [GENERAL_REGS]
Register r3 in insn 7; no available better choice



USART_GetFlagStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r24={1d,1u} 
;;    total ref usage 18{9d,9u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 27 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 27 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 27 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(note 10 9 12 2 NOTE_INSN_DELETED)

(note 12 10 13 2 NOTE_INSN_DELETED)

(note 13 12 14 2 NOTE_INSN_DELETED)

(note 14 13 7 2 NOTE_INSN_DELETED)

(insn 7 14 11 2 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138]) [5 USARTx_3(D)->SR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1308 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:138 USARTx ] [138])
        (nil)))

(insn 11 7 19 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                        (reg:SI 3 r3 [orig:140 USARTx_3(D)->SR ] [140]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1310 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:140 USARTx_3(D)->SR ] [140])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_FLAG ])
            (nil))))

(insn 19 11 22 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 22 19 28 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 -1
     (nil))

(note 28 22 29 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 29 28 30 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 30 29 25)

(note 25 30 26 NOTE_INSN_DELETED)

(note 26 25 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ClearFlag (USART_ClearFlag)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r1 (0) at insn 20
Closing chain r1 (0) at insn 10 (terminate_dead)
Register r1 (1): 20 [LO_REGS] 10 [GENERAL_REGS]
Register r1 in insn 20; no available better choice



USART_ClearFlag

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={2d,2u} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r24={1d} 
;;    total ref usage 14{8d,6u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 16 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 16 4 2 NOTE_INSN_DELETED)

(note 4 3 20 2 NOTE_INSN_FUNCTION_BEG)

(insn 20 4 10 2 (parallel [
            (set (reg:SI 1 r1 [137])
                (not:SI (reg:SI 1 r1 [ USART_FLAG ])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 750 {*thumb2_one_cmplsi2_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 10 20 17 2 (set (mem/s/v:HI (reg/v/f:SI 0 r0 [orig:135 USARTx ] [135]) [5 USARTx_5(D)->SR+0 S2 A16])
        (reg:HI 1 r1 [orig:134 D.7746 ] [134])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 1 r1 [orig:134 D.7746 ] [134])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:135 USARTx ] [135])
            (nil))))

(note 17 10 18 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 18 17 19 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1357 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 19 18 14)

(note 14 19 15 NOTE_INSN_DELETED)

(note 15 14 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_GetITStatus (USART_GetITStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r2 (0) at insn 10
Creating chain r3 (1) at insn 9
Creating chain r4 (2) at insn 77
Closing chain r4 (2) at insn 12 (terminate_write)
Creating chain r4 (3) at insn 12
Register r4 (1): 77 [LO_REGS] 12 [GENERAL_REGS]
Register r4 in insn 77; no available better choice

Basic block 3:
Creating chain r2 (0) at insn 16
Closing chain r2 (0) at insn 17 (terminate_write)
Creating chain r2 (1) at insn 17
Closing chain r2 (1) at insn 18 (terminate_write)
Creating chain r2 (2) at insn 18
Register r2 (1): 17 [GENERAL_REGS] 18 [GENERAL_REGS]
Register r2 (1): 16 [GENERAL_REGS] 17 [GENERAL_REGS]
Register r2 in insn 17; no available better choice
Register r2 in insn 16, renamed as r3
deferring rescan insn with uid = 16.
deferring rescan insn with uid = 17.

Basic block 4:
Creating chain r2 (0) at insn 34
Closing chain r2 (0) at insn 35 (terminate_write)
Creating chain r2 (1) at insn 35
Register r2 (1): 34 [GENERAL_REGS] 35 [GENERAL_REGS]
Register r2 in insn 34, renamed as ip
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 35.

Basic block 7:
Creating chain r3 (0) at insn 42
Creating chain r1 (1) at insn 75
Creating chain r4 (2) at insn 76
Closing chain r1 (1) at insn 41 (terminate_write)
Creating chain r1 (3) at insn 41
Closing chain r3 (0) at insn 43 (terminate_write)
Creating chain r3 (4) at insn 43
Closing chain r3 (4) at insn 48 (terminate_dead)
Closing chain r1 (3) at insn 48 (terminate_dead)
Creating chain r3 (5) at insn 49
Closing chain r3 (5) at insn 57 (terminate_dead)
Creating chain r0 (6) at insn 57
Cannot rename chain r0 (6) at insn 60 (mark_all_read)
Register r3 (1): 49 [GENERAL_REGS] 57 [GENERAL_REGS]
Register r1 (1): 41 [GENERAL_REGS] 48 [GENERAL_REGS]
Register r3 (1): 43 [GENERAL_REGS] 48 [GENERAL_REGS]
Register r3 (1): 42 [GENERAL_REGS] 43 [GENERAL_REGS]
Register r1 (1): 75 [LO_REGS] 41 [GENERAL_REGS]
Register r3 in insn 49, renamed as r0
deferring rescan insn with uid = 49.
deferring rescan insn with uid = 57.
Register r1 in insn 41; no available better choice
Register r3 in insn 43; no available better choice
Register r3 in insn 42, renamed as r0
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 43.
Register r1 in insn 75; no available better choice



USART_GetITStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 12[ip] 13[sp] 24[cc]
;;  ref usage 	r0={2d,6u} r1={3d,5u,1e} r2={9d,8u,1e} r3={5d,5u} r4={4d,6u} r13={2d,7u} r14={1d,1u} r24={7d,4u} 
;;    total ref usage 77{33d,42u,2e} in 26{26 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 13 [sp] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 70 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 70 5 71 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [2 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1379 319 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [2 S4 A32])
                        (reg:SI 4 r4))
                ])
            (nil))))

(note 71 70 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 71 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(note 8 7 10 2 NOTE_INSN_DELETED)

(insn 10 8 9 2 (set (reg:SI 2 r2 [orig:140 itmask.0 ] [140])
        (and:SI (reg/v:SI 1 r1 [orig:161 USART_IT ] [161])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1395 69 {*arm_andsi3_insn}
     (nil))

(insn 9 10 77 2 (set (reg/v:SI 3 r3 [orig:137 usartreg ] [137])
        (zero_extract:SI (reg/v:SI 1 r1 [orig:161 USART_IT ] [161])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1393 131 {extzv_t2}
     (nil))

(insn 77 9 12 2 (parallel [
            (set (reg:SI 4 r4 [164])
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1396 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 12 77 13 2 (set (reg/v:SI 4 r4 [orig:141 itmask ] [141])
        (ashift:SI (reg:SI 4 r4 [164])
            (reg:SI 2 r2 [orig:140 itmask.0 ] [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1396 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 2 r2 [orig:140 itmask.0 ] [140]))
        (nil)))

(insn 13 12 14 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:137 usartreg ] [137])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1398 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1398 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 21)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:160 USARTx ] [160])
                    (const_int 12 [0xc])) [5 USARTx_15(D)->CR1+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 17 16 18 3 (set (reg:SI 2 r2 [orig:142 D.7720 ] [142])
        (zero_extend:SI (reg:HI 3 r3 [orig:165 USARTx_15(D)->CR1 ] [165]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 3 r3 [orig:165 USARTx_15(D)->CR1 ] [165])
        (nil)))

(insn 18 17 63 3 (set (reg/v:SI 2 r2 [orig:134 itmask ] [134])
        (and:SI (reg/v:SI 4 r4 [orig:141 itmask ] [141])
            (reg:SI 2 r2 [orig:142 D.7720 ] [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:141 itmask ] [141])
        (nil)))

(jump_insn 63 18 64 3 (set (pc)
        (label_ref 36)) 230 {*arm_jump}
     (nil)
 -> 36)
;; End of basic block 3 -> ( 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%] 

(barrier 64 63 21)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 21 64 22 4 92 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 26 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:137 usartreg ] [137])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1402 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 usartreg ] [137])
        (nil)))

(insn 26 23 33 4 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 2 r2)
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:160 USARTx ] [160])
                        (const_int 16 [0x10])) [5 USARTx_15(D)->CR2+0 S2 A16])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 3154 {*p *thumb2_zero_extendhisi2_v6}
     (nil))

(insn 33 26 34 4 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0]))
        (set (reg:SI 2 r2)
            (zero_extend:SI (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:160 USARTx ] [160])
                        (const_int 20 [0x14])) [5 USARTx_15(D)->CR3+0 S2 A16])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 3154 {*p *thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 34 33 35 4 (set (reg:SI 12 ip [orig:146 D.7728 ] [146])
        (zero_extend:SI (reg:HI 2 r2 [orig:167 USARTx_15(D)->CR3 ] [167]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 35 34 36 4 (set (reg/v:SI 2 r2 [orig:134 itmask ] [134])
        (and:SI (reg/v:SI 4 r4 [orig:141 itmask ] [141])
            (reg:SI 12 ip [orig:146 D.7728 ] [146]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 12 ip [orig:146 D.7728 ] [146])
        (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:141 itmask ] [141])
            (nil))))
;; End of basic block 4 -> ( 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 36 35 37 7 93 "" [1 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 38 37 44 7 NOTE_INSN_DELETED)

(note 44 38 45 7 NOTE_INSN_DELETED)

(note 45 44 47 7 NOTE_INSN_DELETED)

(note 47 45 51 7 NOTE_INSN_DELETED)

(note 51 47 52 7 NOTE_INSN_DELETED)

(note 52 51 42 7 NOTE_INSN_DELETED)

(insn 42 52 75 7 (set (reg:SI 0 r0)
        (zero_extend:SI (mem/s/v:HI (reg/v/f:SI 0 r0 [orig:160 USARTx ] [160]) [5 USARTx_15(D)->SR+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1413 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:160 USARTx ] [160])
        (nil)))

(insn 75 42 76 7 (parallel [
            (set (reg:SI 1 r1 [orig:150 bitpos.1 ] [150])
                (lshiftrt:SI (reg/v:SI 1 r1 [orig:161 USART_IT ] [161])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1411 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 76 75 41 7 (parallel [
            (set (reg:SI 4 r4 [169])
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1412 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 41 76 43 7 (set (reg/v:SI 1 r1 [orig:151 bitpos ] [151])
        (ashift:SI (reg:SI 4 r4 [169])
            (reg:SI 1 r1 [orig:150 bitpos.1 ] [150]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1412 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 1 r1 [orig:150 bitpos.1 ] [150]))
        (nil)))

(insn 43 41 48 7 (set (reg:SI 3 r3 [orig:152 D.7732 ] [152])
        (zero_extend:SI (reg:HI 0 r0 [orig:170 USARTx_15(D)->SR ] [170]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1413 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 0 r0 [orig:170 USARTx_15(D)->SR ] [170])
        (nil)))

(insn 48 43 49 7 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 1 r1 [orig:151 bitpos ] [151])
                        (reg:SI 3 r3 [orig:152 D.7732 ] [152]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1414 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:152 D.7732 ] [152])
        (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:151 bitpos ] [151])
            (nil))))

(insn 49 48 57 7 (set (reg:SI 0 r0 [176])
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1414 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 57 49 60 7 (parallel [
            (set (reg/i:SI 0 r0)
                (and:SI (ne:SI (reg/v:SI 2 r2 [orig:134 itmask ] [134])
                        (const_int 0 [0]))
                    (reg:SI 0 r0 [176])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 724 {*thumb2_cond_arith}
     (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 itmask ] [134])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 60 57 72 7 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 -1
     (nil))

(note 72 60 73 7 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 73 72 74 7 (unspec_volatile [
            (return)
        ] 1) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 315 {*epilogue_insns}
     (nil)
 -> return)
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 74 73 67)

(note 67 74 69 NOTE_INSN_DELETED)

(note 69 67 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 49.
deleting insn with uid = 49.
rescanning insn with uid = 57.
deleting insn with uid = 57.
ending the processing of deferred insns

;; Function USART_ClearITPendingBit (USART_ClearITPendingBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Basic block 2:
Creating chain r1 (0) at insn 25
Creating chain r3 (1) at insn 26
Closing chain r3 (1) at insn 10 (terminate_dead)
Closing chain r1 (0) at insn 10 (terminate_write)
Creating chain r1 (2) at insn 10
Closing chain r1 (2) at insn 27 (terminate_write)
Creating chain r1 (3) at insn 27
Closing chain r1 (3) at insn 15 (terminate_dead)
Register r1 (1): 27 [LO_REGS] 15 [GENERAL_REGS]
Register r1 (1): 10 [GENERAL_REGS] 27 [LO_REGS]
Register r1 (1): 25 [LO_REGS] 10 [GENERAL_REGS]
Register r3 (1): 26 [LO_REGS] 10 [GENERAL_REGS]
Register r1 in insn 27; no available better choice
Register r1 in insn 10, renamed as r2
deferring rescan insn with uid = 10.
deferring rescan insn with uid = 27.
Register r1 in insn 25; no available better choice
Register r3 in insn 26; no available better choice



USART_ClearITPendingBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,1u} r1={4d,4u,1e} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r24={3d} 
;;    total ref usage 23{13d,9u,1e} in 6{6 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 21 5 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 21 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 25 2 NOTE_INSN_DELETED)

(insn 25 7 26 2 (parallel [
            (set (reg:SI 1 r1 [142])
                (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 737 {*thumb2_shiftsi3_short}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 26 25 10 2 (parallel [
            (set (reg:SI 3 r3 [144])
                (const_int 1 [0x1]))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 740 {*thumb2_movsi_shortim}
     (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 10 26 27 2 (set (reg:SI 2 r2 [143])
        (ashift:SI (reg:SI 3 r3 [144])
            (reg:SI 1 r1 [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [144])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 1 r1 [142]))
            (nil))))

(insn 27 10 15 2 (parallel [
            (set (reg:SI 1 r1 [146])
                (not:SI (reg:SI 2 r2 [143])))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 750 {*thumb2_one_cmplsi2_short}
     (expr_list:REG_DEAD (reg:SI 2 r2 [143])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 15 27 22 2 (set (mem/s/v:HI (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139]) [5 USARTx_9(D)->SR+0 S2 A16])
        (reg:HI 1 r1 [orig:138 D.7711 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:HI 1 r1 [orig:138 D.7711 ] [138])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:139 USARTx ] [139])
            (nil))))

(note 22 15 23 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 23 22 24 2 (return) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1468 733 {*thumb2_return}
     (nil)
 -> return)
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 24 23 19)

(note 19 24 20 NOTE_INSN_DELETED)

(note 20 19 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 27.
deleting insn with uid = 27.
ending the processing of deferred insns
