module alu
(
 input[7:0] busA,
 input[7:0] busB,
 input[3:0] op,
 output [7:0] out
 );

 reg[7:0] q;
 
always @(busA, busB, op)
begin
	case (op)
		4'b0000: assign out = busA + busB;
		4'b0001: assign out = busA + busB;
		4'b'0010: assign out = busA - busB;
end

 
endmodule