m255
K3
13
cModel Technology
Z0 dC:\Users\Michael\Documents\GitHub\374Computer\Phase1\simulation\modelsim
Ealu
Z1 w1488168488
Z2 DPx3 lpm 14 lpm_components 0 22 aHRA3clF>2DcWDhgFTAbM3
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z6 dC:\Users\Michael\Documents\GitHub\374Computer\Phase1\simulation\modelsim
Z7 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd
Z8 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd
l0
L8
VDd[3=@l4NOjhiU^[5QKDG0
Z9 OV;C;10.1d;51
31
Z10 !s108 1488211303.138000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd|
Z12 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/alu.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 BO?7^YS8Y3PNJCiRYZ]AM1
!i10b 1
Abehavioral
R2
R3
R4
R5
DEx4 work 3 alu 0 22 Dd[3=@l4NOjhiU^[5QKDG0
l30
L19
VGObo:DIUTflim29ndREUG2
R9
31
R10
R11
R12
R13
R14
!s100 ozHAeJ7IlkL1URbY[IY`_1
!i10b 1
Ebus_mux32
Z15 w1488176117
R4
R3
R6
Z16 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd
Z17 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd
l0
L4
V2W50mUlc[ajPP<=7OZL?V3
R9
31
Z18 !s108 1488211301.962000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd|
Z20 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/bus_mux32.vhd|
R13
R14
!s100 [__;S=TH=[cbHY6OcPa^`1
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 bus_mux32 0 22 2W50mUlc[ajPP<=7OZL?V3
l41
L40
V`JIh<gm<2e[8di>>NXMi[2
R9
31
R18
R19
R20
R13
R14
!s100 i2C>E1d?cBTF54W:DE?Ol0
!i10b 1
Eencoder32
Z21 w1488176133
R4
R3
R6
Z22 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd
Z23 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd
l0
L4
VlHf8J^8K]O]j^XeiG2X6i1
R9
31
Z24 !s108 1488211302.756000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd|
Z26 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/encoder32.vhd|
R13
R14
!s100 TUd=c:]O:aX4h:^VX_0[F1
!i10b 1
Abehavioral
R4
R3
DEx4 work 9 encoder32 0 22 lHf8J^8K]O]j^XeiG2X6i1
l39
L38
VI6B2d_3InHcOl[:ORfJZj3
R9
31
R24
R25
R26
R13
R14
!s100 Z4<6n>]S1<A;i@6lHj:me2
!i10b 1
Emuxmdr
Z27 w1488176714
R4
R3
R6
Z28 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd
Z29 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd
l0
L4
VCDHaNBB_4<kY4o4In9neI1
R9
31
Z30 !s108 1488211302.360000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd|
Z32 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/muxMDR.vhd|
R13
R14
!s100 YJ?M1920XKkN7HSSNo]k>2
!i10b 1
Abehavioral
R4
R3
DEx4 work 6 muxmdr 0 22 CDHaNBB_4<kY4o4In9neI1
l16
L15
V2]>H?O>nYbKLG^Imd6`5@1
R9
31
R30
R31
R32
R13
R14
!s100 kfMZFzYe34NkcDl4`PU7c3
!i10b 1
Ephase1
Z33 w1488210087
R4
R3
R6
Z34 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd
Z35 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd
l0
L24
V8_>NiMJD`Vo0e9L4B:SoC1
R9
31
Z36 !s108 1488211301.138000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd|
Z38 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/phase1.vhd|
R13
R14
!s100 N;E^bIl15<Eb1ZHT4Icgo3
!i10b 1
Abdf_type
R4
R3
DEx4 work 6 phase1 0 22 8_>NiMJD`Vo0e9L4B:SoC1
l208
L115
VLLk7AVf4gnIGAh]U9^_:F1
R9
31
R36
R37
R38
R13
R14
!s100 <]?h[]Rf?dLm4cDWW^`_32
!i10b 1
Ephase1_vhd_tst
Z39 w1488211291
R4
R3
R6
Z40 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht
Z41 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht
l0
L30
VW:4=?n`oK3SfeZa]O@Q9W1
!s100 ]EW6<D7I?OZ`za`>bVY:P1
R9
31
!i10b 1
Z42 !s108 1488211303.425000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht|
Z44 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/simulation/modelsim/phase1.vht|
R13
R14
Aphase1_arch
R4
R3
DEx4 work 14 phase1_vhd_tst 0 22 W:4=?n`oK3SfeZa]O@Q9W1
l213
L32
VBaV?4[<Mkl@G2HGV^lU>o3
!s100 ZdZ6<mo_DSKK=]2fDRR8@0
R9
31
!i10b 1
R42
R43
R44
R13
R14
Ereg32
Z45 w1488210770
R4
R3
R6
Z46 8C:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd
Z47 FC:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd
l0
L4
V2MO:5f2lKMQ[ZZ:hAf>m82
R9
31
Z48 !s108 1488211301.484000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd|
Z50 !s107 C:/Users/Michael/Documents/GitHub/374Computer/Phase1/reg32.vhd|
R13
R14
!s100 14BFMj[_@zBTi]W2MXUeR3
!i10b 1
Abehavioral
R4
R3
DEx4 work 5 reg32 0 22 2MO:5f2lKMQ[ZZ:hAf>m82
l16
L15
VZ_cz]n`9<c4PcoR<=BJTN1
R9
31
R48
R49
R50
R13
R14
!s100 0eY@HHMa9=B54jd>;03HV3
!i10b 1
