<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › intc-sh73a0.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>intc-sh73a0.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh73a0 processor support - INTC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;mach/intc.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/sh73a0.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources INTCS */</span>
	<span class="n">PINTCS_PINT1</span><span class="p">,</span> <span class="n">PINTCS_PINT2</span><span class="p">,</span>
	<span class="n">RTDMAC_0_DEI0</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI1</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI2</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI3</span><span class="p">,</span>
	<span class="n">CEU</span><span class="p">,</span> <span class="n">MFI</span><span class="p">,</span> <span class="n">BBIF2</span><span class="p">,</span> <span class="n">VPU</span><span class="p">,</span> <span class="n">TSIF1</span><span class="p">,</span> <span class="n">_3DG_SGX543</span><span class="p">,</span> <span class="n">_2DDMAC_2DDM0</span><span class="p">,</span>
	<span class="n">RTDMAC_1_DEI4</span><span class="p">,</span> <span class="n">RTDMAC_1_DEI5</span><span class="p">,</span> <span class="n">RTDMAC_1_DADERR</span><span class="p">,</span>
	<span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="n">VINT</span><span class="p">,</span> <span class="n">MSIOF</span><span class="p">,</span>
	<span class="n">TMU0_TUNI00</span><span class="p">,</span> <span class="n">TMU0_TUNI01</span><span class="p">,</span> <span class="n">TMU0_TUNI02</span><span class="p">,</span>
	<span class="n">CMT0</span><span class="p">,</span> <span class="n">TSIF0</span><span class="p">,</span> <span class="n">CMT2</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="n">MSUG</span><span class="p">,</span> <span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">,</span>
	<span class="n">CTI</span><span class="p">,</span> <span class="n">RWDT0</span><span class="p">,</span> <span class="n">ICB</span><span class="p">,</span> <span class="n">PEP</span><span class="p">,</span> <span class="n">ASA</span><span class="p">,</span> <span class="n">JPU_JPEG</span><span class="p">,</span> <span class="n">LCDC</span><span class="p">,</span> <span class="n">LCRC</span><span class="p">,</span>
	<span class="n">RTDMAC_2_DEI6</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI7</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI8</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI9</span><span class="p">,</span>
	<span class="n">RTDMAC_3_DEI10</span><span class="p">,</span> <span class="n">RTDMAC_3_DEI11</span><span class="p">,</span>
	<span class="n">FRC</span><span class="p">,</span> <span class="n">GCU</span><span class="p">,</span> <span class="n">LCDC1</span><span class="p">,</span> <span class="n">CSIRX</span><span class="p">,</span>
	<span class="n">DSITX0_DSITX00</span><span class="p">,</span> <span class="n">DSITX0_DSITX01</span><span class="p">,</span>
	<span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span>
	<span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="n">TMU1_TUNI12</span><span class="p">,</span>
	<span class="n">TSIF2</span><span class="p">,</span> <span class="n">CMT4</span><span class="p">,</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="n">TSG</span><span class="p">,</span> <span class="n">DMASCH1</span><span class="p">,</span> <span class="n">SCUW</span><span class="p">,</span>
	<span class="n">VIO60</span><span class="p">,</span> <span class="n">VIO61</span><span class="p">,</span> <span class="n">CEU21</span><span class="p">,</span> <span class="n">CSI21</span><span class="p">,</span> <span class="n">DSITX1_DSITX10</span><span class="p">,</span> <span class="n">DSITX1_DSITX11</span><span class="p">,</span>
	<span class="n">DISP</span><span class="p">,</span> <span class="n">DSRV</span><span class="p">,</span> <span class="n">EMUX2_EMUX20I</span><span class="p">,</span> <span class="n">EMUX2_EMUX21I</span><span class="p">,</span>
	<span class="n">MSTIF0_MST00I</span><span class="p">,</span> <span class="n">MSTIF0_MST01I</span><span class="p">,</span> <span class="n">MSTIF1_MST10I</span><span class="p">,</span> <span class="n">MSTIF1_MST11I</span><span class="p">,</span>
	<span class="n">SPUV</span><span class="p">,</span>

	<span class="cm">/* interrupt groups INTCS */</span>
	<span class="n">RTDMAC_0</span><span class="p">,</span> <span class="n">RTDMAC_1</span><span class="p">,</span> <span class="n">RTDMAC_2</span><span class="p">,</span> <span class="n">RTDMAC_3</span><span class="p">,</span>
	<span class="n">DSITX0</span><span class="p">,</span> <span class="n">SPU2</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">MSU</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">intcs_vectors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">PINTCS_PINT1</span><span class="p">,</span> <span class="mh">0x0600</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">PINTCS_PINT2</span><span class="p">,</span> <span class="mh">0x0620</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_0_DEI0</span><span class="p">,</span> <span class="mh">0x0800</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_0_DEI1</span><span class="p">,</span> <span class="mh">0x0820</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_0_DEI2</span><span class="p">,</span> <span class="mh">0x0840</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_0_DEI3</span><span class="p">,</span> <span class="mh">0x0860</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CEU</span><span class="p">,</span> <span class="mh">0x0880</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MFI</span><span class="p">,</span> <span class="mh">0x0900</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">BBIF2</span><span class="p">,</span> <span class="mh">0x0960</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VPU</span><span class="p">,</span> <span class="mh">0x0980</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSIF1</span><span class="p">,</span> <span class="mh">0x09a0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_3DG_SGX543</span><span class="p">,</span> <span class="mh">0x09e0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">_2DDMAC_2DDM0</span><span class="p">,</span> <span class="mh">0x0a00</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_1_DEI4</span><span class="p">,</span> <span class="mh">0x0b80</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_1_DEI5</span><span class="p">,</span> <span class="mh">0x0ba0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_1_DADERR</span><span class="p">,</span> <span class="mh">0x0bc0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="mh">0x0be0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VINT</span><span class="p">,</span> <span class="mh">0x0c80</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSIOF</span><span class="p">,</span> <span class="mh">0x0d20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU0_TUNI00</span><span class="p">,</span> <span class="mh">0x0e80</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU0_TUNI01</span><span class="p">,</span> <span class="mh">0x0ea0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU0_TUNI02</span><span class="p">,</span> <span class="mh">0x0ec0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT0</span><span class="p">,</span> <span class="mh">0x0f00</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSIF0</span><span class="p">,</span> <span class="mh">0x0f20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT2</span><span class="p">,</span> <span class="mh">0x0f40</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LMB</span><span class="p">,</span> <span class="mh">0x0f60</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSUG</span><span class="p">,</span> <span class="mh">0x0f80</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSU_MSU</span><span class="p">,</span> <span class="mh">0x0fa0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSU_MSU2</span><span class="p">,</span> <span class="mh">0x0fc0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CTI</span><span class="p">,</span> <span class="mh">0x0400</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RWDT0</span><span class="p">,</span> <span class="mh">0x0440</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">ICB</span><span class="p">,</span> <span class="mh">0x0480</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">PEP</span><span class="p">,</span> <span class="mh">0x04a0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">ASA</span><span class="p">,</span> <span class="mh">0x04c0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">JPU_JPEG</span><span class="p">,</span> <span class="mh">0x0560</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCDC</span><span class="p">,</span> <span class="mh">0x0580</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCRC</span><span class="p">,</span> <span class="mh">0x05a0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_2_DEI6</span><span class="p">,</span> <span class="mh">0x1300</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_2_DEI7</span><span class="p">,</span> <span class="mh">0x1320</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_2_DEI8</span><span class="p">,</span> <span class="mh">0x1340</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_2_DEI9</span><span class="p">,</span> <span class="mh">0x1360</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_3_DEI10</span><span class="p">,</span> <span class="mh">0x1380</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">RTDMAC_3_DEI11</span><span class="p">,</span> <span class="mh">0x13a0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">FRC</span><span class="p">,</span> <span class="mh">0x1700</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">GCU</span><span class="p">,</span> <span class="mh">0x1760</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">LCDC1</span><span class="p">,</span> <span class="mh">0x1780</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CSIRX</span><span class="p">,</span> <span class="mh">0x17a0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSITX0_DSITX00</span><span class="p">,</span> <span class="mh">0x17c0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSITX0_DSITX01</span><span class="p">,</span> <span class="mh">0x17e0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="mh">0x1800</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="mh">0x1820</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">FSI</span><span class="p">,</span> <span class="mh">0x1840</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="mh">0x1900</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="mh">0x1920</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI12</span><span class="p">,</span> <span class="mh">0x1940</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSIF2</span><span class="p">,</span> <span class="mh">0x1960</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CMT4</span><span class="p">,</span> <span class="mh">0x1980</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MFIS2</span><span class="p">,</span> <span class="mh">0x1a00</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CPORTS2R</span><span class="p">,</span> <span class="mh">0x1a20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">TSG</span><span class="p">,</span> <span class="mh">0x1ae0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DMASCH1</span><span class="p">,</span> <span class="mh">0x1b00</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SCUW</span><span class="p">,</span> <span class="mh">0x1b40</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VIO60</span><span class="p">,</span> <span class="mh">0x1b60</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">VIO61</span><span class="p">,</span> <span class="mh">0x1b80</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CEU21</span><span class="p">,</span> <span class="mh">0x1ba0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">CSI21</span><span class="p">,</span> <span class="mh">0x1be0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSITX1_DSITX10</span><span class="p">,</span> <span class="mh">0x1c00</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSITX1_DSITX11</span><span class="p">,</span> <span class="mh">0x1c20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DISP</span><span class="p">,</span> <span class="mh">0x1c40</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">DSRV</span><span class="p">,</span> <span class="mh">0x1c60</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">EMUX2_EMUX20I</span><span class="p">,</span> <span class="mh">0x1c80</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">EMUX2_EMUX21I</span><span class="p">,</span> <span class="mh">0x1ca0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSTIF0_MST00I</span><span class="p">,</span> <span class="mh">0x1cc0</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSTIF0_MST01I</span><span class="p">,</span> <span class="mh">0x1ce0</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSTIF1_MST10I</span><span class="p">,</span> <span class="mh">0x1d00</span><span class="p">),</span> <span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">MSTIF1_MST11I</span><span class="p">,</span> <span class="mh">0x1d20</span><span class="p">),</span>
	<span class="n">INTCS_VECT</span><span class="p">(</span><span class="n">SPUV</span><span class="p">,</span> <span class="mh">0x2300</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">intcs_groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC_0</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI0</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI1</span><span class="p">,</span>
		   <span class="n">RTDMAC_0_DEI2</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC_1</span><span class="p">,</span> <span class="n">RTDMAC_1_DEI4</span><span class="p">,</span> <span class="n">RTDMAC_1_DEI5</span><span class="p">,</span> <span class="n">RTDMAC_1_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC_2</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI6</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI7</span><span class="p">,</span>
		   <span class="n">RTDMAC_2_DEI8</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI9</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTDMAC_3</span><span class="p">,</span> <span class="n">RTDMAC_3_DEI10</span><span class="p">,</span> <span class="n">RTDMAC_3_DEI11</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU1_TUNI12</span><span class="p">,</span> <span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="n">TMU1_TUNI10</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DSITX0</span><span class="p">,</span> <span class="n">DSITX0_DSITX00</span><span class="p">,</span> <span class="n">DSITX0_DSITX01</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SPU2</span><span class="p">,</span> <span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">MSU</span><span class="p">,</span> <span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">intcs_mask_registers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd20184</span><span class="p">,</span> <span class="mh">0xffd201c4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR1SA / IMCR1SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CEU</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20188</span><span class="p">,</span> <span class="mh">0xffd201c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR2SA / IMCR2SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VPU</span><span class="p">,</span>
	    <span class="n">BBIF2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MFI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd2018c</span><span class="p">,</span> <span class="mh">0xffd201cc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR3SA / IMCR3SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">_2DDMAC_2DDM0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">ASA</span><span class="p">,</span> <span class="n">PEP</span><span class="p">,</span> <span class="n">ICB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20190</span><span class="p">,</span> <span class="mh">0xffd201d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4SA / IMCR4SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CTI</span><span class="p">,</span>
	    <span class="n">JPU_JPEG</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LCRC</span><span class="p">,</span> <span class="n">LCDC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20194</span><span class="p">,</span> <span class="mh">0xffd201d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5SA / IMCR5SA */</span>
	  <span class="p">{</span> <span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="n">RTDMAC_1_DADERR</span><span class="p">,</span> <span class="n">RTDMAC_1_DEI5</span><span class="p">,</span> <span class="n">RTDMAC_1_DEI4</span><span class="p">,</span>
	    <span class="n">RTDMAC_0_DEI3</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI2</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI1</span><span class="p">,</span> <span class="n">RTDMAC_0_DEI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20198</span><span class="p">,</span> <span class="mh">0xffd201d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6SA / IMCR6SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSIOF</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">_3DG_SGX543</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd2019c</span><span class="p">,</span> <span class="mh">0xffd201dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7SA / IMCR7SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU0_TUNI02</span><span class="p">,</span> <span class="n">TMU0_TUNI01</span><span class="p">,</span> <span class="n">TMU0_TUNI00</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd201a0</span><span class="p">,</span> <span class="mh">0xffd201e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR8SA / IMCR8SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">MSU_MSU</span><span class="p">,</span> <span class="n">MSU_MSU2</span><span class="p">,</span> <span class="n">MSUG</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd201a4</span><span class="p">,</span> <span class="mh">0xffd201e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR9SA / IMCR9SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RWDT0</span><span class="p">,</span> <span class="n">CMT2</span><span class="p">,</span> <span class="n">CMT0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd201ac</span><span class="p">,</span> <span class="mh">0xffd201ec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR11SA / IMCR11SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF1</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="n">TSIF0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd201b0</span><span class="p">,</span> <span class="mh">0xffd201f0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR12SA / IMCR12SA */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PINTCS_PINT2</span><span class="p">,</span> <span class="n">PINTCS_PINT1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50180</span><span class="p">,</span> <span class="mh">0xffd501c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0SA3 / IMCR0SA3 */</span>
	  <span class="p">{</span> <span class="n">RTDMAC_2_DEI6</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI7</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI8</span><span class="p">,</span> <span class="n">RTDMAC_2_DEI9</span><span class="p">,</span>
	    <span class="n">RTDMAC_3_DEI10</span><span class="p">,</span> <span class="n">RTDMAC_3_DEI11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50190</span><span class="p">,</span> <span class="mh">0xffd501d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4SA3 / IMCR4SA3 */</span>
	  <span class="p">{</span> <span class="n">FRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">GCU</span><span class="p">,</span>
	    <span class="n">LCDC1</span><span class="p">,</span> <span class="n">CSIRX</span><span class="p">,</span> <span class="n">DSITX0_DSITX00</span><span class="p">,</span> <span class="n">DSITX0_DSITX01</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50194</span><span class="p">,</span> <span class="mh">0xffd501d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5SA3 / IMCR5SA3 */</span>
	  <span class="p">{</span> <span class="n">SPU2_SPU0</span><span class="p">,</span> <span class="n">SPU2_SPU1</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50198</span><span class="p">,</span> <span class="mh">0xffd501d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6SA3 / IMCR6SA3 */</span>
	  <span class="p">{</span> <span class="n">TMU1_TUNI10</span><span class="p">,</span> <span class="n">TMU1_TUNI11</span><span class="p">,</span> <span class="n">TMU1_TUNI12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="n">TSIF2</span><span class="p">,</span> <span class="n">CMT4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd5019c</span><span class="p">,</span> <span class="mh">0xffd501dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7SA3 / IMCR7SA3 */</span>
	  <span class="p">{</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TSG</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd501a0</span><span class="p">,</span> <span class="mh">0xffd501e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR8SA3 / IMCR8SA3 */</span>
	  <span class="p">{</span> <span class="n">DMASCH1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCUW</span><span class="p">,</span> <span class="n">VIO60</span><span class="p">,</span>
	    <span class="n">VIO61</span><span class="p">,</span> <span class="n">CEU21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CSI21</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd501a4</span><span class="p">,</span> <span class="mh">0xffd501e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR9SA3 / IMCR9SA3 */</span>
	  <span class="p">{</span> <span class="n">DSITX1_DSITX10</span><span class="p">,</span> <span class="n">DSITX1_DSITX11</span><span class="p">,</span> <span class="n">DISP</span><span class="p">,</span> <span class="n">DSRV</span><span class="p">,</span>
	    <span class="n">EMUX2_EMUX20I</span><span class="p">,</span> <span class="n">EMUX2_EMUX21I</span><span class="p">,</span> <span class="n">MSTIF0_MST00I</span><span class="p">,</span> <span class="n">MSTIF0_MST01I</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd501a8</span><span class="p">,</span> <span class="mh">0xffd501e8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR10SA3 / IMCR10SA3 */</span>
	  <span class="p">{</span> <span class="n">MSTIF0_MST00I</span><span class="p">,</span> <span class="n">MSTIF0_MST01I</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd60180</span><span class="p">,</span> <span class="mh">0xffd601c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0SA4 / IMCR0SA4 */</span>
	  <span class="p">{</span> <span class="n">SPUV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span>  <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Priority is needed for INTCA to receive the INTCS interrupt */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">intcs_prio_registers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd20000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAS */</span> <span class="p">{</span> <span class="n">CTI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">_2DDMAC_2DDM0</span><span class="p">,</span> <span class="n">ICB</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRBS */</span> <span class="p">{</span> <span class="n">JPU_JPEG</span><span class="p">,</span> <span class="n">LCDC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LCRC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRCS */</span> <span class="p">{</span> <span class="n">BBIF2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd2000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRDS */</span> <span class="p">{</span> <span class="n">PINTCS_PINT1</span><span class="p">,</span> <span class="n">PINTCS_PINT2</span><span class="p">,</span>
					      <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRES */</span> <span class="p">{</span> <span class="n">RTDMAC_0</span><span class="p">,</span> <span class="n">CEU</span><span class="p">,</span> <span class="n">MFI</span><span class="p">,</span> <span class="n">VPU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRFS */</span> <span class="p">{</span> <span class="n">KEYSC_KEY</span><span class="p">,</span> <span class="n">RTDMAC_1</span><span class="p">,</span>
					      <span class="n">CMT2</span><span class="p">,</span> <span class="n">CMT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRGS */</span> <span class="p">{</span> <span class="n">TMU0_TUNI00</span><span class="p">,</span> <span class="n">TMU0_TUNI01</span><span class="p">,</span>
					      <span class="n">TMU0_TUNI02</span><span class="p">,</span> <span class="n">TSIF1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd2001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRHS */</span> <span class="p">{</span> <span class="n">VINT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRIS */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSIOF</span><span class="p">,</span> <span class="n">TSIF0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJS */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">_3DG_SGX543</span><span class="p">,</span> <span class="n">MSUG</span><span class="p">,</span> <span class="n">MSU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKS */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ASA</span><span class="p">,</span> <span class="n">LMB</span><span class="p">,</span> <span class="n">PEP</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd20030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMS */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RWDT0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAS3 */</span> <span class="p">{</span> <span class="n">RTDMAC_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRBS3 */</span> <span class="p">{</span> <span class="n">RTDMAC_3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRIS3 */</span> <span class="p">{</span> <span class="n">FRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJS3 */</span> <span class="p">{</span> <span class="n">LCDC1</span><span class="p">,</span> <span class="n">CSIRX</span><span class="p">,</span> <span class="n">DSITX0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRKS3 */</span> <span class="p">{</span> <span class="n">SPU2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50030</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRMS3 */</span> <span class="p">{</span> <span class="n">TMU1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50034</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRNS3 */</span> <span class="p">{</span> <span class="n">CMT4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50038</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPROS3 */</span> <span class="p">{</span> <span class="n">MFIS2</span><span class="p">,</span> <span class="n">CPORTS2R</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50040</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRQS3 */</span> <span class="p">{</span> <span class="n">DMASCH1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCUW</span><span class="p">,</span> <span class="n">VIO60</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50044</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRRS3 */</span> <span class="p">{</span> <span class="n">VIO61</span><span class="p">,</span> <span class="n">CEU21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CSI21</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50048</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRSS3 */</span> <span class="p">{</span> <span class="n">DSITX1_DSITX10</span><span class="p">,</span> <span class="n">DSITX1_DSITX11</span><span class="p">,</span>
					       <span class="n">DISP</span><span class="p">,</span> <span class="n">DSRV</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd5004c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRTS3 */</span> <span class="p">{</span> <span class="n">EMUX2_EMUX20I</span><span class="p">,</span> <span class="n">EMUX2_EMUX21I</span><span class="p">,</span>
					       <span class="n">MSTIF0_MST00I</span><span class="p">,</span> <span class="n">MSTIF0_MST01I</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd50050</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRUS3 */</span> <span class="p">{</span> <span class="n">MSTIF1_MST10I</span><span class="p">,</span> <span class="n">MSTIF1_MST11I</span><span class="p">,</span>
					       <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd60000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRAS4 */</span> <span class="p">{</span> <span class="n">SPUV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">intcs_resources</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd20000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd201ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd50000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd501ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd60000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd601ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">intcs_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh73a0-intcs&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span> <span class="o">=</span> <span class="n">intcs_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intcs_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">hw</span> <span class="o">=</span> <span class="n">INTC_HW_DESC</span><span class="p">(</span><span class="n">intcs_vectors</span><span class="p">,</span> <span class="n">intcs_groups</span><span class="p">,</span> <span class="n">intcs_mask_registers</span><span class="p">,</span>
			   <span class="n">intcs_prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sh73a0_intcs_cascade</span><span class="p">;</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh73a0_intcs_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">evtcodeas</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_id</span><span class="p">);</span>

	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">intcs_evt2irq</span><span class="p">(</span><span class="n">evtcodeas</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh73a0_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* always allow wakeup */</span>
<span class="p">}</span>

<span class="cp">#define RELOC_BASE 0x1000</span>

<span class="cm">/* INTCA IRQ pins at INTCS + 0x1000 to make space for GIC+INTC handling */</span>
<span class="cp">#define INTCS_VECT_RELOC(n, vect) INTCS_VECT((n), (vect) + RELOC_BASE)</span>

<span class="n">INTC_IRQ_PINS_32</span><span class="p">(</span><span class="n">intca_irq_pins</span><span class="p">,</span> <span class="mh">0xe6900000</span><span class="p">,</span>
		 <span class="n">INTCS_VECT_RELOC</span><span class="p">,</span> <span class="s">&quot;sh73a0-intca-irq-pins&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">to_gic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vect</span> <span class="o">=</span> <span class="n">irq2evt</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="o">-</span> <span class="n">INTCS_VECT_BASE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vect</span> <span class="o">&gt;=</span> <span class="mh">0x3200</span><span class="p">)</span>
		<span class="n">vect</span> <span class="o">-=</span> <span class="mh">0x3000</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">vect</span> <span class="o">-=</span> <span class="mh">0x0200</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">gic_spi</span><span class="p">((</span><span class="n">vect</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">to_intca_reloc_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">+</span> <span class="p">(</span><span class="n">RELOC_BASE</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define irq_cb(cb, irq) irq_get_chip(irq)-&gt;cb(irq_get_irq_data(irq))</span>
<span class="cp">#define irq_cbp(cb, irq, p...) irq_get_chip(irq)-&gt;cb(irq_get_irq_data(irq), p)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intca_gic_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_unmask</span><span class="p">,</span> <span class="n">to_intca_reloc_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_unmask</span><span class="p">,</span> <span class="n">to_gic_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intca_gic_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_mask</span><span class="p">,</span> <span class="n">to_gic_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_mask</span><span class="p">,</span> <span class="n">to_intca_reloc_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intca_gic_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_mask</span><span class="p">,</span> <span class="n">to_gic_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_mask_ack</span><span class="p">,</span> <span class="n">to_intca_reloc_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intca_gic_eoi</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_cb</span><span class="p">(</span><span class="n">irq_eoi</span><span class="p">,</span> <span class="n">to_gic_irq</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intca_gic_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">irq_cbp</span><span class="p">(</span><span class="n">irq_set_type</span><span class="p">,</span> <span class="n">to_intca_reloc_irq</span><span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="n">type</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intca_gic_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">irq_cbp</span><span class="p">(</span><span class="n">irq_set_wake</span><span class="p">,</span> <span class="n">to_intca_reloc_irq</span><span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="n">on</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intca_gic_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				  <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">cpumask</span><span class="p">,</span>
				  <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">irq_cbp</span><span class="p">(</span><span class="n">irq_set_affinity</span><span class="p">,</span> <span class="n">to_gic_irq</span><span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="n">cpumask</span><span class="p">,</span> <span class="n">force</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">intca_gic_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;INTCA-GIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">intca_gic_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span> <span class="n">intca_gic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span> <span class="n">intca_gic_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>		<span class="o">=</span> <span class="n">intca_gic_eoi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>		<span class="o">=</span> <span class="n">intca_gic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>		<span class="o">=</span> <span class="n">intca_gic_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>		<span class="o">=</span> <span class="n">intca_gic_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>		<span class="o">=</span> <span class="n">intca_gic_set_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>		<span class="o">=</span> <span class="n">intca_gic_set_wake</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span> <span class="n">intca_gic_set_affinity</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">to_intc_vect</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_pin</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">-</span> <span class="n">gic_spi</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_pin</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">offs</span> <span class="o">=</span> <span class="mh">0x0200</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">offs</span> <span class="o">=</span> <span class="mh">0x3000</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">offs</span> <span class="o">+</span> <span class="p">(</span><span class="n">irq_pin</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh73a0_irq_pin_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">intcs_evt2irq</span><span class="p">(</span><span class="n">to_intc_vect</span><span class="p">(</span><span class="n">irq</span><span class="p">)));</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sh73a0_irq_pin_cascade</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>

<span class="cp">#define PINTER0 0xe69000a0</span>
<span class="cp">#define PINTER1 0xe69000a4</span>
<span class="cp">#define PINTRR0 0xe69000d0</span>
<span class="cp">#define PINTRR1 0xe69000d4</span>

<span class="cp">#define PINT0A_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq))</span>
<span class="cp">#define PINT0B_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 8))</span>
<span class="cp">#define PINT0C_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 16))</span>
<span class="cp">#define PINT0D_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT0_IRQ(irq + 24))</span>
<span class="cp">#define PINT1E_IRQ(n, irq) INTC_IRQ((n), SH73A0_PINT1_IRQ(irq))</span>

<span class="n">INTC_PINT</span><span class="p">(</span><span class="n">intc_pint0</span><span class="p">,</span> <span class="n">PINTER0</span><span class="p">,</span> <span class="mh">0xe69000b0</span><span class="p">,</span> <span class="s">&quot;sh73a0-pint0&quot;</span><span class="p">,</span>		\
  <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">A</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">B</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">C</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">D</span><span class="p">),</span>	\
  <span class="n">INTC_PINT_V</span><span class="p">(</span><span class="n">A</span><span class="p">,</span> <span class="n">PINT0A_IRQ</span><span class="p">),</span> <span class="n">INTC_PINT_V</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">PINT0B_IRQ</span><span class="p">),</span>		\
  <span class="n">INTC_PINT_V</span><span class="p">(</span><span class="n">C</span><span class="p">,</span> <span class="n">PINT0C_IRQ</span><span class="p">),</span> <span class="n">INTC_PINT_V</span><span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">PINT0D_IRQ</span><span class="p">),</span>		\
  <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">A</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">B</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">C</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">D</span><span class="p">),</span>	\
  <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">A</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">B</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">C</span><span class="p">),</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">D</span><span class="p">));</span>

<span class="n">INTC_PINT</span><span class="p">(</span><span class="n">intc_pint1</span><span class="p">,</span> <span class="n">PINTER1</span><span class="p">,</span> <span class="mh">0xe69000c0</span><span class="p">,</span> <span class="s">&quot;sh73a0-pint1&quot;</span><span class="p">,</span>		\
  <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">E</span><span class="p">),</span> <span class="n">INTC_PINT_E_EMPTY</span><span class="p">,</span> <span class="n">INTC_PINT_E_EMPTY</span><span class="p">,</span> <span class="n">INTC_PINT_E_EMPTY</span><span class="p">,</span> \
  <span class="n">INTC_PINT_V</span><span class="p">(</span><span class="n">E</span><span class="p">,</span> <span class="n">PINT1E_IRQ</span><span class="p">),</span> <span class="n">INTC_PINT_V_NONE</span><span class="p">,</span>				\
  <span class="n">INTC_PINT_V_NONE</span><span class="p">,</span> <span class="n">INTC_PINT_V_NONE</span><span class="p">,</span>					\
  <span class="n">INTC_PINT_E_NONE</span><span class="p">,</span> <span class="n">INTC_PINT_E_NONE</span><span class="p">,</span> <span class="n">INTC_PINT_E_NONE</span><span class="p">,</span> <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">E</span><span class="p">),</span> \
  <span class="n">INTC_PINT_E</span><span class="p">(</span><span class="n">E</span><span class="p">),</span> <span class="n">INTC_PINT_E_NONE</span><span class="p">,</span> <span class="n">INTC_PINT_E_NONE</span><span class="p">,</span> <span class="n">INTC_PINT_E_NONE</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sh73a0_pint0_cascade</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sh73a0_pint1_cascade</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pint_demux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">er</span><span class="p">,</span> <span class="kt">int</span> <span class="n">base_irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span> <span class="o">=</span>  <span class="n">ioread32</span><span class="p">(</span><span class="n">rr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">er</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">k</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">base_irq</span> <span class="o">+</span> <span class="n">k</span><span class="p">);</span>
			<span class="n">iowrite32</span><span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">k</span><span class="p">)),</span> <span class="n">rr</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh73a0_pint0_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pint_demux</span><span class="p">(</span><span class="n">PINTRR0</span><span class="p">,</span> <span class="n">PINTER0</span><span class="p">,</span> <span class="n">SH73A0_PINT0_IRQ</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh73a0_pint1_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pint_demux</span><span class="p">(</span><span class="n">PINTRR1</span><span class="p">,</span> <span class="n">PINTER1</span><span class="p">,</span> <span class="n">SH73A0_PINT1_IRQ</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh73a0_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gic_dist_base</span> <span class="o">=</span> <span class="n">IOMEM</span><span class="p">(</span><span class="mh">0xf0001000</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gic_cpu_base</span> <span class="o">=</span> <span class="n">IOMEM</span><span class="p">(</span><span class="mh">0xf0000100</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">intevtsa</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="mh">0xffd20100</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>

	<span class="n">gic_init</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="n">gic_dist_base</span><span class="p">,</span> <span class="n">gic_cpu_base</span><span class="p">);</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_set_wake</span> <span class="o">=</span> <span class="n">sh73a0_set_wake</span><span class="p">;</span>

	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intcs_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intca_irq_pins_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_pint0_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_pint1_desc</span><span class="p">);</span>

	<span class="cm">/* demux using INTEVTSA */</span>
	<span class="n">sh73a0_intcs_cascade</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;INTCS cascade&quot;</span><span class="p">;</span>
	<span class="n">sh73a0_intcs_cascade</span><span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">sh73a0_intcs_demux</span><span class="p">;</span>
	<span class="n">sh73a0_intcs_cascade</span><span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="n">intevtsa</span><span class="p">;</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">gic_spi</span><span class="p">(</span><span class="mi">50</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">sh73a0_intcs_cascade</span><span class="p">);</span>

	<span class="cm">/* IRQ pins require special handling through INTCA and GIC */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sh73a0_irq_pin_cascade</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;INTCA-GIC cascade&quot;</span><span class="p">;</span>
		<span class="n">sh73a0_irq_pin_cascade</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">handler</span> <span class="o">=</span> <span class="n">sh73a0_irq_pin_demux</span><span class="p">;</span>
		<span class="n">setup_irq</span><span class="p">(</span><span class="n">gic_spi</span><span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">k</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">sh73a0_irq_pin_cascade</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

		<span class="n">n</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="n">to_intc_vect</span><span class="p">(</span><span class="n">gic_spi</span><span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">k</span><span class="p">)));</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="n">irq_alloc_desc_at</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="n">numa_node_id</span><span class="p">())</span> <span class="o">!=</span> <span class="n">n</span><span class="p">);</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intca_gic_irq_chip</span><span class="p">,</span>
					      <span class="n">handle_level_irq</span><span class="p">,</span> <span class="s">&quot;level&quot;</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span> <span class="cm">/* yuck */</span>
	<span class="p">}</span>

	<span class="cm">/* PINT pins are sanely tied to the GIC as SPI */</span>
	<span class="n">sh73a0_pint0_cascade</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PINT0 cascade&quot;</span><span class="p">;</span>
	<span class="n">sh73a0_pint0_cascade</span><span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">sh73a0_pint0_demux</span><span class="p">;</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">gic_spi</span><span class="p">(</span><span class="mi">33</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">sh73a0_pint0_cascade</span><span class="p">);</span>

	<span class="n">sh73a0_pint1_cascade</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PINT1 cascade&quot;</span><span class="p">;</span>
	<span class="n">sh73a0_pint1_cascade</span><span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">sh73a0_pint1_demux</span><span class="p">;</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">gic_spi</span><span class="p">(</span><span class="mi">34</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">sh73a0_pint1_cascade</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
