{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4e44c938",
   "metadata": {},
   "source": [
    "# Matching Patterns on a circuit graph\n",
    "This notebook contains some examples on how to use the Netlist Carpentry framework for matching patterns in netlists.\n",
    "In this example, chains of `OR` gates are identified in the given netlist.\n",
    "Chains of `OR` gates are instances that are connected to each other in a cascading manner.\n",
    "This means, that the output of an `OR` gate is connected to the input of another `OR` gate.\n",
    "This notebook shows, how to find such chains in a given digital circuit, based on a given pattern.\n",
    "The given pattern consists of 3 `OR` gate instances, forming a chain.\n",
    "The pattern is specified in Verilog, which can be found in `pattern_matching_files/or_pattern_find.v`.\n",
    "\n",
    "<p style=\"text-align: center;\">\n",
    "  <img\n",
    "    src=\"../docs/src/assets/cascading_ors.png\"\n",
    "    alt=\"Example of a chain of OR gates\"\n",
    "    style=\"width: 50%; min-width: 400px;\"\n",
    "  />\n",
    "</p>\n",
    "\n",
    "## Importing the required modules and loading the example\n",
    "- To find pattern occurrences in a given digital circuit, a circuit and a pattern are required.\n",
    "- Both the circuit and the pattern may be specified in Verilog.\n",
    "- The Verilog files for this example are located in the `pattern_matching_files` folder.\n",
    "- Execute the cell below to initialize the framework and set up all stuff required for the pattern matching procedure."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "26b08ca4",
   "metadata": {},
   "outputs": [],
   "source": [
    "import netlist_carpentry\n",
    "\n",
    "circuit = netlist_carpentry.read(\"files/decentral_mux.v\", top=\"decentral_mux\")\n",
    "module_graph = circuit.top.graph()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "910b191a",
   "metadata": {},
   "source": [
    "- After the circuit is initialized and the graph of the top module (and thus of the circuit) is created, the pattern can be created and scanned for pattern occurrences.\n",
    "- Execute the cell below to create a pattern object from the provided Verilog design using the `PatternGenerator` class.\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> The <b>constraints</b> list (which in the example only contains the cascading OR constraint) is used to define how the pattern should be matched in regards to boundary conditions.\n",
    "  The provided <b>CASCADING_OR_CONSTRAINT</b> will ensure that only cascading OR gates are matched, which means that different structures (e.g. OR gates forming a tree) are ignored.\n",
    "  This mechanic is still Work-In-Progress, in regards to its modifiability and extensibility, and may be changed or extended in future versions.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4906239e",
   "metadata": {},
   "outputs": [],
   "source": [
    "from netlist_carpentry.core.graph.constraint import CASCADING_OR_CONSTRAINT\n",
    "from netlist_carpentry.core.graph.pattern_generator import PatternGenerator\n",
    "\n",
    "pattern = PatternGenerator.build_from_verilog(\"files/or_pattern_find.v\", constraints=[CASCADING_OR_CONSTRAINT])"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52d1f0c2",
   "metadata": {},
   "source": [
    "- The pattern object can be used to scan the given circuit for pattern occurrences via `Pattern.find_matches`, which takes the graph of a module.\n",
    "- Since the pattern does not depend on a specific circuit until `Pattern.find_matches` is called with a module graph, it can be reused for different circuits to find pattern occurrences in multiple circuits.\n",
    "- Execute the cell below to apply the pattern on the module graph and print out how many matches were found."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "80dbcbf3",
   "metadata": {},
   "outputs": [],
   "source": [
    "match = pattern.find_matches(module_graph)\n",
    "print(f\"Found {match.count} pattern occurrences in the provided circuit!\")\n",
    "\n",
    "# Alternative approach, if only the number of matches is needed\n",
    "match_count = pattern.count_matches(module_graph)\n",
    "print(f\"Found {match_count} pattern occurrences in the provided circuit again!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "92c045ce",
   "metadata": {},
   "source": [
    "- The `Match` object returned by `Pattern.find_matchesh` contains the pattern matches as a list of graphs as an attribute.\n",
    "- Each graph is a [Directed, Multi-Edge Graph](https://networkx.org/documentation/stable/reference/classes/multidigraph.html) from networkx.\n",
    "- Unfortunately, there is currently no built-in method in networkx to print a graph to the console.\n",
    "- Execute the cell below to inspect the first of the found matches, to see which nodes from the circuit form the pattern occurrence.\n",
    "- The arrows in the printed text represent the connections between the nodes, where the source node is on the left-hand side of the arrow and all sink nodes are on the right-hand side of the arrow."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bb69b21f",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Match 0:\")\n",
    "first_match_graph = match.matches[0]\n",
    "for node, succs in first_match_graph.adjacency():\n",
    "    successor_str = \", \".join(succs) if succs else \"No successors\"\n",
    "    print(f\"\\t{node} -> {successor_str}\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "netlist-carpentry",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
