-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config8_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config8_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_B : STD_LOGIC_VECTOR (10 downto 0) := "00000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_F8 : STD_LOGIC_VECTOR (7 downto 0) := "11111000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

attribute shreg_extract : string;
    signal p_read_5_reg_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln_reg_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_reg_258_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_reg_258_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_reg_258_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_fu_177_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_reg_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_1_fu_217_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_1_reg_273 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_1_reg_273_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_1_reg_273_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_4_reg_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_2_fu_232_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_2_reg_283 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_77_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal trunc_ln1273_fu_104_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1273_1_fu_116_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1273_fu_124_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_108_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_128_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_fu_144_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_4_fu_148_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_4_fu_148_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_fu_144_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_fu_156_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln818_3_fu_162_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_3_fu_190_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1273_2_fu_183_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_1_fu_197_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_fu_201_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln818_2_fu_207_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_77_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln813_3_fu_237_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_77_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal p_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_read1_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_read2_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_read3_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (7 downto 0);

    component myproject_mul_8s_5ns_11_3_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    mul_8s_5ns_11_3_0_U9 : component myproject_mul_8s_5ns_11_3_0
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_read3_int_reg,
        din1 => grp_fu_77_p1,
        ce => grp_fu_77_ce,
        dout => grp_fu_77_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add_ln813_1_reg_273 <= add_ln813_1_fu_217_p2;
                add_ln813_1_reg_273_pp0_iter2_reg <= add_ln813_1_reg_273;
                add_ln813_1_reg_273_pp0_iter3_reg <= add_ln813_1_reg_273_pp0_iter2_reg;
                add_ln813_2_reg_283 <= add_ln813_2_fu_232_p2;
                add_ln813_reg_268 <= add_ln813_fu_177_p2;
                p_read_5_reg_252 <= p_read1_int_reg;
                trunc_ln818_4_reg_278 <= grp_fu_77_p2(10 downto 3);
                trunc_ln_reg_258 <= r_V_fu_128_p2(10 downto 3);
                trunc_ln_reg_258_pp0_iter1_reg <= trunc_ln_reg_258;
                trunc_ln_reg_258_pp0_iter2_reg <= trunc_ln_reg_258_pp0_iter1_reg;
                trunc_ln_reg_258_pp0_iter3_reg <= trunc_ln_reg_258_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= add_ln813_3_fu_237_p2;
                ap_return_1_int_reg <= add_ln813_1_reg_273_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                p_read1_int_reg <= p_read1;
                p_read2_int_reg <= p_read2;
                p_read3_int_reg <= p_read3;
                p_read_int_reg <= p_read;
            end if;
        end if;
    end process;
    add_ln813_1_fu_217_p2 <= std_logic_vector(unsigned(add_ln813_reg_268) + unsigned(trunc_ln818_2_fu_207_p4));
    add_ln813_2_fu_232_p2 <= std_logic_vector(unsigned(trunc_ln818_4_reg_278) + unsigned(ap_const_lv8_F8));
    add_ln813_3_fu_237_p2 <= std_logic_vector(unsigned(add_ln813_2_reg_283) + unsigned(trunc_ln_reg_258_pp0_iter3_reg));
    add_ln813_fu_177_p2 <= std_logic_vector(unsigned(trunc_ln818_3_fu_162_p4) + unsigned(ap_const_lv8_F8));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(add_ln813_3_fu_237_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= add_ln813_3_fu_237_p2;
        else 
            ap_return_0 <= "XXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(add_ln813_1_reg_273_pp0_iter3_reg, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= add_ln813_1_reg_273_pp0_iter3_reg;
        else 
            ap_return_1 <= "XXXXXXXX";
        end if; 
    end process;


    grp_fu_77_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_77_ce <= ap_const_logic_1;
        else 
            grp_fu_77_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_77_p1 <= ap_const_lv11_B(5 - 1 downto 0);
    r_V_1_fu_201_p2 <= std_logic_vector(unsigned(shl_ln1273_2_fu_183_p3) + unsigned(sext_ln1273_1_fu_197_p1));
    r_V_2_fu_156_p2 <= std_logic_vector(unsigned(shl_ln1273_4_fu_148_p3) + unsigned(sext_ln70_fu_144_p1));
    r_V_fu_128_p2 <= std_logic_vector(signed(sext_ln1273_fu_124_p1) - signed(shl_ln_fu_108_p3));
        sext_ln1273_1_fu_197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_3_fu_190_p3),11));

        sext_ln1273_fu_124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_1_fu_116_p3),11));

    sext_ln70_fu_144_p0 <= p_read2_int_reg;
        sext_ln70_fu_144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_fu_144_p0),11));

    shl_ln1273_1_fu_116_p3 <= (p_read_int_reg & ap_const_lv2_0);
    shl_ln1273_2_fu_183_p3 <= (p_read_5_reg_252 & ap_const_lv3_0);
    shl_ln1273_3_fu_190_p3 <= (p_read_5_reg_252 & ap_const_lv1_0);
    shl_ln1273_4_fu_148_p1 <= p_read2_int_reg;
    shl_ln1273_4_fu_148_p3 <= (shl_ln1273_4_fu_148_p1 & ap_const_lv3_0);
    shl_ln_fu_108_p3 <= (trunc_ln1273_fu_104_p1 & ap_const_lv4_0);
    trunc_ln1273_fu_104_p1 <= p_read_int_reg(7 - 1 downto 0);
    trunc_ln818_2_fu_207_p4 <= r_V_1_fu_201_p2(10 downto 3);
    trunc_ln818_3_fu_162_p4 <= r_V_2_fu_156_p2(10 downto 3);
end behav;
