/* Generated by Yosys 0.5+ (git sha1 f13e387, gcc 5.3.1-8ubuntu2 -O2 -fstack-protector-strong -fPIC -Os) */
module add8(A, B, Z);
  wire [8:0] _00_;
  wire [8:0] _01_;
  wire [8:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  input [7:0] A;
  input [7:0] B;
  output [8:0] Z;
  assign _03_ = _00_[1] &  _01_[0];
  assign _04_ = _00_[3] &  _02_[2];
  assign _05_ = _00_[5] &  _02_[4];
  assign _06_ = _00_[7] &  _02_[6];
  assign _07_ = _10_ &  _01_[1];
  assign _08_ = _12_ &  _19_;
  assign _09_ = _13_ &  _01_[3];
  assign _10_ = _00_[3] &  _00_[2];
  assign _11_ = _00_[5] &  _00_[4];
  assign _12_ = _00_[7] &  _00_[6];
  assign _13_ = _12_ &  _11_;
  assign _14_ = _11_ &  _01_[3];
  assign _15_ = _00_[2] &  _01_[1];
  assign _16_ = _00_[4] &  _01_[3];
  assign _17_ = _00_[6] &  _01_[5];
  assign _01_[1] = _02_[1] |  _03_;
  assign _18_ = _02_[3] |  _04_;
  assign _19_ = _02_[5] |  _05_;
  assign _20_ = _02_[7] |  _06_;
  assign _01_[3] = _18_ |  _07_;
  assign _21_ = _20_ |  _08_;
  assign Z[8] = _21_ |  _09_;
  assign _01_[5] = _19_ |  _14_;
  assign _01_[2] = _02_[2] |  _15_;
  assign _01_[4] = _02_[4] |  _16_;
  assign _01_[6] = _02_[6] |  _17_;
  assign Z[0] = B[0] ^  A[0];
  assign _00_[1] = B[1] ^  A[1];
  assign _00_[2] = B[2] ^  A[2];
  assign _00_[3] = B[3] ^  A[3];
  assign _00_[4] = B[4] ^  A[4];
  assign _00_[5] = B[5] ^  A[5];
  assign _00_[6] = B[6] ^  A[6];
  assign _00_[7] = B[7] ^  A[7];
  assign Z[1] = _00_[1] ^  _01_[0];
  assign Z[2] = _00_[2] ^  _01_[1];
  assign Z[3] = _00_[3] ^  _01_[2];
  assign Z[4] = _00_[4] ^  _01_[3];
  assign Z[5] = _00_[5] ^  _01_[4];
  assign Z[6] = _00_[6] ^  _01_[5];
  assign Z[7] = _00_[7] ^  _01_[6];
  assign _01_[0] = B[0] &  A[0];
  assign _02_[1] = B[1] &  A[1];
  assign _02_[2] = B[2] &  A[2];
  assign _02_[3] = B[3] &  A[3];
  assign _02_[4] = B[4] &  A[4];
  assign _02_[5] = B[5] &  A[5];
  assign _02_[6] = B[6] &  A[6];
  assign _02_[7] = B[7] &  A[7];
endmodule
