+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                                   design_1_i/top_0/inst/rmsAccQ_reg[30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                   design_1_i/top_0/inst/rmsAccQ_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                   design_1_i/top_0/inst/sumAccQ_reg[21]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                   design_1_i/top_0/inst/sumAccQ_reg[22]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                   design_1_i/top_0/inst/sumAccQ_reg[28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                    design_1_i/top_0/inst/rmsAccQ_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                   design_1_i/top_0/inst/sumAccQ_reg[30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                    design_1_i/top_0/inst/sumAccQ_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                    design_1_i/top_0/inst/sumAccQ_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                                    design_1_i/top_0/inst/rmsAccQ_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                      design_1_i/top_0/inst/AxiSupporter1/rdDataQ_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
