module button_led(clock, button, led, counter, rst);
	input clock, button, rst;
	output reg [7:0] counter;
	input reg led;
	
	always_ff @(posedge clock) begin
	  if (rst) begin
	    led <= 1'd0;
	  end else begin
    		if (counter) begin
    			led <= 1'd1;
    		end else begin
    			led <= 1'd0;
    		end
		end
	end
endmodule