Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 10 22:30:23 2022
| Host         : LAPTOP-S9QTJS1I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pcc24_ring_control_sets_placed.rpt
| Design       : pcc24_ring
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   389 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    73 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |          136 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |            5490 |         1854 |
| Yes          | No                    | No                     |              76 |           21 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |             964 |          296 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                   Enable Signal                  |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  SendData_f1_0_1/package_send_interval_sig__0  |                                                  |                                                      |                1 |              1 |         1.00 |
|  SendData_f2_3_1/package_send_interval_sig__0  |                                                  |                                                      |                1 |              1 |         1.00 |
|  SendData_f3_15_1/package_send_interval_sig__0 |                                                  |                                                      |                1 |              1 |         1.00 |
|  SendData_f6_7_2/package_send_interval_sig__0  |                                                  |                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | u_uart_send/uart_txd0                            | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/token_counter_up05_out           | SendData_f2_3_1/token_counter_up[2]_i_1_n_0          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/token_counter_up05_out          | SendData_f3_15_1/token_counter_up[2]_i_1__2_n_0      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/token_counter_up05_out           | SendData_f1_0_1/token_counter_up[2]_i_1__1_n_0       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/token_counter_up05_out           | SendData_f6_7_2/token_counter_up[2]_i_1__0_n_0       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/PCC_op_data_o[65]_i_1__0_n_0     |                                                      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 |                                                  | pcc2_1/OutputFSM_BRIDGE/stb_r_reg_2                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 |                                                  | pcc6_1/OutputFSM_BRIDGE/stb_r_reg_3                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 |                                                  | pcc10_1/OutputFSM_BRIDGE/stb_r_reg_3                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 |                                                  | pcc14_1/OutputFSM_BRIDGE/stb_r_reg_3                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 |                                                  | pcc1_2/OutputFSM_BRIDGE/stb_r_reg_2                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 |                                                  | pcc3_2/OutputFSM_BRIDGE/stb_r_reg_4                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 |                                                  | pcc5_2/OutputFSM_BRIDGE/stb_r_reg_3                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/token_counter_down0              | SendData_f6_7_2/token_counter_down[5]_i_1_n_0        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 |                                                  | pcc7_2/OutputFSM_BRIDGE/stb_r_reg_3                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc0_1/InputFSM_1/address_r[3]_i_1__15_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc0_1/InputFSM_2/address_r[3]_i_1__16_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc0_1/InputFSM_IPCORE/address_r[3]_i_1__14_n_0  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc1_1/InputFSM_1/address_r[3]_i_1__12_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc1_1/InputFSM_2/address_r[3]_i_1__13_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc3_1/InputFSM_1/address_r[3]_i_1__7_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 | pcc3_1/InputFSM_2/address_r[3]_i_1__8_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 | pcc0_2/InputFSM_1/address_r[3]_i_1__45_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc0_2/InputFSM_2/address_r[3]_i_1__46_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc15_1/InputFSM_1/address_r[3]_i_1__48_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc15_1/InputFSM_2/address_r[3]_i_1__49_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc15_1/InputFSM_IPCORE/address_r[3]_i_1__47_n_0 | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc2_2/InputFSM_1/address_r[3]_i_1__17_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc2_2/InputFSM_2/address_r[3]_i_1__18_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc4_2/InputFSM_1/address_r[3]_i_1__40_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc4_2/InputFSM_2/address_r[3]_i_1__41_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc6_2/InputFSM_2/address_r[3]_i_1__58_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc6_2/InputFSM_1/address_r[3]_i_1__57_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc9_1/InputFSM_1/address_r[3]_i_1__31_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc4_1/InputFSM_1/address_r[3]_i_1__5_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc4_1/InputFSM_2/address_r[3]_i_1__6_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc4_1/InputFSM_IPCORE/address_r[3]_i_1__4_n_0   | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc5_1/InputFSM_1/address_r[3]_i_1__2_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc5_1/InputFSM_2/address_r[3]_i_1__3_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc11_1/InputFSM_1/address_r[3]_i_1__26_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc11_1/InputFSM_2/address_r[3]_i_1__27_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc7_1/InputFSM_1/address_r[3]_i_1__35_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc7_1/InputFSM_2/address_r[3]_i_1__36_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc8_1/InputFSM_1/address_r[3]_i_1__33_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc8_1/InputFSM_2/address_r[3]_i_1__34_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc9_1/InputFSM_2/address_r[3]_i_1__32_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 | pcc12_1/InputFSM_1/address_r[3]_i_1__24_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc12_1/InputFSM_2/address_r[3]_i_1__25_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc13_1/InputFSM_1/address_r[3]_i_1__22_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc13_1/InputFSM_2/address_r[3]_i_1__23_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc2_1/InputFSM_1/address_r[3]_i_1__9_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc2_1/InputFSM_2/address_r[3]_i_1__10_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc2_1/InputFSM_BRIDGE/address_r[3]_i_1__11_n_0  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc6_1/InputFSM_1/address_r[3]_i_1_n_0           | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc6_1/InputFSM_2/address_r[3]_i_1__0_n_0        | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc6_1/InputFSM_BRIDGE/address_r[3]_i_1__1_n_0   | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc10_1/InputFSM_1/address_r[3]_i_1__28_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc10_1/InputFSM_2/address_r[3]_i_1__29_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc10_1/InputFSM_BRIDGE/address_r[3]_i_1__30_n_0 | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc14_1/InputFSM_1/address_r[3]_i_1__54_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc14_1/InputFSM_2/address_r[3]_i_1__55_n_0      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc14_1/InputFSM_BRIDGE/address_r[3]_i_1__56_n_0 | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc1_2/InputFSM_1/address_r[3]_i_1__19_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc1_2/InputFSM_2/address_r[3]_i_1__20_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc1_2/InputFSM_BRIDGE/address_r[3]_i_1__21_n_0  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc3_2/InputFSM_1/address_r[3]_i_1__42_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc3_2/InputFSM_2/address_r[3]_i_1__43_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc3_2/InputFSM_BRIDGE/address_r[3]_i_1__44_n_0  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc5_2/InputFSM_1/address_r[3]_i_1__37_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc5_2/InputFSM_2/address_r[3]_i_1__38_n_0       | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc5_2/InputFSM_BRIDGE/address_r[3]_i_1__39_n_0  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | pcc7_2/Arbiter/E[0]                              | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc7_2/Arbiter/data_r_reg[63]_0[0]               | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                 | pcc7_2/Arbiter/data_r_reg[63][0]                 | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc7_2/Arbiter/data_r_reg[63]_1[0]               | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/token_counter_down0              | SendData_f1_0_1/token_counter_down[4]_i_1__2_n_0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/token_counter_down0             | SendData_f3_15_1/token_counter_down[4]_i_1__1_n_0    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/token_counter_down0              | SendData_f2_3_1/token_counter_down[4]_i_1__0_n_0     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/PCC_op_data_o[65]_i_1__1_n_0     |                                                      |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                                 | u_uart_send/tx_cnt0                              | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/PCC_op_data_o[65]_i_1__0_n_0     | SendData_f6_7_2/PCC_op_data_o[13]_i_1__0_n_0         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/PCC_op_data_o[62]_i_2_n_0        | SendData_f2_3_1/PCC_op_data_o[15]_i_1_n_0            |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/PCC_op_data_o[62]_i_2__1_n_0    | SendData_f3_15_1/PCC_op_data_o[13]_i_1__2_n_0        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/potnum                           | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/potnum                           | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/potnum                          | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc5_1/OutputFSM_IPCORE/fwd_r_reg_0[0]           | pcc5_1/OutputFSM_IPCORE/fwd_r_reg_1[0]               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                 | pcc7_2/InputFSM_IPCORE/pack_r_reg_0[0]           | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                 | u_uart_send/rd_flag                              | u_uart_send/tail[7]_i_1_n_0                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/address[12]_i_1__2_n_0           | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/address[12]_i_1__1_n_0           | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/address[12]_i_1__0_n_0          | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/address[12]_i_1_n_0              | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/package_length                   | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/sel                              | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc7_2/InputFSM_IPCORE/E[0]                      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc4_1/InputFSM_IPCORE/E[0]                      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/sel                             | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/package_length                  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/sel                              | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/package_length                   | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/sel                              | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc15_1/InputFSM_IPCORE/E[0]                     | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/package_length                   | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | pcc0_1/InputFSM_IPCORE/E[0]                      | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/package_send_interval_sig       | SendData_f3_15_1/package_send_interval[0]_i_1__1_n_0 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/package_send_interval_sig        | SendData_f1_0_1/package_send_interval[0]_i_1__0_n_0  |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/package_send_interval_sig        | SendData_f2_3_1/package_send_interval[0]_i_1_n_0     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/package_send_interval_sig        | SendData_f6_7_2/package_send_interval[0]_i_1__2_n_0  |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                                 | SendData_f3_15_1/PCC_op_data_o[62]_i_2__1_n_0    | SendData_f3_15_1/PCC_op_data_o[62]_i_1__2_n_0        |               14 |             55 |         3.93 |
|  clk_IBUF_BUFG                                 | SendData_f6_7_2/PCC_op_data_o[65]_i_1__0_n_0     | SendData_f6_7_2/PCC_op_data_o[61]_i_1_n_0            |               14 |             55 |         3.93 |
|  clk_IBUF_BUFG                                 | SendData_f2_3_1/PCC_op_data_o[62]_i_2_n_0        | SendData_f2_3_1/PCC_op_data_o[62]_i_1_n_0            |               11 |             56 |         5.09 |
|  clk_IBUF_BUFG                                 | reset_n_IBUF                                     | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |               30 |             60 |         2.00 |
|  clk_IBUF_BUFG                                 | SendData_f1_0_1/PCC_op_data_o[65]_i_1__1_n_0     | SendData_f1_0_1/PCC_op_data_o[62]_i_1__1_n_0         |               17 |             60 |         3.53 |
|  clk_IBUF_BUFG                                 | pcc5_1/OutputFSM_IPCORE/E[0]                     |                                                      |               14 |             66 |         4.71 |
|  clk_IBUF_BUFG                                 |                                                  |                                                      |              132 |            194 |         1.47 |
|  clk_IBUF_BUFG                                 |                                                  | pcc7_2/OutputFSM_BRIDGE/SR[0]                        |             1843 |           5469 |         2.97 |
+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


