

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Mar 31 23:52:47 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.168|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                 |                       |  Latency  |  Interval | Pipeline |
        |             Instance            |         Module        | min | max | min | max |   Type   |
        +---------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_conv_1d_0_0_0_0_fu_36        |conv_1d_0_0_0_0        |    3|    3|    1|    1| function |
        |grp_compute_layer_0_0_0_s_fu_42  |compute_layer_0_0_0_s  |    2|    2|    1|    1| function |
        |grp_softmax_fu_58                |softmax                |    6|    6|    1|    1| function |
        |call_ret2_relu_fu_72             |relu                   |    0|    0|    1|    1| function |
        +---------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|       6|
|FIFO                 |        -|      -|        -|       -|
|Instance             |       18|    792|    43011|   21794|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       9|
|Register             |        -|      -|      208|       -|
+---------------------+---------+-------+---------+--------+
|Total                |       18|    792|    43219|   21809|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |     28|        6|       6|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |     14|        3|       3|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+-------+-------+------+
    |             Instance            |         Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +---------------------------------+-----------------------+---------+-------+-------+------+
    |grp_compute_layer_0_0_0_s_fu_42  |compute_layer_0_0_0_s  |        0|    288|  14711|  5129|
    |grp_conv_1d_0_0_0_0_fu_36        |conv_1d_0_0_0_0        |        0|    504|  26679|  9051|
    |call_ret2_relu_fu_72             |relu                   |        0|      0|      0|   612|
    |grp_softmax_fu_58                |softmax                |       18|      0|   1621|  7002|
    +---------------------------------+-----------------------+---------+-------+-------+------+
    |Total                            |                       |       18|    792|  43011| 21794|
    +---------------------------------+-----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |data_V_blk_n  |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9         |   1|   0|    1|          0|
    |grp_softmax_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |logits2_0_V_reg_297             |  32|   0|   32|          0|
    |logits2_1_V_reg_302             |  32|   0|   32|          0|
    |logits2_2_V_reg_307             |  32|   0|   32|          0|
    |logits2_3_V_reg_312             |  32|   0|   32|          0|
    |logits2_4_V_reg_317             |  32|   0|   32|          0|
    |logits2_5_V_reg_322             |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 208|   0|  208|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_return      | out |  189| ap_ctrl_hs |   myproject  | return value |
|data_V_blk_n   | out |    1| ap_ctrl_hs |   myproject  | return value |
|data_V_ap_vld  |  in |    1|   ap_vld   |    data_V    |    pointer   |
|data_V         |  in |  768|   ap_vld   |    data_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

