<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32660 Peripheral Driver API: gpio_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32660 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32660</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gpio__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gpio_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpio__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32660_INCLUDE_GPIO_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32660_INCLUDE_GPIO_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__gpio__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af3dad786f2e5e745ad3d0cbf2f6194b4">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af3dad786f2e5e745ad3d0cbf2f6194b4">en0</a>;                  </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af010e38b101793fbad67f05b2718b919">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af010e38b101793fbad67f05b2718b919">en0_set</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a9d8fea45046f1ccd80ad02924c1726d1">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a9d8fea45046f1ccd80ad02924c1726d1">en0_clr</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a41910a99859b77e93dfb49f207ef99a9">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a41910a99859b77e93dfb49f207ef99a9">out_en</a>;               </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a83d7a2fb776767d69622e20da64c6465">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a83d7a2fb776767d69622e20da64c6465">out_en_set</a>;           </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a8c6597473236ccc5991ce6d08aac993a">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a8c6597473236ccc5991ce6d08aac993a">out_en_clr</a>;           </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">out</a>;                  </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">   84</a></span>&#160;    __O  uint32_t <a class="code" href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">out_set</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">   85</a></span>&#160;    __O  uint32_t <a class="code" href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">out_clr</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">   86</a></span>&#160;    __I  uint32_t <a class="code" href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">in</a>;                   </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aa02f2e04b5f96aa90882aae3f7876c71">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aa02f2e04b5f96aa90882aae3f7876c71">int_mod</a>;              </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aad301f9ef76445dec5ca71d750d0c0bf">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aad301f9ef76445dec5ca71d750d0c0bf">int_pol</a>;              </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a9465c419afe05aa1fb72a5ac19f43fb8">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a9465c419afe05aa1fb72a5ac19f43fb8">in_en</a>;                </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">int_en</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#acdb9bef766e5d0b611a870843775a4c7">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#acdb9bef766e5d0b611a870843775a4c7">int_en_set</a>;           </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ae02628ac5e7ce0363e4f44c609bd8b13">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ae02628ac5e7ce0363e4f44c609bd8b13">int_en_clr</a>;           </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a2bdfcae3e617d93ee178788949f22d4b">   93</a></span>&#160;    __I  uint32_t <a class="code" href="group__gpio__registers.html#a2bdfcae3e617d93ee178788949f22d4b">int_stat</a>;             </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a419634313ef369ecc8a0a33d0b2cb3c9">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a419634313ef369ecc8a0a33d0b2cb3c9">int_clr</a>;              </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#affedcd0310ea8b53fcecb4538a47b550">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#affedcd0310ea8b53fcecb4538a47b550">wake_en</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a63c8833a7905e360443c1802c3c9ca8d">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a63c8833a7905e360443c1802c3c9ca8d">wake_en_set</a>;          </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a3613071cf4f8a3e502a18ec7631584c9">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a3613071cf4f8a3e502a18ec7631584c9">wake_en_clr</a>;          </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __R  uint32_t rsv_0x58;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aaefe455980f3d65119c524ed6c820f9b">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aaefe455980f3d65119c524ed6c820f9b">int_dual_edge</a>;        </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a6d46ea6b5009174f411b3853c2991c20">  101</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a6d46ea6b5009174f411b3853c2991c20">pad_cfg1</a>;             </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a8613dffa8f6717b1ad78595c074b8838">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a8613dffa8f6717b1ad78595c074b8838">pad_cfg2</a>;             </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af2d2d31f5bfd87cd995ecc3c8178e7e4">  103</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af2d2d31f5bfd87cd995ecc3c8178e7e4">en1</a>;                  </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a850acf8e6344d4da53a5b35238a7f7d1">  104</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a850acf8e6344d4da53a5b35238a7f7d1">en1_set</a>;              </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a18c0adefe29c0f3db2ab4df7b02b3f46">  105</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a18c0adefe29c0f3db2ab4df7b02b3f46">en1_clr</a>;              </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5a76c7227715177733533b7725826d91">  106</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5a76c7227715177733533b7725826d91">en2</a>;                  </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a78c56a3c94d09696880d5d3b28328a20">  107</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a78c56a3c94d09696880d5d3b28328a20">en2_set</a>;              </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a34fcc3690f289c2fb5f2964d9f3f3716">  108</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a34fcc3690f289c2fb5f2964d9f3f3716">en2_clr</a>;              </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    __R  uint32_t rsv_0x80_0xa7[10];</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ab4367776d79f52ae43b7e103413c3392">  110</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ab4367776d79f52ae43b7e103413c3392">is</a>;                   </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a27bd59373a3c3b2a4e9322fde99f6f4c">  111</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a27bd59373a3c3b2a4e9322fde99f6f4c">sr</a>;                   </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af3fd471fbfb5eddfdcd5067069138b32">  112</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af3fd471fbfb5eddfdcd5067069138b32">ds0</a>;                  </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aded1d97628851ac331d217c8f8d08e33">  113</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aded1d97628851ac331d217c8f8d08e33">ds1</a>;                  </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5a1d26602cf5c5fa9f23c0fcfa2ccb12">  114</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5a1d26602cf5c5fa9f23c0fcfa2ccb12">ps</a>;                   </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    __R  uint32_t rsv_0xbc;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a8d5d18509b33e19dcdd4f5b63d269f90">  116</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a8d5d18509b33e19dcdd4f5b63d269f90">vssel</a>;                </div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;} <a class="code" href="group__gpio__registers.html#structmxc__gpio__regs__t">mxc_gpio_regs_t</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Register offsets for module GPIO */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaa76c20d9c23dee0f52e20f2217f90167">  126</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN0                     ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga868caa5082408824d69032c9a00dd815">  127</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN0_SET                 ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga87ca03c689f00b8b0e293590dc341a25">  128</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN0_CLR                 ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga39abe8ea9c9cca4c36569e24c1c1a955">  129</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_EN                  ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaca62cc1d87cd41857e1c64cc0af54a2f">  130</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_EN_SET              ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga69be75eb84cc5e5c86534aa6c69c27ce">  131</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_EN_CLR              ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gacedd52f61c661de1cfdb2ec550ce0f2b">  132</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT                     ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab4c80b1e1d756c951150c4c3d92fc10c">  133</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_SET                 ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab8d0414874e7a723126cb452a0e0eec4">  134</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_CLR                 ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gadd058220f09d4fa558eae6aa2577d210">  135</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_IN                      ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga461cba15ab8c92c8d3733baca4805220">  136</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_MOD                 ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf45e24dff8f4c63869c98683ffe3f7f1">  137</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_POL                 ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga9fefcf1855f78ea1d86bae79d8bd31d1">  138</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_IN_EN                   ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga8e43896a7dae653d606fc1b6ceae8d1e">  139</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_EN                  ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gae49adb067d0f0cbcfa1e617f849d2839">  140</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_EN_SET              ((uint32_t)0x00000038UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga2085b59188ee0fc2b18aea73712b1f4a">  141</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_EN_CLR              ((uint32_t)0x0000003CUL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga568051a18cfeb923dd66174577d7e484">  142</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_STAT                ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga4e1bb5efe2d55931ad066985c5a5ff69">  143</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_CLR                 ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaed5b341948ea5cb2e0a15890c698ede4">  144</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WAKE_EN                 ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga872c82d804151dff57ae7b282471af68">  145</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WAKE_EN_SET             ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf93f122a8219b17479517bed53af0bdc">  146</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WAKE_EN_CLR             ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga8622f35f7d89141d2dbc4f18ef4e14b9">  147</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_DUAL_EDGE           ((uint32_t)0x0000005CUL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga78f781b3f1f6b801340682e4755405a5">  148</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PAD_CFG1                ((uint32_t)0x00000060UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga2ff3ae3085625507996679a05995b33f">  149</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PAD_CFG2                ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga1cabc6e94d9c034f093e99e2b52e4ad8">  150</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN1                     ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3cec9b7df9db083d4ca600a559357f24">  151</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN1_SET                 ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf73912b8ff595ba2b536a8ccac988d01">  152</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN1_CLR                 ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf35a746852595cd4ea1cfd05fae65928">  153</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN2                     ((uint32_t)0x00000074UL) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga282b023aa645fde7e8d3d0ae9ba14987">  154</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN2_SET                 ((uint32_t)0x00000078UL) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab238e38f894983e5bdad185644a12c07">  155</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN2_CLR                 ((uint32_t)0x0000007CUL) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga4fdeb971ffcaaa861b1c5fab91f0deb0">  156</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_IS                      ((uint32_t)0x000000A8UL) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga5bfd98d3e6944feca7d78f2960b4fdd2">  157</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_SR                      ((uint32_t)0x000000ACUL) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga216756df7c723795e489b58c649d6e2d">  158</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DS0                     ((uint32_t)0x000000B0UL) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gad5ad180e0488ac0597b2416ae0f6801e">  159</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DS1                     ((uint32_t)0x000000B4UL) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3f5e991f9954a9be74d40e3d41707266">  160</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PS                      ((uint32_t)0x000000B8UL) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga263d5b2fe4fa353b8ca726894799497d">  161</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_VSSEL                   ((uint32_t)0x000000C0UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#ga567cb9f3249c29df6648d0e1cd60ae5f">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_GPIO_EN_POS                     0 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#gabd3c5bd9af0ff93be5c4b08988d09560">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_GPIO_EN                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN0_GPIO_EN_POS)) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#gae73f9bdbc6bec6ca51fb17c906052b38">  173</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN0_GPIO_EN_ALTERNATE               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#ga3e9be26c3c2372a41ef46ddd830f8dcd">  174</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN0_GPIO_EN_ALTERNATE               (MXC_V_GPIO_EN0_GPIO_EN_ALTERNATE &lt;&lt; MXC_F_GPIO_EN0_GPIO_EN_POS) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#ga44526539e083f36afaa30242b016dac8">  175</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN0_GPIO_EN_GPIO                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#gafe20ee91f6ef7e26e71366c3f136e2e6">  176</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN0_GPIO_EN_GPIO                    (MXC_V_GPIO_EN0_GPIO_EN_GPIO &lt;&lt; MXC_F_GPIO_EN0_GPIO_EN_POS) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___s_e_t.html#ga8e297139a5f78cdfc8c0301dfafe9471">  188</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___s_e_t.html#ga39015bf6288d8682ab9b8cdfbe98f7e1">  189</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN0_SET_ALL_POS)) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___c_l_r.html#ga66ad785f584889cfa7addffbe709c919">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___c_l_r.html#gabdd9b6dc10f45efe7665b11e2663e736">  202</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN0_CLR_ALL_POS)) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga2fdeff86005b15b94ac6a18c356cb771">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS              0 </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga128fd3b7e7444ae5cf4eced2dee7e718">  214</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_GPIO_OUT_EN                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga1ac90f34f16339f706636d6e5d3e9a27">  215</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga33a93366522841a6a88c08b8a14fd977">  216</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_GPIO_OUT_EN_DIS              (MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_DIS &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga2c1a12174106b1b519fb63846126b4a1">  217</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#gaf5b5c65a8d501bdd16dbf1a131ebe9d5">  218</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_GPIO_OUT_EN_EN               (MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_EN &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#ga2a7c400a761a556004a55effc2837194">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_SET_ALL_POS                  0 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#gafa2051418d43e8e4c41163ca47037fa7">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_SET_ALL                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_SET_ALL_POS)) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga9c7529dd79ed64a1918e29cc9fa79e28">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_CLR_ALL_POS                  0 </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga03a375e71717b9f4fb8fd990bcee2b0b">  244</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_CLR_ALL                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#gac4fab39a1a698b572f8d168ce195a7b0">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_GPIO_OUT_POS                    0 </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga6c818e902ab9cc94006b0d8e854ac83c">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_GPIO_OUT                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS)) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga49c5cb2a9bea00ef5c93f8e0d1181341">  258</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_GPIO_OUT_LOW                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga942cbf531303a8a158225a34ea6a31a2">  259</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_GPIO_OUT_LOW                    (MXC_V_GPIO_OUT_GPIO_OUT_LOW &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#gac39c2062974b8158195592699626e109">  260</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_GPIO_OUT_HIGH                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga9d390b39684e0cafbaf219c0f1a97261">  261</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_GPIO_OUT_HIGH                   (MXC_V_GPIO_OUT_GPIO_OUT_HIGH &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#gaa82f721e63b00f2f41f4934c86484297">  273</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS            0 </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga5a9cc6a352f23b5977dc0c231424742c">  274</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS)) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga2cf923a86445b99706c58de44a71221b">  275</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga0f9bbb99248d10768ce95b527f5e2f47">  276</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_NO             (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga8374c6d6ca12d6ccec1084a45b66372a">  277</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga350556688902ab8d7e91f0f8bdb39701">  278</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_SET            (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#gaea49754bc59ac193ee602547333d0733">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS            0 </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga34be6b2874b6a6c8bfc01185e3583a12">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS)) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga0e6c50f7f11dde5324b45d67f113c0cb">  302</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_GPIO_IN_POS                      0 </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga7a8581225a93489013e9f7b8461659e3">  303</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_GPIO_IN                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IN_GPIO_IN_POS)) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d.html#ga0a2221eeab673daaabcd7b63866aab7e">  314</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS            0 </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d.html#ga6f418867dcc872f03b7d73decfdad1dd">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_MOD_GPIO_INT_MOD                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS)) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d.html#ga4d1d091bcd110dad604c62a909485695">  316</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_LEVEL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d.html#ga40c1f7e6be9b8f30018d98c69ec831ad">  317</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_MOD_GPIO_INT_MOD_LEVEL          (MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_LEVEL &lt;&lt; MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d.html#gae8c514db9902542799fd5ecda19c997a">  318</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_EDGE           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d.html#ga645c827ad58cf81a6679c12319e7aaf0">  319</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_MOD_GPIO_INT_MOD_EDGE           (MXC_V_GPIO_INT_MOD_GPIO_INT_MOD_EDGE &lt;&lt; MXC_F_GPIO_INT_MOD_GPIO_INT_MOD_POS) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gaf7642a4e46009fb784b10a5b5ed9323f">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS            0 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gaed925beb749458f2b39448721525758c">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_POL_GPIO_INT_POL                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS)) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#ga5573663abbd9dcab76d3bcd30cfbb10a">  332</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_POL_GPIO_INT_POL_FALLING        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gab365d25bafd5f200e171292be98acb82">  333</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_POL_GPIO_INT_POL_FALLING        (MXC_V_GPIO_INT_POL_GPIO_INT_POL_FALLING &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gab2cf1b7bbc7c088eaa3bba0b00297d46">  334</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_POL_GPIO_INT_POL_RISING         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#ga339580e5912389cbbe0de2818a3781b5">  335</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_POL_GPIO_INT_POL_RISING         (MXC_V_GPIO_INT_POL_GPIO_INT_POL_RISING &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#gaf9258e3f1a0f2c06f873d9fd44cb97a1">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS                0 </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga59f6dc00fcb471e0bf836ae2b05044dc">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_EN_GPIO_IN_EN                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS)) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga63d87bbf00e13f398d9cca41c32be962">  347</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_IN_EN_GPIO_IN_EN_DIS                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga095fbbc2a2535efa7c87584cc4398172">  348</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_IN_EN_GPIO_IN_EN_DIS                (MXC_V_GPIO_IN_EN_GPIO_IN_EN_DIS &lt;&lt; MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga2499d6208c11970537974121c56747fa">  349</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_IN_EN_GPIO_IN_EN_EN                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga0ec72103964ad08ada80899cd2f89da5">  350</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_IN_EN_GPIO_IN_EN_EN                 (MXC_V_GPIO_IN_EN_GPIO_IN_EN_EN &lt;&lt; MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#gab9600d31b81f25d1097809c22bb0a754">  361</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS              0 </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#gabc277cf79371a75eaaecbc41a7793355">  362</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_GPIO_INT_EN                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS)) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#ga7cf45430acd0def6b5bacfaf7694c04e">  363</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_GPIO_INT_EN_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#ga47d53db9b65138db6de6eae593d63f06">  364</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_GPIO_INT_EN_DIS              (MXC_V_GPIO_INT_EN_GPIO_INT_EN_DIS &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#ga2e4fd708b7eb3f52797d0cc194794663">  365</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_GPIO_INT_EN_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#gab37a3fef5ee5cb3a378cf9957c94d6c0">  366</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_GPIO_INT_EN_EN               (MXC_V_GPIO_INT_EN_GPIO_INT_EN_EN &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#gacecfa7f7ded9473ee9d4c2b21ac66836">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS      0 </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#gaf292bd963c3b83708f565a835a121962">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS)) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga3315651bea00d1fb49355b2a12a1abd4">  380</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga9bfca6180d6bd4fb672fb887cdf938a6">  381</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO       (MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga030fc5712481ba967818df90c32382e4">  382</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga04b91301fae7574614fb105fef7806c7">  383</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET      (MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#gaef43aa0436a24603edd3d8cb00a31dbf">  395</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS      0 </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga11fff0baf6506d123f56c7e896145a87">  396</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS)) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga34eb73b689d0fa3d8c61b89b99aeb9de">  397</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga4ea55c1e91914e348e26e7fceb38877e">  398</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO       (MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga51f34696244b971a31ea29bb2b223b44">  399</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga822f66f49a20ea6c09dad7111ef75967">  400</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR    (MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#ga4a8896dc4ff31fcb30da5f5786f9ac1c">  411</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS          0 </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#ga4d187137bc92866c6f44d40c0461585e">  412</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_STAT_GPIO_INT_STAT              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS)) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gaf4d8ab951557571cb797b709ce85a2be">  413</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_NO           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gaa39d8238bcdb20670a9b4366f5ed2c70">  414</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_STAT_GPIO_INT_STAT_NO           (MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_NO &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gab8b0dbf75669f89c7608d89a39e61076">  415</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_PENDING      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gac09f0f3897bbaa498d35c5f2f9b4a711">  416</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_STAT_GPIO_INT_STAT_PENDING      (MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_PENDING &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#gad3cc3472d76c5858672b7ebbe1dfc1c2">  428</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#ga634a5b77fbb0d3f9e07193cb88f05a4a">  429</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_CLR_ALL_POS)) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga5f1e01a7c85aac4c7bcf47fe73035a5d">  440</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS            0 </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga11c66804493d7552a082b6649e2d8d24">  441</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS)) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga4c4b3f87ac89adc1be55663ebda38b6c">  442</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga6d0186952c5df60dc25f3efc6734b4e0">  443</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS            (MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga72b884817720a5cc27a01561b37d9712">  444</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_EN             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#gafc48f2b7bb177640b2781324d548e2f5">  445</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_GPIO_WAKE_EN_EN             (MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_EN &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#ga9a13f6b748e559fd3d668cb5c09aecc2">  457</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_SET_ALL_POS                 0 </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#ga6898b0b326604fe29415ce288d75c523">  458</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_SET_ALL                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_SET_ALL_POS)) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gae9159c8dcd944cde538b4f1e4e113652">  470</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_CLR_ALL_POS                 0 </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gafbb2fa7c72ff5f1abcfc97654951822a">  471</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_CLR_ALL                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gad858c9975958376ca05f4fa61799f616">  482</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS 0 </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#ga2da4065b2dda907deb9d2667e6a563d5">  483</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS)) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#ga5cb1e1b246cf12d4968482dee154c410">  484</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gabda1d70e4894aa5f1b9fbf92feeb5ee3">  485</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO (MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gaed5912f5f7bfe2c2f5e339fdf43a58bc">  486</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_EN ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gaed4cde596d35ae9786dbe415d012ffdd">  487</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_EN (MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_EN &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#gad4671a3f371a3db59678c6f16f3aa8c5">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS          0 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#gaf9e5a6dde9cbd513f83aefba8cf53233">  499</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS)) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#gaaa020b93dd5e46076681100e038fd911">  500</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_IMPEDANCE    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#gaee891e0f74869b758125258a55cd302f">  501</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PAD_CFG1_GPIO_PAD_CFG1_IMPEDANCE    (MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_IMPEDANCE &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#gaddd398bb6aa717551c399f842a72a8d5">  502</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PU           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#ga9190ed585baa7004268155e47c28c905">  503</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PU           (MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PU &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#ga9016649c2d5b21dc37dc95e6b710743e">  504</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PD           ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g1.html#gac2a8618b03ff8a0afe93d2792d3601c3">  505</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PD           (MXC_V_GPIO_PAD_CFG1_GPIO_PAD_CFG1_PD &lt;&lt; MXC_F_GPIO_PAD_CFG1_GPIO_PAD_CFG1_POS) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#gab4347447d3eadf3f7d0bee8cb0bb1788">  516</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS          0 </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#ga19088390b32000b948fb91417ffdb64e">  517</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS)) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#ga33c73392b6ee368ab525d91a563a0793">  518</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_IMPEDANCE    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#ga17593381b2dd30d9f08c1abcc58217e2">  519</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PAD_CFG2_GPIO_PAD_CFG2_IMPEDANCE    (MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_IMPEDANCE &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#ga4c4b433a72c072489cd7fc0a7007e879">  520</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PU           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#ga740b6a4a77b5db8b17fffa69d9499d47">  521</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PU           (MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PU &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#ga6cf9a09a68785d37b9b16c9a9267a0d2">  522</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PD           ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d___c_f_g2.html#gacd073c4f4f7cc39455e4cf29230a7d8a">  523</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PD           (MXC_V_GPIO_PAD_CFG2_GPIO_PAD_CFG2_PD &lt;&lt; MXC_F_GPIO_PAD_CFG2_GPIO_PAD_CFG2_POS) </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#gae2c3e728533d5dcff875dd3b3a8eeac7">  534</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_GPIO_EN1_POS                    0 </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga3724a944f84a049facb97bf25593e6c2">  535</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_GPIO_EN1                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS)) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga41d28569d92c7a59cd54f2c7e4155fb6">  536</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN1_GPIO_EN1_PRIMARY                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#gac7a8f2fbf52f510db22b99c77184cd47">  537</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN1_GPIO_EN1_PRIMARY                (MXC_V_GPIO_EN1_GPIO_EN1_PRIMARY &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga5c8a103328700fcf1d0c0fd9b4a9acad">  538</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN1_GPIO_EN1_SECONDARY              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga489775d0dea2907ac3e4d0dcdf7b2eca">  539</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN1_GPIO_EN1_SECONDARY              (MXC_V_GPIO_EN1_GPIO_EN1_SECONDARY &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___s_e_t.html#ga582e5b6339fd338628b4c8a8e653fb26">  551</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___s_e_t.html#gac09654b4817049e68773ee4543495fea">  552</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_SET_ALL_POS)) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___c_l_r.html#gaf418bee2299bdc9d72c1eede1e92e36c">  564</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___c_l_r.html#gad06bf21c50d2000d60f610f1547bfa96">  565</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_CLR_ALL_POS)) </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#ga58999c0118aecddf982168b772de8bad">  576</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_GPIO_EN2_POS                    0 </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#ga944a65449a004122b73762c85f9fba86">  577</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_GPIO_EN2                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS)) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#gae2fd276695fb33b3afd222bbaf975906">  578</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN2_GPIO_EN2_PRIMARY                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#gaa28d84b44f47df032f4a9160b03e8b8d">  579</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN2_GPIO_EN2_PRIMARY                (MXC_V_GPIO_EN2_GPIO_EN2_PRIMARY &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#ga7c85916db6cdba6779c6b856c572228d">  580</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN2_GPIO_EN2_SECONDARY              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#gaca446f72783206ce36021eb34b7bc41b">  581</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN2_GPIO_EN2_SECONDARY              (MXC_V_GPIO_EN2_GPIO_EN2_SECONDARY &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___s_e_t.html#gace9256e9bdf151c1fc7846dd958e7011">  593</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___s_e_t.html#ga4dc28b7fe82c5c11f3f76a2df9e35d98">  594</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_SET_ALL_POS)) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___c_l_r.html#gaaeaa2a6414a5e205c277cdbcee0e0cd0">  606</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___c_l_r.html#ga09378b8178626663cef26c51e4a82e72">  607</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_CLR_ALL_POS)) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_s.html#ga2a2f8ca5363263aeae6400459a7591dd">  617</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IS_ALL_POS                          0 </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_s.html#ga8f4e8782956a8811eddfe0ff08497260">  618</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IS_ALL                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IS_ALL_POS)) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r.html#ga2d158a625b4db6e5d4fb4de8a0417d9d">  628</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_SR_ALL_POS                          0 </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r.html#gac16edb05cb8557ed5cb5b3fb82e14be8">  629</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_SR_ALL                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_SR_ALL_POS)) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r.html#ga064cda29bdc0a14271deb131cbd0cfcc">  630</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_SR_ALL_FAST                         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r.html#gad70a321ac52b977a922bd975801499c6">  631</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_SR_ALL_FAST                         (MXC_V_GPIO_SR_ALL_FAST &lt;&lt; MXC_F_GPIO_SR_ALL_POS) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r.html#ga9503943ad2951468db30ff01620dc0b1">  632</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_SR_ALL_SLOW                         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r.html#ga3b3380da0af15614fac5de519f111427">  633</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_SR_ALL_SLOW                         (MXC_V_GPIO_SR_ALL_SLOW &lt;&lt; MXC_F_GPIO_SR_ALL_POS) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gaa299f94ca91d751f126670787154c620">  645</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS0_ALL_POS                         0 </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gacb53988121a9f678f5eb07cb71a272e4">  646</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS0_ALL                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS0_ALL_POS)) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#ga704b0e8866d6e4371120a7066c9c8abb">  647</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS0_ALL_LD                          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#ga163a39df043f264800fe7d443fd38781">  648</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS0_ALL_LD                          (MXC_V_GPIO_DS0_ALL_LD &lt;&lt; MXC_F_GPIO_DS0_ALL_POS) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#ga3e37c60bbd0c5622c51bf2194dad111a">  649</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS0_ALL_HD                          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gac6323e203497543afbf7bf104e5c654c">  650</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS0_ALL_HD                          (MXC_V_GPIO_DS0_ALL_HD &lt;&lt; MXC_F_GPIO_DS0_ALL_POS) </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s1.html#gad7d27ae232274b660b090ef4ce6317ae">  662</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS1_ALL_POS                         0 </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s1.html#gaeef652494907cca2bd64ad0aabc67072">  663</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS1_ALL                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS1_ALL_POS)) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s.html#gada026aa655bc7bbe45b1dee3a3f3cd19">  673</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PS_ALL_POS                          0 </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s.html#ga1c4941df25cf05cea19969b5a2c26c66">  674</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PS_ALL                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PS_ALL_POS)) </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#ga4cd24bdac8b92fb2f1e3d3a05669e850">  684</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_VSSEL_ALL_POS                       0 </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#ga30f60e7506c199b69d1e69b200fe1b6b">  685</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_VSSEL_ALL                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_VSSEL_ALL_POS)) </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32660_INCLUDE_GPIO_REGS_H_</span></div><div class="ttc" id="group__gpio__registers_html_a83d7a2fb776767d69622e20da64c6465"><div class="ttname"><a href="group__gpio__registers.html#a83d7a2fb776767d69622e20da64c6465">mxc_gpio_regs_t::out_en_set</a></div><div class="ttdeci">__IO uint32_t out_en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:81</div></div>
<div class="ttc" id="group__gpio__registers_html_af3fd471fbfb5eddfdcd5067069138b32"><div class="ttname"><a href="group__gpio__registers.html#af3fd471fbfb5eddfdcd5067069138b32">mxc_gpio_regs_t::ds0</a></div><div class="ttdeci">__IO uint32_t ds0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:112</div></div>
<div class="ttc" id="group__gpio__registers_html_aa02f2e04b5f96aa90882aae3f7876c71"><div class="ttname"><a href="group__gpio__registers.html#aa02f2e04b5f96aa90882aae3f7876c71">mxc_gpio_regs_t::int_mod</a></div><div class="ttdeci">__IO uint32_t int_mod</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:87</div></div>
<div class="ttc" id="group__gpio__registers_html_acdb9bef766e5d0b611a870843775a4c7"><div class="ttname"><a href="group__gpio__registers.html#acdb9bef766e5d0b611a870843775a4c7">mxc_gpio_regs_t::int_en_set</a></div><div class="ttdeci">__IO uint32_t int_en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:91</div></div>
<div class="ttc" id="group__gpio__registers_html_structmxc__gpio__regs__t"><div class="ttname"><a href="group__gpio__registers.html#structmxc__gpio__regs__t">mxc_gpio_regs_t</a></div><div class="ttdef"><b>Definition:</b> gpio_regs.h:76</div></div>
<div class="ttc" id="group__gpio__registers_html_ae02628ac5e7ce0363e4f44c609bd8b13"><div class="ttname"><a href="group__gpio__registers.html#ae02628ac5e7ce0363e4f44c609bd8b13">mxc_gpio_regs_t::int_en_clr</a></div><div class="ttdeci">__IO uint32_t int_en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:92</div></div>
<div class="ttc" id="group__gpio__registers_html_a8d5d18509b33e19dcdd4f5b63d269f90"><div class="ttname"><a href="group__gpio__registers.html#a8d5d18509b33e19dcdd4f5b63d269f90">mxc_gpio_regs_t::vssel</a></div><div class="ttdeci">__IO uint32_t vssel</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:116</div></div>
<div class="ttc" id="group__gpio__registers_html_a3e6d001d1e0e8d1e47c89262c1acc0f2"><div class="ttname"><a href="group__gpio__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">mxc_gpio_regs_t::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:90</div></div>
<div class="ttc" id="group__gpio__registers_html_ac62ea7024ef7188e6d2a325df28a4244"><div class="ttname"><a href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">mxc_gpio_regs_t::out</a></div><div class="ttdeci">__IO uint32_t out</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:83</div></div>
<div class="ttc" id="group__gpio__registers_html_a145604370dee8aea94098479af5d089e"><div class="ttname"><a href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">mxc_gpio_regs_t::in</a></div><div class="ttdeci">__I uint32_t in</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:86</div></div>
<div class="ttc" id="group__gpio__registers_html_a2bdfcae3e617d93ee178788949f22d4b"><div class="ttname"><a href="group__gpio__registers.html#a2bdfcae3e617d93ee178788949f22d4b">mxc_gpio_regs_t::int_stat</a></div><div class="ttdeci">__I uint32_t int_stat</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:93</div></div>
<div class="ttc" id="group__gpio__registers_html_aad301f9ef76445dec5ca71d750d0c0bf"><div class="ttname"><a href="group__gpio__registers.html#aad301f9ef76445dec5ca71d750d0c0bf">mxc_gpio_regs_t::int_pol</a></div><div class="ttdeci">__IO uint32_t int_pol</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:88</div></div>
<div class="ttc" id="group__gpio__registers_html_a8613dffa8f6717b1ad78595c074b8838"><div class="ttname"><a href="group__gpio__registers.html#a8613dffa8f6717b1ad78595c074b8838">mxc_gpio_regs_t::pad_cfg2</a></div><div class="ttdeci">__IO uint32_t pad_cfg2</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:102</div></div>
<div class="ttc" id="group__gpio__registers_html_a5a1d26602cf5c5fa9f23c0fcfa2ccb12"><div class="ttname"><a href="group__gpio__registers.html#a5a1d26602cf5c5fa9f23c0fcfa2ccb12">mxc_gpio_regs_t::ps</a></div><div class="ttdeci">__IO uint32_t ps</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:114</div></div>
<div class="ttc" id="group__gpio__registers_html_a34fcc3690f289c2fb5f2964d9f3f3716"><div class="ttname"><a href="group__gpio__registers.html#a34fcc3690f289c2fb5f2964d9f3f3716">mxc_gpio_regs_t::en2_clr</a></div><div class="ttdeci">__IO uint32_t en2_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:108</div></div>
<div class="ttc" id="group__gpio__registers_html_a27bd59373a3c3b2a4e9322fde99f6f4c"><div class="ttname"><a href="group__gpio__registers.html#a27bd59373a3c3b2a4e9322fde99f6f4c">mxc_gpio_regs_t::sr</a></div><div class="ttdeci">__IO uint32_t sr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:111</div></div>
<div class="ttc" id="group__gpio__registers_html_a850acf8e6344d4da53a5b35238a7f7d1"><div class="ttname"><a href="group__gpio__registers.html#a850acf8e6344d4da53a5b35238a7f7d1">mxc_gpio_regs_t::en1_set</a></div><div class="ttdeci">__IO uint32_t en1_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:104</div></div>
<div class="ttc" id="group__gpio__registers_html_af3dad786f2e5e745ad3d0cbf2f6194b4"><div class="ttname"><a href="group__gpio__registers.html#af3dad786f2e5e745ad3d0cbf2f6194b4">mxc_gpio_regs_t::en0</a></div><div class="ttdeci">__IO uint32_t en0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:77</div></div>
<div class="ttc" id="group__gpio__registers_html_a5a76c7227715177733533b7725826d91"><div class="ttname"><a href="group__gpio__registers.html#a5a76c7227715177733533b7725826d91">mxc_gpio_regs_t::en2</a></div><div class="ttdeci">__IO uint32_t en2</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:106</div></div>
<div class="ttc" id="group__gpio__registers_html_a78c56a3c94d09696880d5d3b28328a20"><div class="ttname"><a href="group__gpio__registers.html#a78c56a3c94d09696880d5d3b28328a20">mxc_gpio_regs_t::en2_set</a></div><div class="ttdeci">__IO uint32_t en2_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:107</div></div>
<div class="ttc" id="group__gpio__registers_html_a18c0adefe29c0f3db2ab4df7b02b3f46"><div class="ttname"><a href="group__gpio__registers.html#a18c0adefe29c0f3db2ab4df7b02b3f46">mxc_gpio_regs_t::en1_clr</a></div><div class="ttdeci">__IO uint32_t en1_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:105</div></div>
<div class="ttc" id="group__gpio__registers_html_aded1d97628851ac331d217c8f8d08e33"><div class="ttname"><a href="group__gpio__registers.html#aded1d97628851ac331d217c8f8d08e33">mxc_gpio_regs_t::ds1</a></div><div class="ttdeci">__IO uint32_t ds1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:113</div></div>
<div class="ttc" id="group__gpio__registers_html_a6d46ea6b5009174f411b3853c2991c20"><div class="ttname"><a href="group__gpio__registers.html#a6d46ea6b5009174f411b3853c2991c20">mxc_gpio_regs_t::pad_cfg1</a></div><div class="ttdeci">__IO uint32_t pad_cfg1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:101</div></div>
<div class="ttc" id="group__gpio__registers_html_a3613071cf4f8a3e502a18ec7631584c9"><div class="ttname"><a href="group__gpio__registers.html#a3613071cf4f8a3e502a18ec7631584c9">mxc_gpio_regs_t::wake_en_clr</a></div><div class="ttdeci">__IO uint32_t wake_en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:98</div></div>
<div class="ttc" id="group__gpio__registers_html_a9d8fea45046f1ccd80ad02924c1726d1"><div class="ttname"><a href="group__gpio__registers.html#a9d8fea45046f1ccd80ad02924c1726d1">mxc_gpio_regs_t::en0_clr</a></div><div class="ttdeci">__IO uint32_t en0_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:79</div></div>
<div class="ttc" id="group__gpio__registers_html_a4713ab6ab471a96ea60a11dd4a7cb43c"><div class="ttname"><a href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">mxc_gpio_regs_t::out_clr</a></div><div class="ttdeci">__O uint32_t out_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:85</div></div>
<div class="ttc" id="group__gpio__registers_html_a41910a99859b77e93dfb49f207ef99a9"><div class="ttname"><a href="group__gpio__registers.html#a41910a99859b77e93dfb49f207ef99a9">mxc_gpio_regs_t::out_en</a></div><div class="ttdeci">__IO uint32_t out_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:80</div></div>
<div class="ttc" id="group__gpio__registers_html_aaefe455980f3d65119c524ed6c820f9b"><div class="ttname"><a href="group__gpio__registers.html#aaefe455980f3d65119c524ed6c820f9b">mxc_gpio_regs_t::int_dual_edge</a></div><div class="ttdeci">__IO uint32_t int_dual_edge</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:100</div></div>
<div class="ttc" id="group__gpio__registers_html_a9465c419afe05aa1fb72a5ac19f43fb8"><div class="ttname"><a href="group__gpio__registers.html#a9465c419afe05aa1fb72a5ac19f43fb8">mxc_gpio_regs_t::in_en</a></div><div class="ttdeci">__IO uint32_t in_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:89</div></div>
<div class="ttc" id="group__gpio__registers_html_a63c8833a7905e360443c1802c3c9ca8d"><div class="ttname"><a href="group__gpio__registers.html#a63c8833a7905e360443c1802c3c9ca8d">mxc_gpio_regs_t::wake_en_set</a></div><div class="ttdeci">__IO uint32_t wake_en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:97</div></div>
<div class="ttc" id="group__gpio__registers_html_ab4367776d79f52ae43b7e103413c3392"><div class="ttname"><a href="group__gpio__registers.html#ab4367776d79f52ae43b7e103413c3392">mxc_gpio_regs_t::is</a></div><div class="ttdeci">__IO uint32_t is</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:110</div></div>
<div class="ttc" id="group__gpio__registers_html_a419634313ef369ecc8a0a33d0b2cb3c9"><div class="ttname"><a href="group__gpio__registers.html#a419634313ef369ecc8a0a33d0b2cb3c9">mxc_gpio_regs_t::int_clr</a></div><div class="ttdeci">__IO uint32_t int_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:95</div></div>
<div class="ttc" id="group__gpio__registers_html_af010e38b101793fbad67f05b2718b919"><div class="ttname"><a href="group__gpio__registers.html#af010e38b101793fbad67f05b2718b919">mxc_gpio_regs_t::en0_set</a></div><div class="ttdeci">__IO uint32_t en0_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:78</div></div>
<div class="ttc" id="group__gpio__registers_html_af2d2d31f5bfd87cd995ecc3c8178e7e4"><div class="ttname"><a href="group__gpio__registers.html#af2d2d31f5bfd87cd995ecc3c8178e7e4">mxc_gpio_regs_t::en1</a></div><div class="ttdeci">__IO uint32_t en1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:103</div></div>
<div class="ttc" id="group__gpio__registers_html_affedcd0310ea8b53fcecb4538a47b550"><div class="ttname"><a href="group__gpio__registers.html#affedcd0310ea8b53fcecb4538a47b550">mxc_gpio_regs_t::wake_en</a></div><div class="ttdeci">__IO uint32_t wake_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:96</div></div>
<div class="ttc" id="group__gpio__registers_html_a4238e84d49ef268e7e24906306284ba4"><div class="ttname"><a href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">mxc_gpio_regs_t::out_set</a></div><div class="ttdeci">__O uint32_t out_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:84</div></div>
<div class="ttc" id="group__gpio__registers_html_a8c6597473236ccc5991ce6d08aac993a"><div class="ttname"><a href="group__gpio__registers.html#a8c6597473236ccc5991ce6d08aac993a">mxc_gpio_regs_t::out_en_clr</a></div><div class="ttdeci">__IO uint32_t out_en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:82</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_43bf232073c104e56d08b5472b62e5c7.html">MAX32660</a></li><li class="navelem"><a class="el" href="dir_ad1e5f50db69c8e3961a56117946d486.html">Include</a></li><li class="navelem"><a class="el" href="gpio__regs_8h.html">gpio_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:32 for MAX32660 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
