<?xml version="1.0"?>
<!DOCTYPE target SYSTEM "gdb-target.dtd">
<target>
  <architecture>riscv</architecture>
  <feature name="org.gnu.gdb.riscv.cpu">
    <reg name="zero" bitsize="64" type="int"/>
    <reg name="ra" bitsize="64" type="code_ptr"/>
    <reg name="sp" bitsize="64" type="data_ptr"/>
    <reg name="gp" bitsize="64" type="data_ptr"/>
    <reg name="tp" bitsize="64" type="data_ptr"/>
    <reg name="t0" bitsize="64" type="int"/>
    <reg name="t1" bitsize="64" type="int"/>
    <reg name="t2" bitsize="64" type="int"/>
    <reg name="fp" bitsize="64" type="data_ptr"/>
    <reg name="s1" bitsize="64" type="int"/>
    <reg name="a0" bitsize="64" type="int"/>
    <reg name="a1" bitsize="64" type="int"/>
    <reg name="a2" bitsize="64" type="int"/>
    <reg name="a3" bitsize="64" type="int"/>
    <reg name="a4" bitsize="64" type="int"/>
    <reg name="a5" bitsize="64" type="int"/>
    <reg name="a6" bitsize="64" type="int"/>
    <reg name="a7" bitsize="64" type="int"/>
    <reg name="s2" bitsize="64" type="int"/>
    <reg name="s3" bitsize="64" type="int"/>
    <reg name="s4" bitsize="64" type="int"/>
    <reg name="s5" bitsize="64" type="int"/>
    <reg name="s6" bitsize="64" type="int"/>
    <reg name="s7" bitsize="64" type="int"/>
    <reg name="s8" bitsize="64" type="int"/>
    <reg name="s9" bitsize="64" type="int"/>
    <reg name="s10" bitsize="64" type="int"/>
    <reg name="s11" bitsize="64" type="int"/>
    <reg name="t3" bitsize="64" type="int"/>
    <reg name="t4" bitsize="64" type="int"/>
    <reg name="t5" bitsize="64" type="int"/>
    <reg name="t6" bitsize="64" type="int"/>
    <reg name="pc" bitsize="64" type="code_ptr"/>
  </feature>
  <feature name="org.gnu.gdb.riscv.fpu">
    <union id="riscv_double">
      <field name="float" type="ieee_single"/>
      <field name="double" type="ieee_double"/>
    </union>
    <reg name="ft0" bitsize="64" type="riscv_double"/>
    <reg name="ft1" bitsize="64" type="riscv_double"/>
    <reg name="ft2" bitsize="64" type="riscv_double"/>
    <reg name="ft3" bitsize="64" type="riscv_double"/>
    <reg name="ft4" bitsize="64" type="riscv_double"/>
    <reg name="ft5" bitsize="64" type="riscv_double"/>
    <reg name="ft6" bitsize="64" type="riscv_double"/>
    <reg name="ft7" bitsize="64" type="riscv_double"/>
    <reg name="fs0" bitsize="64" type="riscv_double"/>
    <reg name="fs1" bitsize="64" type="riscv_double"/>
    <reg name="fa0" bitsize="64" type="riscv_double"/>
    <reg name="fa1" bitsize="64" type="riscv_double"/>
    <reg name="fa2" bitsize="64" type="riscv_double"/>
    <reg name="fa3" bitsize="64" type="riscv_double"/>
    <reg name="fa4" bitsize="64" type="riscv_double"/>
    <reg name="fa5" bitsize="64" type="riscv_double"/>
    <reg name="fa6" bitsize="64" type="riscv_double"/>
    <reg name="fa7" bitsize="64" type="riscv_double"/>
    <reg name="fs2" bitsize="64" type="riscv_double"/>
    <reg name="fs3" bitsize="64" type="riscv_double"/>
    <reg name="fs4" bitsize="64" type="riscv_double"/>
    <reg name="fs5" bitsize="64" type="riscv_double"/>
    <reg name="fs6" bitsize="64" type="riscv_double"/>
    <reg name="fs7" bitsize="64" type="riscv_double"/>
    <reg name="fs8" bitsize="64" type="riscv_double"/>
    <reg name="fs9" bitsize="64" type="riscv_double"/>
    <reg name="fs10" bitsize="64" type="riscv_double"/>
    <reg name="fs11" bitsize="64" type="riscv_double"/>
    <reg name="ft8" bitsize="64" type="riscv_double"/>
    <reg name="ft9" bitsize="64" type="riscv_double"/>
    <reg name="ft10" bitsize="64" type="riscv_double"/>
    <reg name="ft11" bitsize="64" type="riscv_double"/>
    <!-- The following 3 registers are duplicated. -->
    <reg name="fflags" bitsize="64" type="int"/>
    <reg name="frm" bitsize="64" type="int"/>
    <reg name="fcsr" bitsize="64" type="int"/>
  </feature>
  <feature name="org.gnu.gdb.riscv.csr">
    <!-- User Trap Setup. -->
    <reg name="ustatus" bitsize="64" type="int"/>
    <reg name="uie" bitsize="64" type="int"/>
    <reg name="utvec" bitsize="64" type="int"/>
    <reg name="uscratch" bitsize="64" type="int"/>
    <reg name="uepc" bitsize="64" type="int"/>
    <reg name="ucause" bitsize="64" type="int"/>
    <reg name="utval" bitsize="64" type="int"/>
    <reg name="uip" bitsize="64" type="int"/>
    <!-- User Counters/Timers. -->
    <reg name="cycle" bitsize="64" type="int"/>
    <reg name="time" bitsize="64" type="int"/>
    <reg name="instret" bitsize="64" type="int"/>
    <reg name="hpmcounter3" bitsize="64" type="int"/>
    <reg name="hpmcounter4" bitsize="64" type="int"/>
    <reg name="hpmcounter5" bitsize="64" type="int"/>
    <reg name="hpmcounter6" bitsize="64" type="int"/>
    <reg name="hpmcounter7" bitsize="64" type="int"/>
    <reg name="hpmcounter8" bitsize="64" type="int"/>
    <reg name="hpmcounter9" bitsize="64" type="int"/>
    <reg name="hpmcounter10" bitsize="64" type="int"/>
    <reg name="hpmcounter11" bitsize="64" type="int"/>
    <reg name="hpmcounter12" bitsize="64" type="int"/>
    <reg name="hpmcounter13" bitsize="64" type="int"/>
    <reg name="hpmcounter14" bitsize="64" type="int"/>
    <reg name="hpmcounter15" bitsize="64" type="int"/>
    <reg name="hpmcounter16" bitsize="64" type="int"/>
    <reg name="hpmcounter17" bitsize="64" type="int"/>
    <reg name="hpmcounter18" bitsize="64" type="int"/>
    <reg name="hpmcounter19" bitsize="64" type="int"/>
    <reg name="hpmcounter20" bitsize="64" type="int"/>
    <reg name="hpmcounter21" bitsize="64" type="int"/>
    <reg name="hpmcounter22" bitsize="64" type="int"/>
    <reg name="hpmcounter23" bitsize="64" type="int"/>
    <reg name="hpmcounter24" bitsize="64" type="int"/>
    <reg name="hpmcounter25" bitsize="64" type="int"/>
    <reg name="hpmcounter26" bitsize="64" type="int"/>
    <reg name="hpmcounter27" bitsize="64" type="int"/>
    <reg name="hpmcounter28" bitsize="64" type="int"/>
    <reg name="hpmcounter29" bitsize="64" type="int"/>
    <reg name="hpmcounter30" bitsize="64" type="int"/>
    <reg name="hpmcounter31" bitsize="64" type="int"/>
    <!-- Supervisor mode. -->
    <reg name="sie" bitsize="64" type="int"/>
    <reg name="stvec" bitsize="64" type="int"/>
    <reg name="sscratch" bitsize="64" type="int"/>
    <reg name="sepc" bitsize="64" type="int"/>
  </feature>
</target>