

================================================================
== Vivado HLS Report for 'hls_fp_accumulator'
================================================================
* Date:           Fri Dec 11 22:25:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_fp_acc_prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.628 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      233|      233| 2.330 us | 2.330 us |   64|   64| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      4|     410|    780|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1409|    -|
|Register         |        -|      -|    3076|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|    3486|   2193|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       3|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |hls_fp_accumulatobkb_U1  |hls_fp_accumulatobkb  |        0|      2|  205|  390|    0|
    |hls_fp_accumulatobkb_U2  |hls_fp_accumulatobkb  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      4|  410|  780|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  293|         65|    1|         65|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |    9|          2|    1|          2|
    |grp_fu_1437_p0           |   47|         10|   32|        320|
    |grp_fu_1437_p1           |   47|         10|   32|        320|
    |grp_fu_1441_p0           |  225|         52|   32|       1664|
    |grp_fu_1441_p1           |  193|         44|   32|       1408|
    |window0_address0         |  293|         65|    7|        455|
    |window0_address1         |  293|         65|    7|        455|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1409|        315|  145|       4691|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  64|   0|   64|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |reg_1445                       |  32|   0|   32|          0|
    |reg_1450                       |  32|   0|   32|          0|
    |reg_1455                       |  32|   0|   32|          0|
    |reg_1460                       |  32|   0|   32|          0|
    |reg_1465                       |  32|   0|   32|          0|
    |reg_1470                       |  32|   0|   32|          0|
    |reg_1475                       |  32|   0|   32|          0|
    |reg_1480                       |  32|   0|   32|          0|
    |reg_1485                       |  32|   0|   32|          0|
    |reg_1490                       |  32|   0|   32|          0|
    |reg_1495                       |  32|   0|   32|          0|
    |reg_1501                       |  32|   0|   32|          0|
    |reg_1507                       |  32|   0|   32|          0|
    |reg_1513                       |  32|   0|   32|          0|
    |reg_1519                       |  32|   0|   32|          0|
    |reg_1525                       |  32|   0|   32|          0|
    |reg_1531                       |  32|   0|   32|          0|
    |reg_1537                       |  32|   0|   32|          0|
    |reg_1542                       |  32|   0|   32|          0|
    |reg_1547                       |  32|   0|   32|          0|
    |reg_1552                       |  32|   0|   32|          0|
    |reg_1557                       |  32|   0|   32|          0|
    |reg_1563                       |  32|   0|   32|          0|
    |reg_1569                       |  32|   0|   32|          0|
    |reg_1575                       |  32|   0|   32|          0|
    |reg_1581                       |  32|   0|   32|          0|
    |reg_1587                       |  32|   0|   32|          0|
    |reg_1593                       |  32|   0|   32|          0|
    |reg_1599                       |  32|   0|   32|          0|
    |reg_1605                       |  32|   0|   32|          0|
    |reg_1611                       |  32|   0|   32|          0|
    |reg_1617                       |  32|   0|   32|          0|
    |reg_1623                       |  32|   0|   32|          0|
    |tmp_10_reg_1819                |  32|   0|   32|          0|
    |tmp_11_reg_1834                |  32|   0|   32|          0|
    |tmp_12_reg_1849                |  32|   0|   32|          0|
    |tmp_13_reg_1864                |  32|   0|   32|          0|
    |tmp_14_reg_1879                |  32|   0|   32|          0|
    |tmp_15_reg_1894                |  32|   0|   32|          0|
    |tmp_16_reg_1909                |  32|   0|   32|          0|
    |tmp_17_reg_1924                |  32|   0|   32|          0|
    |tmp_18_reg_1939                |  32|   0|   32|          0|
    |tmp_19_reg_1954                |  32|   0|   32|          0|
    |tmp_1_15_reg_2379              |  32|   0|   32|          0|
    |tmp_1_16_reg_2394              |  32|   0|   32|          0|
    |tmp_1_17_reg_2419              |  32|   0|   32|          0|
    |tmp_1_18_reg_2444              |  32|   0|   32|          0|
    |tmp_1_19_reg_2469              |  32|   0|   32|          0|
    |tmp_1_20_reg_2484              |  32|   0|   32|          0|
    |tmp_1_21_reg_2489              |  32|   0|   32|          0|
    |tmp_1_22_reg_2494              |  32|   0|   32|          0|
    |tmp_1_23_reg_2499              |  32|   0|   32|          0|
    |tmp_1_24_reg_2504              |  32|   0|   32|          0|
    |tmp_1_25_reg_2509              |  32|   0|   32|          0|
    |tmp_1_26_reg_2514              |  32|   0|   32|          0|
    |tmp_1_27_reg_2519              |  32|   0|   32|          0|
    |tmp_1_28_reg_2524              |  32|   0|   32|          0|
    |tmp_1_29_reg_2529              |  32|   0|   32|          0|
    |tmp_1_30_reg_2534              |  32|   0|   32|          0|
    |tmp_20_reg_1969                |  32|   0|   32|          0|
    |tmp_21_reg_1984                |  32|   0|   32|          0|
    |tmp_22_reg_1999                |  32|   0|   32|          0|
    |tmp_23_reg_2014                |  32|   0|   32|          0|
    |tmp_24_reg_2029                |  32|   0|   32|          0|
    |tmp_25_reg_2044                |  32|   0|   32|          0|
    |tmp_26_reg_2059                |  32|   0|   32|          0|
    |tmp_27_reg_2074                |  32|   0|   32|          0|
    |tmp_28_reg_2089                |  32|   0|   32|          0|
    |tmp_29_reg_2104                |  32|   0|   32|          0|
    |tmp_30_reg_2119                |  32|   0|   32|          0|
    |tmp_31_reg_2134                |  32|   0|   32|          0|
    |tmp_32_reg_2149                |  32|   0|   32|          0|
    |tmp_33_reg_2164                |  32|   0|   32|          0|
    |tmp_34_reg_2179                |  32|   0|   32|          0|
    |tmp_35_reg_2194                |  32|   0|   32|          0|
    |tmp_4_1_reg_2544               |  32|   0|   32|          0|
    |tmp_4_2_reg_2549               |  32|   0|   32|          0|
    |tmp_4_3_reg_2554               |  32|   0|   32|          0|
    |tmp_63_reg_2559                |  32|   0|   32|          0|
    |tmp_63_reg_2559_pp0_iter3_reg  |  32|   0|   32|          0|
    |tmp_67_reg_2539                |  32|   0|   32|          0|
    |tmp_6_1_reg_2564               |  32|   0|   32|          0|
    |tmp_6_reg_1804                 |  32|   0|   32|          0|
    |tmp_7_reg_1759                 |  32|   0|   32|          0|
    |tmp_8_reg_1774                 |  32|   0|   32|          0|
    |tmp_9_reg_1789                 |  32|   0|   32|          0|
    |window0_load_124_reg_2404      |  32|   0|   32|          0|
    |window0_load_125_reg_2429      |  32|   0|   32|          0|
    |window0_load_126_reg_2454      |  32|   0|   32|          0|
    |window0_load_127_reg_2479      |  32|   0|   32|          0|
    |window0_load_60_reg_2399       |  32|   0|   32|          0|
    |window0_load_61_reg_2424       |  32|   0|   32|          0|
    |window0_load_62_reg_2449       |  32|   0|   32|          0|
    |window0_load_63_reg_2474       |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |3076|   0| 3076|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | hls_fp_accumulator | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | hls_fp_accumulator | return value |
|ap_start          |  in |    1| ap_ctrl_hs | hls_fp_accumulator | return value |
|ap_done           | out |    1| ap_ctrl_hs | hls_fp_accumulator | return value |
|ap_idle           | out |    1| ap_ctrl_hs | hls_fp_accumulator | return value |
|ap_ready          | out |    1| ap_ctrl_hs | hls_fp_accumulator | return value |
|ap_return         | out |   32| ap_ctrl_hs | hls_fp_accumulator | return value |
|window0_address0  | out |    7|  ap_memory |       window0      |     array    |
|window0_ce0       | out |    1|  ap_memory |       window0      |     array    |
|window0_q0        |  in |   32|  ap_memory |       window0      |     array    |
|window0_address1  | out |    7|  ap_memory |       window0      |     array    |
|window0_ce1       | out |    1|  ap_memory |       window0      |     array    |
|window0_q1        |  in |   32|  ap_memory |       window0      |     array    |
+------------------+-----+-----+------------+--------------------+--------------+

