
*** Running vivado
    with args -log pr_custom_switch_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_custom_switch_inst_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pr_custom_switch_inst_0.tcl -notrace
Command: synth_design -top pr_custom_switch_inst_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9325 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1371.566 ; gain = 78.000 ; free physical = 15373 ; free virtual = 57230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr_custom_switch_inst_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ip/pr_custom_switch_inst_0/synth/pr_custom_switch_inst_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_top' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_top.v:9]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter.v:54]
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter' (1#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter.v:12]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_mac_table_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_mac_table_V_if.v:11]
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_mac_table_V_if' (2#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_mac_table_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_stream_in_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_in_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_stream_in_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_in_V_if.v:70]
	Parameter N bound to: 81 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_stream_in_V_reg_slice' (3#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_in_V_if.v:70]
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_stream_in_V_if' (4#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_in_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_stream_out_network_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_network_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_stream_out_network_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_network_V_if.v:70]
	Parameter N bound to: 81 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_stream_out_network_V_reg_slice' (5#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_network_V_if.v:70]
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_stream_out_network_V_if' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_network_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_stream_out_switch_V_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_switch_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_stream_out_switch_V_reg_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_switch_V_if.v:70]
	Parameter N bound to: 81 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_stream_out_switch_V_reg_slice' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_switch_V_if.v:70]
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_stream_out_switch_V_if' (8#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_stream_out_switch_V_if.v:11]
INFO: [Synth 8-6157] synthesizing module 'eth_dest_filter_ap_rst_if' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_ap_rst_if' (9#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_ap_rst_if.v:10]
WARNING: [Synth 8-3848] Net sig_eth_dest_filter_ap_rst_n in module/entity eth_dest_filter_top does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_top.v:157]
INFO: [Synth 8-6155] done synthesizing module 'eth_dest_filter_top' (10#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pr_custom_switch_inst_0' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ip/pr_custom_switch_inst_0/synth/pr_custom_switch_inst_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.176 ; gain = 123.609 ; free physical = 15274 ; free virtual = 57131
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin eth_dest_filter_mac_table_V_if_U:reset to constant 0 [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ipshared/d731/hdl/verilog/eth_dest_filter_top.v:155]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.176 ; gain = 123.609 ; free physical = 15251 ; free virtual = 57108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1417.176 ; gain = 123.609 ; free physical = 15251 ; free virtual = 57108
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ip/pr_custom_switch_inst_0/constraints/eth_dest_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.srcs/sources_1/bd/pr/ip/pr_custom_switch_inst_0/constraints/eth_dest_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/pr_custom_switch_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/pr_custom_switch_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2109.508 ; gain = 0.000 ; free physical = 12914 ; free virtual = 54771
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2109.508 ; gain = 815.941 ; free physical = 12733 ; free virtual = 54598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2109.508 ; gain = 815.941 ; free physical = 12733 ; free virtual = 54598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/pr_custom_switch_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2109.508 ; gain = 815.941 ; free physical = 12734 ; free virtual = 54599
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_dest_filter_stream_in_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_dest_filter_stream_out_network_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_dest_filter_stream_out_switch_V_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_dest_filter_stream_in_V_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_dest_filter_stream_out_network_V_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eth_dest_filter_stream_out_switch_V_reg_slice'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2109.508 ; gain = 815.941 ; free physical = 12693 ; free virtual = 54558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 30    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eth_dest_filter 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module eth_dest_filter_stream_in_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module eth_dest_filter_stream_out_network_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module eth_dest_filter_stream_out_switch_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design eth_dest_filter_top has unconnected port mac_table_V_Rst_A
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\eth_dest_filter_U/ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (eth_dest_filter_U/ap_CS_fsm_reg[0]) is unused and will be removed from module eth_dest_filter_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2109.508 ; gain = 815.941 ; free physical = 12550 ; free virtual = 54416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:38 . Memory (MB): peak = 2266.945 ; gain = 973.379 ; free physical = 10843 ; free virtual = 52713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:39 . Memory (MB): peak = 2295.977 ; gain = 1002.410 ; free physical = 12032 ; free virtual = 53900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:39 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 12044 ; free virtual = 53912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11985 ; free virtual = 53853
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11984 ; free virtual = 53852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11990 ; free virtual = 53858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11990 ; free virtual = 53858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11989 ; free virtual = 53857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11989 ; free virtual = 53857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT4 |   254|
|4     |LUT5 |    10|
|5     |LUT6 |    17|
|6     |FDRE |   697|
|7     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------------+-----------------------------------------------+------+
|      |Instance                                      |Module                                         |Cells |
+------+----------------------------------------------+-----------------------------------------------+------+
|1     |top                                           |                                               |   983|
|2     |  inst                                        |eth_dest_filter_top                            |   983|
|3     |    eth_dest_filter_U                         |eth_dest_filter                                |   219|
|4     |    eth_dest_filter_stream_in_V_if_U          |eth_dest_filter_stream_in_V_if                 |   255|
|5     |      rs                                      |eth_dest_filter_stream_in_V_reg_slice          |   255|
|6     |    eth_dest_filter_stream_out_network_V_if_U |eth_dest_filter_stream_out_network_V_if        |   254|
|7     |      rs                                      |eth_dest_filter_stream_out_network_V_reg_slice |   254|
|8     |    eth_dest_filter_stream_out_switch_V_if_U  |eth_dest_filter_stream_out_switch_V_if         |   255|
|9     |      rs                                      |eth_dest_filter_stream_out_switch_V_reg_slice  |   255|
+------+----------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.984 ; gain = 1010.418 ; free physical = 11989 ; free virtual = 53857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2303.984 ; gain = 318.086 ; free physical = 12008 ; free virtual = 53876
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:40 . Memory (MB): peak = 2303.992 ; gain = 1010.418 ; free physical = 12018 ; free virtual = 53886
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:43 . Memory (MB): peak = 2356.633 ; gain = 1096.672 ; free physical = 13196 ; free virtual = 55062
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest3/1/1.runs/pr_custom_switch_inst_0_synth_1/pr_custom_switch_inst_0.dcp' has been generated.
