// Seed: 894201481
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  logic id_3;
  module_2 modCall_1 (id_3);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply0 _id_3
);
  logic [id_3 : 1] id_5;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  struct packed {
    logic id_2;
    logic id_3;
    logic id_4;
    logic id_5;
    id_6  id_7;
    logic id_8;
    logic id_9  = 1;
  } id_10 = id_10.id_2;
endmodule
