// Seed: 95307809
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6
);
  wire id_8, id_9, id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1
    , id_7,
    input wor id_2,
    input wire id_3,
    output supply1 id_4,
    output wor id_5
);
  wire id_8;
  and primCall (id_5, id_8, id_7, id_0, id_3, id_2);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_4,
      id_3,
      id_0
  );
endmodule
module module_2;
  id_2(
      1 | id_1, id_1 - id_1
  );
endmodule
module module_3 (
    input logic   id_0,
    input logic   id_1,
    input supply1 id_2
);
  reg id_4 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire  id_5;
  logic id_6 = id_0;
  final begin : LABEL_0
    id_4 <= (1'b0);
    id_6 <= id_1;
  end
endmodule
