[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54678RTER production of TEXAS INSTRUMENTS from the text:TPS54678\nEN PH\nVSENSEPWRGD\nRT/CLK\nCOMPVOUTBOOT VINVIN\nSS\nAGNDGND\nExposed thermal pad\n8586878889909192939495\n1 2 3 4 5 6\nCurrent (A)Efficiency (%)\nVIN = 3.3 V\nVIN = 5 VVOUT = 1.8 V\nFsw = 500 KHz\nDCR = 7.5 m Ω\nG020 \nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019\nTPS54678 2.95-V to6-VInput, 6-ASynchronous Step-Down SWIFT™\nConverter WithHiccup Current Limit\n11Features\n1•Two 12-mΩ(typical) MOSFETs forhigh-efficiency\n6-Acontinuous output current\n•200-kHz to2-MHz Switching frequency\n•0.6-V ±1%Voltage reference over temperature\n(–40°Cto150°C)\n•Synchronizes toexternal clock\n•Start-Up with prebiased voltage\n•Power good output\n•Adjustable slow start andsequencing\n•Cycle-by-cycle current limit andhiccup current\nprotection\n•Adjustable input voltage UVLO\n•Thermally enhanced 16-pin 3-mm ×3-mm WQFN\n(RTE)\n•Create acustom design using theTPS54678 with\ntheWEBENCH®Power Designer\n2Applications\n•Low-voltage, high-density power systems\n•Point-of-load regulation forhigh-performance\nDSPs, FPGAs, ASICs, andmicroprocessors\n•Broadband, networking, andoptical\n•Communications infrastructure\n•Gaming, DTV, andset-top boxes3Description\nTPS54678 device isafull-featured 6-V, 6-A,\nsynchronous step-down current mode converter with\ntwointegrated MOSFETs.\nTPS54678 enables small designs byintegrating the\nMOSFETs, implementing current mode control to\nreduce external component count, reducing inductor\nsize byenabling upto2-MHz switching frequency,\nand minimizing theICfootprint with asmall 3-mm ×\n3-mm thermally enhanced WQFN package.\nTPS54678 provides accurate regulation foravariety\nofloads with anaccurate ±1% voltage reference\n(VREF)over temperature.\nEfficiency ismaximized through theintegrated 12-mΩ\nMOSFETs. Using the enable (EN) pin, shutdown\nsupply current isreduced bydisabling thedevice.\nThe output voltage start-up ramp iscontrolled bythe\nsoft-start (SS) pinthat can also beconfigured for\nsequencing ortracking. Monotonic start-up is\nachieved with prebiased voltage. Undervoltage\nlockout can beincreased byprogramming the\nthreshold with aresistor divider ontheenable pin.An\nopen-drain power good signal indicates theoutput is\nwithin 93% to105% ofitsnominal voltage.\nCycle-by-cycle current limit, hiccup overcurrent\nprotection and thermal shutdown protect thedevice\nduring anovercurrent condition.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54678 WQFN (16) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic Efficiency vsOutput Current\n2TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings ............................................................ 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 178Application andImplementation ........................ 21\n8.1 Application Information ............................................ 21\n8.2 Typical Application .................................................. 21\n9Power Supply Recommendations ...................... 32\n10Layout ................................................................... 32\n10.1 Layout Guidelines ................................................. 32\n10.2 Layout Example .................................................... 33\n10.3 Power Dissipation Estimate .................................. 33\n11Device andDocumentation Support ................. 35\n11.1 Device Support .................................................... 35\n11.2 Documentation Support ........................................ 35\n11.3 Receiving Notification ofDocumentation Updates 35\n11.4 Community Resources .......................................... 35\n11.5 Trademarks ........................................................... 36\n11.6 Electrostatic Discharge Caution ............................ 36\n11.7 Glossary ................................................................ 36\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 36\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(November 2015) toRevision B Page\n•Editorial changes only —notechnical content changed; added links forWEBENCH .......................................................... 1\nChanges from Original (June 2012) toRevision A Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Changed Thermal Information table values............................................................................................................................ 4\nVIN\nGND\nGND\nVIN\nPH\nPH\nSS/TREN\nPWRGDBOOT\nPHRT/CLKCOMPAGND\nVSENSE1\n43216 15 14 13\n12\n91011\n5 6 7 8Thermal \nPadVIN\n3TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) I=Input, O=Output, G=Ground5PinConfiguration andFunctions\nRTE Package\n16-Pin WQFN\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\nAGND 5 G Analog ground should beelectrically connected toGND close tothedevice.\nBOOT 13 IAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow the\nminimum required bytheBOOT UVLO, theoutput isforced toswitch offuntil thecapacitor isrefreshed.\nCOMP 7 OError amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation components tothispin.\nEN 15 IEnable pin,internal pullup current source. Pullbelow 1.2Vtodisable. Float toenable. Can beused to\nsettheonandoffthreshold (adjust UVLO) with twoadditional resistors.\nGND3\nG Power ground. This pinshould beelectrically connected directly tothethermal padunder thedevice.\n4\nPH10\nOThesource oftheinternal high-side power MOSFET, anddrain oftheinternal low-side (synchronous)\nrectifier MOSFET.11\n12\nPWRGD 14 OAnopen-drain output asserts lowifoutput voltage islowduetothermal shutdown, overvoltage,\nundervoltage, orENshut down.\nRT/CLK 8 I/O Resistor Timing orExternal Clock input pin\nSS/TR 9 I/OSlow-start andTracking. Anexternal capacitor connected tothispinsets theoutput voltage risetime.\nThis pincanalso beused fortracking.\nVIN1\nI Input supply voltage, 2.95 Vto6V 2\n16\nVSENSE 6 I Inverting node ofthetransconductance (gm) error amplifier\nThermal Pad –GND pinshould beconnected totheexposed thermal padforproper operation. This thermal padshould\nbeconnected toanyinternal PCB ground plane using multiple vias forgood thermal performance.\n4TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageVIN, EN –0.3 7\nV RT/CLK, PWRGD –0.3 6\nCOMP, SS/TR, VSENSE –0.3 3\nOutput voltageBOOT-PH 7\nVPH –0.7 7\nPH(20nstransent) –2 10\nPH(5nstransient) –4 12\nSource current EN,RT/CLK 100 µA\nSink currentCOMP, SS 100 µA\nPWRGD 10 mA\nOperating junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000 V\nCharged device model (CDM), perJEDEC specification JESD22-C101, allpins(2)±500 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN Input voltage 3 6 V\nTJ Operating junction temperature –40 150 °C\n(1) Unless otherwise specified, metrics listed inthistable refer toJEDEC high-K board measurements\n(2) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information(1)\nTHERMAL METRIC(2)TPS54678\nUNIT RTE (WQFN)\n16PINS\nRθJA Junction-to-ambient thermal resistance 43.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 44.2 °C/W\nRθJB Junction-to-board thermal resistance 14.6 °C/W\nψJT Junction-to-top characterization parameter 0.6 °C/W\nψJB Junction-to-board characterization parameter 14.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4.1 °C/W\n5TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.5 Electrical Characteristics\nTJ=–40°Cto+150 °C,VIN=2.95 to6V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage 2.95 6 V\nShutdown supply current EN=0V,25°C,2.95 V≤VIN≤6V 1 3 µA\nOperating non-switching supply current VSENSE =0.6V,VIN=5V,25°C,fSW=500kHz 570 800 µA\nENABLE AND UVLO (ENPIN)\nEnable threshold Rising 1.3 V\nEnable threshold Falling 1.18 V\nInput current Enable threshold +50mV –3.5 µA\nInput current Enable threshold –50mV –0.70 µA\nVOLTAGE REFERENCE\nVoltage reference 2.95 V≤VIN≤6V,–40°C<TJ<150°C 0.594 0.600 0.606 V\nMOSFET\nHigh-side switch resistance BOOT-PH =5V 12 25\nmΩ\nHigh-side switch resistance BOOT-PH =2.95 V 17 33\nLow-side switch resistance BOOT-PH =5V 12 25\nmΩ\nLow-side switch resistance BOOT-PH =2.95 V 17 33\nERROR AMPLIFIER\nInput current 7 nA\nError amplifier transconductance (gm) –2µA<I(COMP) <2µAV(COMP) =1V 245 umhos\nError amplifier transconductance (gm)\nduring slow-start–2µA<I(COMP) <2µAV(COMP) =1V,V(VSENSE) =0.4V 80 umhos\nError amplifier source andsink V(COMP) =1V100-mV overdrive ±20 µA\nCOMP toIswitch gm 20 A/V\nCURRENT LIMIT\nCurrent limit threshold Fs=500KHz 9.5 10.5 11.5 A\nCycles before entering hiccup during\novercurrent512 cycles\nHiccup cycles 16384 cycles\nLow-side sourcing current threshold 7 8.5 10.5 A\nLow-side FET reverse current\nprotection4 A\nTHERMAL SHUTDOWN\nThermal shutdown 170 °C\nHysteresis 15 °C\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nSwitching frequency range using RT\nmode200 2000 kHz\nSwitching frequency Rt=82.5 kΩ 400 500 600 kHz\nSwitching frequency range using CLK\nmode300 2000 kHz\nMinimum CLK pulse width 75 ns\nRT/CLK voltage R(RT/CLK) =82.5 kΩ 0.5 V\nRT/CLK high threshold 1.6 2.2 V\nRT/CLK lowthreshold 0.4 0.6 V\nRT/CLK falling edge toPHrising edge\ndelayMeasure at500kHzwith RTresistor inseries 55 ns\nPLL lock intime Measure at500kHz 40 µs\n6TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto+150 °C,VIN=2.95 to6V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPH(PHPIN)\nMinimum ON-timeMeasured at50% points onPH.IOUT=3A 85 110 ns\nMeasured at50% points onPH.IOUT=0A 100 ns\nMinimum OFF-timePrior toskipping offpulses,\nBOOT-PH =3V,IOUT=3A70 ns\nRise andfalldV/dT BOOT-PH =3V;IO=6A 1.5 V/ns\nBOOT (BOOT PIN)\nCharging resistor VIN=6V,BOOT-PH =6V 7 Ω\nBOOT-PH UVLO VIN=3.3V 2.2 V\nSLOW START AND TRACKING (SS/TR PIN)\nCharge currentV(SS/TR) <0.15 V 47\nµA\nV(SS/TR) >0.15 V 2.2\nSS/TR toVSENSE matching VIN=3.3V 60 mV\nSS/TR toreference crossover 98% nominal 0.8 V\nSS/TR discharge voltage (overload) VSENSE =0V 4.5 mV\nSS/TR discharge tocurrent (overload) VSENSE =0V;V(SS/TR) =4V 95 µA\nSS/TR discharge current (UVLO, EN,\nthermal fault)VIN=3V;V(SS/TR) =4V 925 µA\nPOWER GOOD (PWRGD PIN)\nVSENSE thresholdVSENSE falling (Fault) 91 %VREF\nVSENSE rising (Good) 93 %VREF\nVSENSE rising (Fault) 105 %VREF\nVSENSE falling (Good) 103 %VREF\nOutput high leakage VSENSE =VREF,V(PWRGD) =5.5V 2 nA\nON-Resistance VIN=5V 65 120 Ω\nOutput low I(PWRGD) =2.5mA 0.2 0.3 V\nMinimum VINforvalid output V(PWRGD) <0.5Vat100µA 1.2 1.5 V\n599.5599.6599.7599.8599.9600600.1600.2\n−40 0 40 80 120 160\nTemperature (°C)Voltage Reference (mV)VIN = 5 V\nG005 \n12.2514.2516.2518.2520.2522.25\n−40 0 40 80 120 160\nTemperature (°C)MOSFET Rds(on) (m Ω)Lowside, V IN = 3.3 V\nHighside, V IN = 3.3 V\nLowside, V IN = 5 V\nHighside, V IN = 5 V\nG006 \n1.181.21.221.241.261.281.31.32\n−40 0 40 80 120 160\nTemperature (°C)EN Pin Voltage (V)Rising, V IN = 3.3 V\nRising, V IN = 5 V\nFalling, V IN = 3.3 V\nFalling, V IN = 5 V\nG003 \n−4−3.5−3−2.5−2−1.5−1−0.5\n−40 0 40 80 120 160\nTemperature (°C)EN Pin Current (µA)Threshold−50 mV, V IN = 3.3 V\nThreshold−50 mV, V IN = 5 V\nThreshold+50 mV, V IN = 3.3 V\nThreshold+50 mV, V IN = 5 V\nG004 \n0.60.70.80.911.11.21.31.4\n−40 0 40 80 120 160\nTemperature (°C)Shutdown Supply Current (µA)VIN = 5 V\nVIN = 3.3 V\nG001 \n550560570580590\n−40 0 40 80 120 160\nTemperature (°C)Operating Current (µA)VIN =5 V\nVIN = 3.3 V\nG002 \n7TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.Shutdown Supply Current vsJunction\nTemperatureFigure 2.VINOperating Current vsJunction Temperature\nFigure 3.ENPinVoltage vsJunction Temperature Figure 4.ENPinCurrent vsJunction Temperature\nFigure 5.Voltage Reference vsJunction Temperature Figure 6.MOSFET Rds(on) vsJunction Temperature\n152152.2152.4152.6152.8\n−40 0 40 80 120 160\nTemperature (°C)VSS Voltage Threshold VSSTHR (mV)VIN = 3.3 V\nVIN = 5 V\nG011 \n−2.28−2.27−2.26−2.25−2.24−2.23−2.22−2.21\n−40 0 40 80 120 160\nTemperature (°C)SS Charge Current (µA)VIN = 3.3 V\nVIN = 5 V\nVSSTR > 0.15 V\nG012 \n0200120014001800\n0 40 80 100 180 200\nRT Resistance (KΩ)Switching Frequency (KHz)\nG0091000\n1604006008001600\n140 120 60 20\n480482484486488490\n−40 0 40 80 120 160\nTemperature (°C)Switching Frequency (kHz)VIN = 5 V\nRT = 85 k Ω\nG010 \n218228238248258\n−40 0 40 80 120 160\nTemperature (°C)Transconductance (µA/V)VIN = 3.3 V\nVIN = 5 V\nG007 \n10.110.110.210.210.210.3\n−40 0 40 80 120 160\nTemperature (°C)High  Side FET Current Limit (A)\nVIN = 3.3 V\nG008 \n8TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Transconductance vsJunction Temperature Figure 8.High-Side FETCurrent Limit vsJunction\nTemperature\nFigure 9.Switching Frequency vsRTPinResistanceFigure 10.Switching Frequency vsJunction Temperature\nFigure 11.VSS Voltage Threshold vsJunction Temperature Figure 12.SSCharge Current vsJunction Temperature\n7880828486889092949698\n1 2 3 4 5 6\nCurrent (A)Efficiency (%)\nVOUT = 3.3 V\nVOUT = 1.8 V\nVOUT = 1.2 V\nVOUT = 1 VVIN = 5 V\nFsw = 500 KHz\nDCR = 7.5 m Ω\nTA = 25°C\nG017 \n78808284868890929496\n1 2 3 4 5 6\nCurrent (A)Efficiency (%)\nVOUT = 1.8 V\nVOUT = 1.2 V\nVOUT = 1 VVIN = 3.3 V\nFsw = 500 KHz\nDCR = 7.5 m Ω\nTA = 25°C\nG018 \n9193959799101103105107\n−40 0 40 80 120 160\nTemperature (°C)PWRGD Threshold (% of vref)Fault Rising\nGood Rising\nFault Falling\nGood Falling\nG015 \n−2−101234\n−40 0 40 80 120 160\nTemperature (°C)PWRGD Leakage Current (nA)VIN = 5 V\nG016 \n−48−47.5−47−46.5−46−45.5−45−44.5\n−40 0 40 80 120 160\nTemperature (°C)SS Charge Current (µA)VIN = 3.3 V\nVIN = 5 V\nVSSTR = < 0.15 V\nG013 \n556065707580\n−40 0 40 80 120 160\nTemperature (°C)PWRGD Rdson ( Ω)\nVIN = 5 V\nG014 \n9TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.SSCharge Current vsJunction Temperature Figure 14.PWRGD Rds(on) vsJunction Temperature\nFigure 15.PWRGD Threshold vsJunction Temperature Figure 16.PWRGD Leakage Current vsJunction\nTemperature\nFigure 17.Efficiency vsLoad Current Figure 18.Efficiency vsLoad Current\n7880828486889092949698\n1 2 3 4 5 6\nCurrent (A)Efficiency (%)\nVOUT = 3.3 V\nVOUT = 1.8 V\nVOUT = 1.2 V\nVOUT = 1 VVIN = 5 V\nFsw = 1 MHz\nDCR = 7.5 m Ω\nTA = 25°C\nG019 \n78808284868890929496\n1 2 3 4 5 6\nCurrent (A)Efficiency (%)\nVOUT = 1.8 V\nVOUT = 1.2 V\nVOUT = 1 VVIN = 3.3 V\nFsw = 1 MHz\nDCR = 7.5 m Ω\nTA = 25°C\nG020 \n10TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Efficiency vsLoad Current Figure 20.Efficiency vsLoad Current\n11TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheTPS54678 isa6-V, 6-A, synchronous step-down (buck) converter with twointegrated N-channel MOSFETs.\nToimprove theperformance during lineandload transients thedevice implements aconstant frequency, peak\ncurrent mode control which reduces output capacitance andsimplifies external frequency compensation design.\nThe wide switching frequency range of200 kHz to2000 kHz allows forefficiency and size optimization when\nselecting theoutput filter components. The switching frequency isadjusted using aresistor toground onthe\nRT/CLK pin.Thedevice hasaninternal phase lock loop (PLL) ontheRT/CLK pinthatisused tosynchronize the\npower switch turnontoafalling edge ofanexternal system clock.\nThe TPS54678 hasatypical default start-up voltage of2.4V.The ENpinhasaninternal pullup current source\nthatcanbeused toadjust theinput voltage undervoltage lockout (UVLO) with twoexternal resistors. Inaddition,\nthepullup current provides adefault condition when theENpinisfloating forthedevice tooperate. The total\noperating current fortheTPS54678 istypically 570µAwhen notswitching andunder noload. When thedevice\nisdisabled, thesupply current isless than 3µA.\nThe integrated 12-mΩMOSFETs allow forhigh-efficiency power supply designs with continuous output currents\nupto6amperes. The TPS54678 reduces theexternal component count byintegrating theboot recharge diode.\nThe bias voltage fortheintegrated high-side MOSFET issupplied byacapacitor between theBOOT and PH\npins. The boot capacitor voltage ismonitored byanUVLO circuit andturns offthehigh-side MOSFET when the\nvoltage falls below apreset threshold. This BOOT circuit allows theTPS54678 tooperate approaching 100%.\nTheoutput voltage canbestepped down toaslowasthe0.60-V reference.\nTPS54678 features monotonic start-up under prebias conditions. The low-side FET turns onforashort time\nperiod every cycle before theoutput voltage reaches theprebiased voltage. This ensures theboot cap has\nenough charge toturnonthetopFET when theoutput voltage reaches theprebiased voltage.\nTheTPS54678 hasapower good comparator (PWRGD) with 2%hysteresis.\nTheTPS54678 minimizes excessive output overvoltage transients bytaking advantage oftheovervoltage power\ngood comparator. When theregulated output voltage isgreater than 105% ofthenominal voltage, the\novervoltage comparator isactivated, andthehigh-side MOSFET isturned offandmasked from turning onuntil\ntheoutput voltage islower than 103%.\nThe SS/TR (slow-start ortracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor should becoupled tothepinforslow-start. The SS/TR pinis\ndischarged before theoutput power uptoensure arepeatable restart after anovertemperature fault, UVLO fault\nordisabled condition. Tooptimize theoutput startup waveform, twolevels ofSScurrent areimplemented.\nToreduce thepower dissipation ofTPS54678 during overcurrent event, thehiccup protection isimplemented\nbeyond thecycle-by-cycle protection.\nBOOT\nPH\nGNDPWRGD\nCOMPSSVSENSELogic 93%\n105%\nVoltage \nReference\n++EN\ni1 iHYS\nEnable\nThresholdEnable\nComparator\nMinimum\nCOMP ClampShutdown\nLogicThermal \nShutdownUVLOVIN\nBoot\nCharge\nBoot\nUVLO\nFrequency\nShiftLogic and\nPWM Latch\n\x08Slope \nCompensation\nOverload \nRecoveryMaximum \nClampLogic\nOSC with\nPLL\nAGND PowerPad RT/CLKShutdown\nPWM\nComparator\n12TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe TPS54678 uses asettable fixed frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnonofthehigh-side power switch. Theerror amplifier output\niscompared tothehigh-side power switch current. When thepower switch current reaches theCOMP voltage\nlevel thehigh-side power switch isturned offandthelow-side power switch isturned on.TheCOMP pinvoltage\nwillincrease anddecrease astheoutput current increases anddecreases. Thedevice implements acurrent limit\nbyclamping theCOMP pinvoltage toamaximum level andimplements asleep mode with aminimum clamp.\n7.3.2 Slope Compensation andOutput Current\nThe TPS54678 adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current maintains constant over thefullduty cycle range.\n7.3.3 Bootstrap Voltage (Boot) andLow Dropout Operation\nThe TPS54678 hasanintegrated boot regulator andrequires asmall ceramic capacitor between theBOOT and\nPHpintoprovide thegate drive voltage forthehigh-side MOSFET. Thevalue oftheceramic capacitor should be\n0.1µF.Aceramic capacitor with anX7R orX5R grade dielectric isrecommended because ofthestable\ncharacteristics over temperature andvoltage.\nToimprove dropout, theTPS54678 isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than 2.2V.The high-side MOSFET isturned offusing anUVLO circuit, allowing forthelow-\nside MOSFET toconduct, when thevoltage from BOOT toPHdrops below 2.2V.Because thesupply current\nsourced from theBOOT pinislow, thehigh-side MOSFET canremain onformore switching cycles than are\nrequired torefresh thecapacitor, thus theeffective duty oftheswitching regulator ishigh.\nTPS54678\nVOUT\nVSENSER1\nR2+\n0.6 V\nO0.6 VR2 = R1 ×V - 0.6 V/c230 /c246\n/c231 /c247\n/c231 /c247/c232 /c248\n13TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Error Amplifier\nThe TPS54678 has atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage tothe lower ofthe SS/TR pinvoltage orthe internal 0.6-V voltage reference. The\ntransconductance oftheerror amplifier is245µA/Vduring normal operation. During theslow-start operation, the\ntransconductance isafraction ofthenormal operating gm.The frequency compensation components areadded\ntotheCOMP pintoground.\n7.3.5 Voltage Reference\nThevoltage reference system produces aprecise ±1%voltage reference over temperature byscaling theoutput\nofatemperature stable bandgap circuit. During production, thebandgap and scaling circuits aretrimmed to\nproduce 0.6Vattheamplifier output.\n7.3.6 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.TIrecommends using\n1%tolerance orbetter divider resistors. Start with a20-kΩresistor forR1anduseEquation 1tocalculate R2.To\nimprove efficiency atlight loads, consider using larger value resistors. Ifthevalues aretoohigh, theregulator will\nbemore susceptible tonoise andvoltage errors from theVSENSE input current willbenoticeable.\n(1)\nFigure 21.Voltage Divider Circuit\n7.3.7 Enable andAdjusting Undervoltage Lockout\nThe ENpinprovides electrical onandoffcontrol ofthedevice. Once theENpinvoltage exceeds thethreshold\nvoltage, thedevice starts operation. IftheENpinvoltage ispulled below thethreshold voltage, theregulator\nstops switching andenters lowIqstate. Ifanapplication requires controlling theENpin,useopen drain oropen\ncollector output logic tointerface with thepin.\nForinput undervoltage lockout (UVLO), usetheENpinasshown inFigure 22tosetuptheUVLO byusing the\ntwoexternal resistors. Once theENpinvoltage exceeds 1.3V,anadditional 2.8µAofhysteresis isadded. This\nadditional current facilitates input voltage hysteresis. Use Equation 2tosettheexternal hysteresis fortheinput\nvoltage. Use Equation 3tosettheinput startup voltage. TIrecommends that theminimum input shutdown\nvoltage besetat2.45 Vorhigher toensure proper operation before shutdown.\nCss nF 3 Tss mS( ) ( ) /c61 /c180\nEN_FALLING\nSTOP EN_FALLINGR1 × V\nR2 =V - V + R1 × (I + I )ph\nEN_FALLING\nSTART STOPEN_RISING\nEN_FALLING\nEN_RISINGV\nV ( ) - VV\nR1 =V\nI (1 - ) + Ip h V\nTPS54678\nVIN\nENR1\nR2Ih\n2.8 µA\n+Ip\n0.7 µA\n14TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 22.SetUpInput Undervoltage Lockout.\n(2)\nwhere\n•R1andR2areinΩ\n•Ih=2.8µA\n•Ip=0.7µA\n•VEN_RISING =1.3V\n•VEN_FALLING =1.18 V (3)\n7.3.8 Soft-Start Pin\nTPS54678 effectively uses thelower voltage oftheinternal voltage reference ortheSS/TR pinvoltage asthe\nreference voltage ofthepower supply and regulates theoutput accordingly. Acapacitor ontheSS/TR pinto\nground willimplement aslow-start time. The TPS54678 hasaninternal pullup current source of47µAwhen\nV(SS/TR) isless than 0.15 Vand2.2µAwhen V(SS/TR) ishigher than 0.15 V.The ISScharges theexternal slow-\nstart capacitor. The equation fortheslow-start time isshown inEquation 4considering thefactthefirst47µA\ncharges theSSto0.15 V.The2.2µAthen charges theSSfrom 0.15 Vtoabout 0.8Vforthehandoff oftheSS\nvoltage toreference voltage.\n(4)\nIfduring normal operation, theVINUVLO isexceeded, ENpinpulled below 1.2V,orathermal shutdown event\noccurs, theTPS54678 willstop switching andtheSS/TR must bedischarged toabout 60mVbefore reinitiating a\npowering-up sequence.\nThe VSENSE voltage willfollow theSS/TR pinvoltage upto90% oftheinternal voltage reference. When the\nSS/TR voltage isgreater than 90% oftheinternal voltage, theeffective system reference voltage willtransit from\ntheSS/TR voltage totheinternal voltage reference.\n0200120014001800\n0 40 80 100 180 200\nRT Resistance (KΩ)Switching Frequency (KHz)\nG0091000\n1604006008001600\n140 120 60 20\n1.05256183R (kΩ) =TF (KHz)SW/c233 /c249\n/c235 /c251\nENTPS54678\nSS\nCSSPWRGD\nENTPS54678\nSS/TRPWRGD\nCSS\n15TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.9 Sequencing\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS/TR, ENandPWRGD\npins. Thesequential method canbeimplemented using anopen-drain orcollector output ofapower onreset pin\nofanother device. Thesequential method isshown inFigure 23.Thepower good iscoupled totheENpinonthe\nTPS54678, which willenable thesecond power supply once theprimary supply reaches regulation.\nFigure 23.Sequential Start-Up Sequence\n7.3.10 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nTheswitching frequency oftheTPS54678 isadjustable over awide range from approximately 200kHzto\n2000 kHz byplacing amaximum of210 kΩand minimum of18kΩ,respectively, ontheRT/CLK pin. The\nRT/CLK istypically 0.5V.Todetermine thetiming resistance foragiven switching frequency, usethecurve in\nFigure 24.Toreduce thesolution size onewould typically settheswitching frequency ashigh aspossible, but\ntradeoffs ofthesupply efficiency, maximum input voltage and minimum controllable ontime should be\nconsidered.\nThe minimum controllable ontime istypically 85nsat3-Acurrent load and100nsatnoload, andwilllimit the\nmaximum operating input voltage oroutput voltage.\n(5)\nFigure 24.Switching Frequency vsRTSetResistor\n16TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\n7.3.11 Overcurrent Protection\nThe TPS54678 implements current mode control which uses theCOMP pinvoltage toturn offthehigh-side\nMOSFET and turn onthelow-side MOSFET onacycle-by-cycle basis. Each cycle theswitch current and the\nCOMP pinvoltage arecompared, when thepeak switch current intersects theCOMP voltage thehigh-side\nswitch isturned off.\n7.3.11.1 High-Side Overcurrent Protection\nDuring overcurrent conditions that pulltheoutput voltage low, theerror amplifier willrespond bydriving the\nCOMP pinhigh, increasing theswitch current. The error amplifier output isclamped internally. This clamp\nfunctions asahigh-side switch current limit. When thehigh-side switch current limit occurs consecutively for512\nCLK cycles, theconverter enters hiccup mode inwhich noswitching action happens forabout 16000 cycles. This\nhelps toreduce thepower consumption during anovercurrent event.\n7.3.11.2 Low-Side Overcurrent Protection\nThe conduction current ofthelow-side MOSFET isalso monitored byTPS54678. During normal operation, the\nlow-side sources current intotheload. When thesourcing current reaches theinternally setlow-side sourcing\n(forward) current limit, thehigh-side isnotturned onand skipped during thenext clock cycle. Under this\ncondition, thelow-side iskept onuntil thesourcing current becomes less than theinternally setcurrent limit and\nthen thehigh-side isturned onatthebeginning ofthefollowing clock cycle. This ensures protection under an\noutput short condition; thereby, preventing current run-away.\nThe low-side canalso sink current from theload. Ifthelow-side sinking (reverse) current limit isexceeded, the\nlow-side isturned offimmediately fortherestoftheclock cycle. Under thiscondition, both thehigh-side andlow-\nside areoffuntil thestart ofthenext cycle.\n7.3.12 Safe Start-Up intoPrebiased Outputs\nThe TPS54678 allows monotonic start-up into prebiased output. The low-side FET turns onforashort time\nperiod every cycle before theoutput voltage reaches theprebiased voltage. This ensures theboot cap has\nenough charge toturnonthetopFET when theoutput voltage reaches theprebiased voltage.\nTheTPS54678 also implements low-side current protection bydetecting thevoltage over thelow-side MOSFET.\nWhen theconverter sinks current through thelowside FET and ifthecurrent exceeds 4A,thecontrol circuit\nturns thelow-side FET off.Due totheimplemented prebias function, thelow-side FET reverse current protection\nshould notbereached, butitprovides another layer ofprotection.\n7.3.13 Synchronize Using theRT/CLK Pin\nThe RT/CLK pinisused tosynchronize theconverter toanexternal system clock. See Figure 25.Toimplement\nthesynchronization feature inasystem connect asquare wave totheRT/CLK pinwith ontime atleast 75ns.\nThe square wave amplitude atthis pinmust transition lower than 0.6 Vand higher than 1.6 V.The\nsynchronization frequency range is300kHz to2000 kHz. The rising edge ofthePHwillbesynchronized tothe\nfalling edge ofRT/CLK pin.\nTPS54678\nRT/CLK\nRRTPLL\n17TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFeature Description (continued)\nFigure 25.Synchronizing toaSystem Clock\n7.3.14 Power Good (PWRGD Pin)\nThe PWRGD pinisanopen-drain output andpulls thePWRGD pinlowwhen theVSENSE voltage isless than\n91% orgreater than 105% ofthenominal internal reference voltage.\nThere isa2%hysteresis, soonce theVSENSE piniswithin 93% to103% oftheinternal voltage reference the\nPWRGD pinisde-asserted andthepinfloats. TIrecommends touseapullup resistor between thevalues of\n1kΩand100kΩtoavoltage source thatis5.5Vorless. The PWRGD isinavalid state once theVIN input\nvoltage isgreater than 1.2V.\n7.3.15 Overvoltage Transient Protection\nThe TPS54678 incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage overshoot\nwhen recovering from output fault conditions orstrong unload transients. TheOVTP feature minimizes theoutput\novershoot byimplementing acircuit tocompare theVSENSE pinvoltage toOVTP threshold which is105% of\ntheinternal voltage reference. IftheVSENSE pinvoltage isgreater than theOVTP threshold, thehigh-side\nMOSFET isdisabled preventing current from flowing totheoutput and minimizing output overshoot. When the\nVSENSE voltage drops lower than theOVTP threshold thehigh-side MOSFET isallowed toturn onthenext\nclock cycle.\n7.3.16 Thermal Shutdown\nThe device implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 170°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thermal trip\nthreshold. When thedietemperature decreases below 155°C,thedevice reinitiates thepower-up sequence by\ndischarging theSS/TR pintoabout 60mV. Thethermal shutdown hysteresis is15°C.\n7.4 Device Functional Modes\n7.4.1 Small Signal Model forLoop Response\nThe Figure 26shows anequivalent model fortheTPS54678 control loop that can bemodeled inacircuit\nsimulation program tocheck frequency response and dynamic load response. The error amplifier isa\ntransconductance amplifier with agmof245 µA/V. The error amplifier canbemodeled using anideal voltage\ncontrolled current source. Theresistor ROandcapacitor COmodel theopen loop gain andfrequency response of\ntheamplifier.\nRESR\nCOUTRLOADVC\ngm(ps)\nCopyright © 2016, Texas Instruments Incorporated\nTPS54678\nVSENSE\nCOMP\nR30.6 VPH\nC1C2COUT(ea)+Power Stage\n20 A/V\nROUT(ea)gM\n245 µA/VR1\nR2RESR\nCOUTRLOADVOUT\na\nb\nc\n18TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 26.Small Signal Model forLoop Response\n7.4.2 Simple Small Signal Model forPeak Current Mode Control\nFigure 26isasimple small signal model that can beused tounderstand how todesign thefrequency\ncompensation. The TPS54678 power stage canbeapproximated toavoltage controlled current source (duty\ncycle modulator) supplying current totheoutput capacitor and load resistor. The control tooutput transfer\nfunction isshown inEquation 6andconsists ofaDCgain, onedominant pole andoneESR zero. Thequotient of\nthechange inswitch current and thechange inCOMP pinvoltage (node cinFigure 26)isthepower stage\ntransconductance. The gmfortheTPS54678 is20A/V. The low-frequency gain ofthepower stage frequency\nresponse istheproduct ofthetransconductance and theload resistance asshown inEquation 7.Astheload\ncurrent increases and decreases, thelow-frequency gain decreases and increases, respectively. This variation\nwith load may seem problematic atfirstglance, butfortunately thedominant pole moves with load current (see\nEquation 8).The combined effect ishighlighted bythedashed lineinFigure 28.Astheload current decreases,\nthegain increases and thepole frequency lowers, keeping the0-dB crossover frequency thesame forthe\nvarying load conditions, which makes iteasier todesign thefrequency compensation.\nFigure 27.Small Signal Model ForPeak Current Mode Control\nOUT ESR1zC R 2f/c61/c180 /c180 /c112\nL OUT1pC R 2f/c61/c180 /c180 /c112\nLAdc gm Rps/c61 /c180\nO\nCs1V 2 zAdc xV s12 pf\nf/c230 /c246\n/c231 /c247\n/c232 /c248\n/c230 /c246\n/c231 /c247\n/c232 /c248/c43/c112 /c180/c61\n/c43/c112 /c180\nfPAdc\nfZ\nFrequencyGain\n19TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 28.Frequency Response Model forPeak Current Mode Control\n(6)\n(7)\n(8)\n(9)\n7.4.3 Small Signal Model forFrequency Compensation\nThe TPS54678 uses atransconductance amplifier fortheerror amplifier and readily supports two ofthe\ncommonly used frequency compensation circuits. Thecompensation circuits areshown inFigure 29.TheType 2\ncircuits arenormally implemented inhigh-bandwidth power supply designs using lowESR output capacitors. In\nType 2A,oneadditional high-frequency pole isadded toattenuate high-frequency noise.\nESR OUTR CC2R3/c180/c61\nL OUTR CC1R3/c180/c61\nL OUT1pC R 2f/c61/c180 /c180 /c112\nO OUT\nREF2 fc V CR3gm V gmea ps/c112 /c180 /c180 /c180/c61/c180 /c180\nTPS54678\nVSENSE\nCOMP\nR3VREF\nC1C2\nCOUT(ea)\n5 pF+\nROUT(ea)gM(ea)R1\nR2VOUT\nType IIAR3\nC1\nType IIB\n20TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 29.Types ofFrequency Compensation\nThedesign guidelines forTPS54678 loop compensation areasfollows:\n1.Setupcrossover frequency fc.\n2.R3canbedetermined byEquation 10:\nwhere\n•gmeaistheGMamplifier gain,\n•gmPSisthepower stage gain (20A/V). (10)\n3.Place acompensation zero atthedominant pole C1can bedetermined by\nEquation 11:\n(11)\n4.C2isoptional. Itcanbeused tocancel thezero from ESR oftheCoinEquation 12:\n(12)\nU1\nTPS54678RTE\nPWPDVIN\nVIN\nVIN\nEN\nVSNS\nCOMP\nRT/CLK\nSS/TRPH\nPH\nPH\nBOOT\nPWRGD\nGND\nGND\nAGNDC3\n47 PFC4\n0.1 PF\nR2\n12.7kC6\n2200 pFR3\n26.7k\nR4\n82.5kC7\n0.01 PFL1\n1.2 \x1dH\nC10\n47 PFC13\n47 PFR8\n51.1\nR10\n20.0kC9\n47 PFC8\n0.1 PF\nR7\n100kVIN = 3-6VVOUT = 1.2V, 6A10\n1\n2\n15\n6\n7\n8\n911\n12\n13\n14\n3\n4\n516\n17VSNS\nVSNSVIN\nPWRGDVOUT\nC12\n47 PFC11\n47 PFC2\n47 PFC1\n47 PFC16\n220 PF\nC14\n220 pFC5\nOpenR1\n14.7kEN\nVIN\nENR9\n20.0kC15\n150 pF\n21TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThis example details thedesign ofahigh-frequency switching regulator design using ceramic output capacitors.\nThis design isavailable astheTPS54678EVM-155 (PWR155) evaluation module (EVM).\n8.2 Typical Application\nThis section details ahigh-frequency, 1.2-V output power supply design application with adjusted UVLO.\nFigure 30.Typical Application Schematic, TPS54678\n8.2.1 Design Requirements\nTable 1liststhedesign parameters oftheTPS54678.\nTable 1.Design Parameters\nPARAMETER NOTES AND CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage Operating 3 5 6 V\nVOUT Output voltage 1.2 V\nΔVOUT Transient response 3-Aload step 5%\nIOUT(max) Maximum output current 6 A\nVOUT(ripple) Output voltage ripple 30 mVP-P\nfSW Switching frequency 500 kHz\n1.052 1.052\nSW56183 56183R (kΩ) = = = 81.34 kΩT (F ) (500)\n22TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54678 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Step One: Select theSwitching Frequency\nThe first step istodecide onaswitching frequency fortheregulator. Typically, itisdesirable tochoose the\nhighest switching frequency possible since this produces thesmallest component solution size. The high\nswitching frequency allows forlower value inductors andsmaller output capacitors compared toapower supply\nthat switches atalower frequency. However, thehigher switching frequency causes extra switching losses,\nwhich degrade theperformance oftheconverter. This SWIFT ™converter iscapable ofrunning from 200kHzto\n2MHz. Unless asmall solution size isthetoppriority, amoderate switching frequency of500kHz isselected to\nachieve both asmall solution size andhigh-efficiency operation. Using Equation 13,RTiscalculated tobe\n81.34 kΩ.Astandard 1%82.5-kΩvalue was chosen forthedesign.\nwhere\n•RTisinkΩ\n•FSWisinkHz (13)\n8.2.2.3 Step Two: Select theOutput Inductor\nThe inductor selected works fortheentire TPS54678 input voltage range. Tocalculate thevalue oftheoutput\ninductor, useEquation 14.KINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothe\nmaximum output current. Theinductor ripple current isfiltered bytheoutput capacitor. Therefore, choosing high-\ninductor ripple currents impacts theselection oftheoutput capacitor because theoutput capacitor must have a\nripple current rating equal toorgreater than theinductor ripple current. Ingeneral, theinductor ripple value isat\nthediscretion ofthedesigner, however KINDisusually chosen between 0.1to0.3forthemajority ofapplications.\nForthisdesign example, avalue ofKIND=0.3was used at6VINand6AOUT,andtheinductor value iscalculated\ntobe1.06μH.Forthisdesign, thenearest standard value of1.2μHwas chosen. Fortheoutput filter inductor, it\nisimportant thattheRMS current andsaturation current ratings notbeexceeded. The RMS andpeak inductor\ncurrent canbefound from Equation 16andEquation 17.\nForthisdesign, theRMS inductor current is6.02 Aandthepeak inductor current is6.8A.Thechosen inductor is\naCoilcraft XAL5030-122ME. Ithas asaturation current rating 0f11.8 A(20% inductance loss) and aRMS\ncurrent rating of8.7A(20°Ctemperature rise). Theseries resistance is6.78 mΩtypical.\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n/c40 /c41Bank5.4 JC /CharA0 73.17 F0.7938 0.72/c109/c61 /c61 /c109/c45\n/c40 /c41CAP/CharA0 Initial\nCAP/CharA0 Final IND2 2\n2 2Energy /CharA00.5 C V 0.5 C 1.2\nEnergy /CharA0/CharA00.5 C 1.2 Energy 0.5 C 1.2 0.06/c61 /c180 /c180 /c61 /c180 /c180\n/c61 /c180 /c180 /c43 /c61 /c180 /c180 /c43\nIND2 2Energy /CharA0 0.5 L I 0.5 1.2 3 5.4 /CharA0 Joule /c61 /c180 /c180 /c61 /c180 /c109 /c180 /c61 /c109\nRIPPLE\nIND _ peak oII /CharA0 I2/c61 /c43\n/c40 /c41 OUT IN_MAX OUT\nIND _RMS o\nIN_MAX SW22V V V 1I /CharA0 I12 V L1 F/c230 /c246 /c180 /c45/c231 /c247 /c61 /c43 /c180/c231 /c247 /c180 /c180/c232 /c248\nIN_MAX OUT OUT\nRIPPLE\nIN_MAX SWV V VI /CharA0L1 V F/c45\n/c61 /c180/c180\nIN_MAX OUT OUT\no IND IN_MAX SWV V VL1 /CharA0I K V F/c45\n/c61 /c180/c180 /c180\n23TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated(14)\n(15)\n(16)\n(17)\n8.2.2.4 Step Three: Choose theOutput Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. Along with theinductor, the\noutput capacitor determines theoutput voltage ripple, andalso how theregulator responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese twocriteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannotduetolimited control speed. Theregulator istemporarily\nnotable tosupply sufficient change inoutput current ifthere isalarge, fastincrease ordecrease inthecurrent\nneeds oftheload such astransitioning from noload tofullload. The regulator usually needs twoormore clock\ncycles forthecontrol loop toseethechange inload current andoutput voltage andadjust theduty cycle toreact\ntothechange. The output capacitor must besized tosupply theextra current totheload until thecontrol loop\nresponds totheload change, orconversely, absorb theexcess current from theinductor. Because theoutput\nvoltage isless than halftheinput voltage, theworst-case deviation inoutput voltage occurs when theload hasan\nextremely rapid reduction incurrent, oraload dump. The desired specification isa50% or3-Aload step, anda\nresulting voltage deviation ofnomore than 5%,or60mV. When aload dump occurs, theexcess stored current in\ntheinductor willtend tocharge theoutput capacitors, andthebest theconverter canachieve tolimit theincrease\ninoutput voltage istofoldback theduty cycle tozero. Under these circumstances, theamount ofriseinoutput\nvoltage isdefined bytheenergy from thechoke being fully absorbed bythecapacitor bank. Equation 18through\nEquation 20canbeused tocalculate therequired capacitor bank value.\nForthisexample, thetransient load response isspecified asa5%change inVout fora50% load step from 3A\nto0A.So,ΔIOUT=3AandΔVOUT=0.05 ×1.2=0.06 V.Using these numbers gives aminimum capacitance of\n73.2μF.This calculation does nottake theESR oftheoutput capacitor into account intheoutput voltage\nchange, and itdoes notaccount forlatency incontrol loop speed. Forceramic capacitors, theESR isusually\nsmall enough toignore inthiscalculation.\n(18)\n(19)\nSolving forC:\n(20)\nThis 73.17 µFdefines theminimum capacitance required tomeet thetransient spec; however, because the\ncontrol loop speed isfinite, more capacitance than thisisrequired tomeet desired performance.\nOUT _MAX\nIN\nIN SWI 0.25\nVC F/c180\n/c68 /c61/c180\n/c40 /c41IN_MIN OUTOUT\nRMS OUT\nIN_MIN IN_MINV V VI I /CharA0V V/c45\n/c61 /c180 /c180\nRIPPLE\nESR\nRIPPLEVR /CharA0I/c60\n/c40 /c41Bank\nRIPPLE SW\nRIPPLE1 1C /CharA0 13.33 FV 8 F\nI/c61 /c180 /c61 /c109/c180\n24TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedEquation 21calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nInthiscase, themaximum output voltage ripple is60mV. Under thisrequirement, Equation 21yields 13.33 µF.\nwhere\n•FSWistheswitching frequency,\n•VRIPPLE isthemaximum allowable output voltage ripple,\n•andIripple istheinductor ripple current. (21)\nEquation 22calculates themaximum ESR forthecapacitor bank tomeet theoutput voltage ripple specification.\nEquation 22indicates theESR should beless than 37.5 mΩ.Inthiscase, theESR oftheceramic capacitor bank\nisless than 37.5 mΩ.\n(22)\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich increases the\nminimum value calculated inEquation 20.Forthisexample, five47-μF10-V X5R ceramic capacitors with 3mΩ\nofESR areused. Theestimated capacitance after derating is5×47μF×0.9=211.5μF.\n8.2.2.5 Step Four: Select theInput Capacitor\nTheTPS54678 requires ahigh-quality ceramic, type X5R orX7R, input-decoupling capacitor ofatleast 10μFof\neffective capacitance and insome applications abulk capacitance. The effective capacitance includes anyDC\nbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage. The\ncapacitor must also have aripple current rating greater than themaximum input current ripple oftheTPS54678.\nTheinput ripple current canbecalculated using Equation 23.\n(23)\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases.\nForthisexample design, aceramic capacitor with atleast a10-V voltage rating isrequired tosupport the\nmaximum input voltage. Forthisexample, three 47-μFand one 0.10-μF10-V capacitors inparallel have been\nselected. Inaddition tothese lowESR capacitors, aninput bulk capof220-µFelectrolytic isincluded soasto\nprovide lowsource impedance atlowfrequencies forinstances where theinput voltage source isconnected with\nalossy feed.\nThe input capacitance value determines theinput ripple voltage oftheregulator. The input voltage ripple canbe\ncalculated using Equation 24.Using thedesign example values, IOUT_MAX =6A,CIN=141μF(neglecting the\nelectrolytic duetohigh ESR), FSW=500kHz, yields aninput voltage ripple of21.3 mVandanrmsinput ripple\ncurrent of2.94 A.\n(24)\n/c40 /c41 /c40 /c41 OUT _MIN ON_MIN SW _MAX IN_MAX OUT _MIN DS(ON)MIN OUT _MIN L DS (ON)MIN V t F V I R I R R /c61 /c180 /c45 /c180 /c45 /c180 /c43\nOUT\n9 10\nREFVR R 1V/c230 /c246/c61 /c180 /c45 /c231 /c247\n/c232 /c248\nSS SSC 3 T /c61 /c180\n25TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.2.2.6 Step Five: Choose theSoft-Start Capacitor\nThe slow-start capacitor determines theminimum amount oftime ittakes fortheoutput voltage toreach the\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large andwould require large amounts ofcurrent toquickly charge\nthecapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may cause the\nTPS54678 totripOCP, orexcessive current draw from theinput power supply may cause theinput voltage railto\nsag. Limiting theoutput voltage slew ratemitigates both ofthese issues.\nTheslow-start capacitor value canbecalculated using Equation 25.Fortheexample circuit, theslow-start time is\nnotcritical because theoutput capacitor value is5×47μFwhich does notrequire much current tocharge to\n1.2V.The example circuit hastheslow-start time settoanarbitrary value of3.33 ms,which requires a10-nF\ncapacitor.\n(25)\n8.2.2.7 Step Six: Select theBootstrap Capacitor\nA0.1-μFceramic capacitor must beconnected between theBOOT and PHpins forproper operation. TI\nrecommends touseaceramic capacitor with X5R orbetter grade dielectric. The capacitor should have 10Vor\nhigher voltage rating.\n8.2.2.8 Step Eight: Select Output Voltage andFeedback Resistors\nFortheexample design, 20kΩwas selected forR10. Using Equation 26,R9iscalculated also as20kΩ.\n(26)\n8.2.2.8.1 Output Voltage Limitations\nDue totheinternal design oftheTPS54678, there isaminimum output voltage limit foranygiven input voltage.\nThe output voltage cannever belower than theinternal voltage reference of0.6V.Above 0.6V,theoutput\nvoltage may belimited bytheminimum controllable ON-time. The minimum output voltage inthiscase isgiven\nbyEquation 27.\nwhere\n•VOUT_MIN =minimum achievable output voltage\n•tON_MIN =minimum controllable ON-time (100 nstypical, 120nsnoload)\n•FSW_MAX =maximum switching frequency including tolerance\n•VIN_MAX =maximum input voltage\n•IOUT_MIN =minimum load current\n•RDS(ON)_MIN =minimum high-side MOSFET ON-resistance (see Electrical Characteristics )\n•RL=series resistance ofoutput inductor (27)\n100 1000 10000 100000 1000000−50−40−30−20−100102030\n−225−180−135−90−4504590135\nFrequency (Hz)Gain (dB)\nPhase (°)Gain\nPhase\nG001 \nPMOD\nOUT LOAD1F2 C R/c61/c112\n/c40 /c41 /c40 /c41OFF _MAX\nOUT _MAX OUT _MAX DS(ON)MAX L OUT _MAX DS(ON)MAX\nDEADt\nV V 1 I R R 0.7 I RINPeriod\nt\nPeriod/c230 /c246/c61 /c180 /c45 /c45 /c180 /c43 /c45 /c45 /c180 /c231 /c247/c231 /c247/c232 /c248\n/c230 /c246/c180/c231 /c247/c232 /c248\n26TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedThere isalso amaximum achievable output voltage which islimited bytheminimum offtime. The maximum\noutput voltage isgiven byEquation 28.\nwhere\n•VOUT_MAX =maximum achievable output voltage\n•VIN=minimum input voltage\n•tOFF_MAX =maximum OFF-time (180 nstypical foradequate margin)\n•Period =1/Fs\n•IOUT_MAX =maximum current\n•RDS(ON)_MAX =maximum high-side MOSFET ON-resistance (see Electrical Characteristics )\n•RL=DCR oftheinductor\n•tDEAD =dead time (40ns) (28)\n8.2.2.9 Step Nine: Select Loop Compensation Components\nThere areseveral possible methods todesign closed-loop compensation forDC/DC converters. Fortheideal\ncurrent mode control, thedesign equations canbeeasily simplified. The power stage gain isconstant atlow\nfrequencies, androlls offat–20dB/decade above themodulator pole frequency. Thepower stage phase iszero\ndegrees atlow frequencies and starts tofallone decade below themodulator pole frequency reaching a\nminimum of–90degrees onedecade above themodulator pole frequency. Inthiscase themodulator pole isa\nsimple pole shown inEquation 29.\n(29)\nFor theTPS54678 most circuits willhave relatively high amounts ofslope compensation. Asmore slope\ncompensation isapplied, thepower stage characteristics willdeviate from theideal approximations. The phase\nloss ofthepower stage willextend beyond –90degrees andcanapproach –180degrees, making compensation\nmore difficult. The power stage transfer function canbesolved butitisatedious hand calculation thatdoes not\nlend itself tosimple approximations. Itiseasier toeither simulate thecircuit ortoactually measure theplant\ntransfer function sothatareliable compensation circuit canbedesigned. Thelatter technique used inthisdesign\nprocedure. Thepower stage plant was measured andisshown inFigure 31.\nFigure 31.Measured Plant Bode\nForthisdesign, thedesired crossover frequency Fcis50kHz. From thepower stage gain andphase plotabove,\nthegain at50kHz is–10.6 dBandthephase is–123.3 degrees. Because theplant phase loss isgreater than\n–90degrees, toachieve atleast 60degrees ofphase margin, additional phase boost from afeedforward\ncapacitor inparallel with theupper resistor ofthevoltage setpoint divider isrequired.\n15\n9 c\nOR\nUF\nTE1C\nV2 R FV/c61\n/c112\n/c40 /c41p\n15 9 101F2 C R || R/c61/c112\nz\n15 91F2 C R/c61/c112\n5\n3 pole1C2 R F/c61/c112\n6\n3 plant/CharA0 pole1C2 R F/c61/c112\nPlant\n3\nEA REFOUTG\n20V 10Rgm V/c45/c230 /c246\n/c231 /c247/c232 /c248\n/c61 /c180\n27TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedSee theschematic inFigure 30.R3sets thegain ofthecompensated error amplifier tobeequal andopposite (in\ndB)tothepower stage gain atFc,so10.6 dBisneeded. The required value ofR3can becalculated from\nEquation 30.\n(30)\nThe compensator zero formed byR3andC6isplaced attheplant pole, asshown approximately 2.5kHz. The\nrequired value forC6isgiven byEquation 31.\n(31)\nThe high-frequency noise pole formed byC5and R3isnotused inthisdesign. Iftheresulting design shows\nnoise susceptibility, thevalue ofC5canbecalculated perEquation 32.\n(32)\nToavoid apenalty inloop phase, theFpole inEquation 32should beplaced adecade above Fcorhigher, andis\nintended toreject noise atFSW.\nThe feedforward capacitor C15 isused toincrease thephase boost atcrossover above what isnormally\navailable from Type IIcompensation. Itplaces anadditional zero/pole pairwith thezero located atEquation 33\nandthepole atEquation 34.\n(33)\n(34)\nThis zero andpole pairisnotindependent since R9andR10 aresetbythedesired VOUT.Once thezero location\nischosen, thepole isfixed aswell. Foroptimum performance, thezero andpole should belocated symmetrically\nabout theintended crossover frequency. Therequired value forC15 canbecalculated from Equation 35.\n(35)\nTable 2liststhevalues thecompensation equations yield.\nTable 2.Frequency Compensation Component Values\nREF DES CALCULATED VALUE CHOSEN VALUE\nR3 19.6 kΩ 26.7 kΩ\nC6 2.38 nF 2.2nF\nC15 225pF 150pF\n808284868890929496\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6\nOutput Current (A)Efficiency (%)3 V\n4 V\n5 V\n6 V\nG002 \n1.20501.20551.20601.20651.20701.20751.20801.20851.20901.20951.2100\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6\nOutput Current (A)Output Voltage (V)3 V\n4 V\n5 V\n6 V\nG003 \n28TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 32through Figure 47were measured ontheTPS54678 Evaluation Module. More explanation of\nwaveforms, aswell asaschematic document canbefound intheTPS54678EVM-155 6-A, SWIFT ™Regulator\nEvaluation Module user guide, SLVU747 .\n8.2.3.1 Additional Information About Application Curves\n8.2.3.1.1 Efficiency\nSystem efficiency may belower than shown inFigure 32athigher ambient temperatures, due totemperature\nvariation inthedrain-to-source resistance RDS(ON) oftheinternal MOSFETs.\n8.2.3.1.2 Voltage Ripple Measurements\nProbe placement andnoise pickup cangive unreliable voltage ripple results. Figure 37andFigure 38show the\noutput voltage ripple oftheconverter, measured directly across theoutput capacitors. Likewise, Figure 39and\nFigure 40show theinput voltage ripple oftheconverter, measured directly across theinput capacitors.\n8.2.3.1.3 Start-Up andShutdown Waveforms\nFigure 41and Figure 42show thestart-up waveforms fortheTPS54678EVM-155. InFigure 41,theoutput\nvoltage ramps upassoon astheinput voltage reaches theUVLO threshold assetbytheR1and R2resistor\ndivider network. InFigure 42,theinput voltage isinitially applied andtheoutput isinhibited byusing ajumper at\nJP1 totieENtoGND. When thejumper isremoved, ENisreleased. When theENvoltage reaches theenable-\nthreshold voltage, thestart-up sequence begins andtheoutput voltage ramps uptotheexternally setvalue of\n1.2V.\nThe TPS54678 isdesigned tostart upinto prebiased outputs. Figure 43shows theoutput voltage start-up\nwaveform when theoutput isprebiased with 550mVatnoload.\nFigure 44and Figure 45show theshutdown waveforms fortheTPS54678EVM-155. InFigure 44,theoutput\nvoltage ramps down assoon astheinput voltage falls below theUVLO stop threshold assetbytheR1andR2\nresistor divider network. Atthepoint ofshutdown, theinput voltage rises slightly duetotheresistive drop inthe\ninput feed impedance. InFigure 45,theoutput isinhibited byusing ajumper atJP1totieENtoGND.\n8.2.3.1.4 Hiccup Mode Current Limit\nTheTPS54678 hashiccup mode current limit. When thepeak switch current exceeds thecurrent limit threshold,\nthedevice shuts down and restarts. Hiccup mode current limit operation isshown inFigure 46and Figure 47.\nFigure 46shows thehiccup mode current limit with aslight resistive overload. When thepeak current limit is\nexceeded, theoutput voltage isdisabled. Figure 47shows theoperation oftheTPS54678 with theoutput\nshorted toground. Thedevice continuously resets until thefault condition isremoved.\nFigure 32.Efficiency vsLoad Current Figure 33.Load Regulation\nV = 20 mV / div (ac coupled)OUT\nTime = 500 ns/divSW Node = 5 V / divV = 6 V\nI = 6 AIN\nOUT\nV = 50 mV / div\n(ac coupled)\n20 MHZ BW LimitedIN\nTime = 500 ns/divSW Node = 5 V / divV = 3 V\nI = 6 AIN\nOUT\nV = 20 mV / div (ac coupled)OUT\nTime = 500 ns/divSW Node = 5 V / divV = 3 V\nI = 6 AIN\nOUT\n100 1000 10000 100000 1000000−20−1001020304050\n−60−300306090120150\nFrequency (Hz)Gain (dB)\nPhase (°)Gain\nPhase\nG005 \n1.20501.20551.20601.20651.20701.20751.20801.20851.20901.20951.2100\n3 3.5 4 4.5 5 5.5 6\nInput Voltage (V)Output Voltage (V)3 A\n4 A\n5 A\n6 A\nG003 \nV = 50 mV / div (ac coupled)OUT\nTime = 100 s/div /c109I = 1 A / divOUT\nLoad step = 0 - 3 A\n29TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFigure 34.Line Regulation Figure 35.Transient Response\nFigure 36.Loop ResponseVIN=3V,IOUT=6A\nFigure 37.Output Ripple\nVIN=6V,IOUT=6A\nFigure 38.Output RippleVIN=3V,IOUT=6A\nFigure 39.Input Ripple\nTime = 100 s/div /c109V = falling, 200 mV / divOUT\nV = 1 V / div (near 2.7 V)IN\nI = 6.6 AOUT\nI = 1 A / div (invertey for clarity)OUT\nTime = 100 s/div /c109V = falling, 200 mV / divOUT\nV = 1 V / divIN\nV = 5 V\nI = 6.6 AIN\nOUT\nI = 1 A / div (inverted for clarity)OUT\nI = 1 A / div\n(inverted for clarity)OUT\nTime = 500 s/div /c109V = 200 mV / divOUTV = 1 V / divIN\nI = 4.6 AOUT\nI = 1 A / div\n(inverted for clarity)OUT\nTime = 500 s/div /c109V = 200 mV / divOUTV = 1 V / divIN\nI = 4.6 AOUT\nV = 50 mV / div (ac coupled)\n20 MHZ BW LimitedIN\nTime = 500 ns/divSW Node = 5 V / divV = 6 V\nI = 6 AIN\nOUT\nI = 1 A / div (inverted for clarity)OUT\nTime = 500 s/div /c109V = 200 mV / divOUTV = 1 V / divIN\nI = 4.6 AOUT\n30TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedVIN=6V,IOUT=6A\nFigure 40.Input Ripple Figure 41.Start-Up Relative toVIN\nFigure 42.Start-Up Relative toEnableFigure 43.Start-Up intoPrebias\nFigure 44.Shutdown Relative toVIN Figure 45.Shutdown Relative toEnable\nTime = 5 ms/divV = 200 mV / divOUTV = 1 V / divIN\nV = 5 V\nI = 9.2 AIN\nOUT\nI = 1 A / divOUT\nTime = 5 ms/divV = 100 mV / divOUTV = 6 V\nI = shortIN\nOUT\nI = 5 A / divOUT\n31TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedFigure 46.Hiccup Mode Current Limit Shutdown Figure 47.Hiccup Mode Current Limit Restart intoShort\nCircuit\n32TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply between 2.95 Vand6V.This supply must\nbewell regulated. Proper bypassing ofinput supplies and internal regulators isalso critical fornoise\nperformance, asisPCB layout and grounding scheme. See therecommendations intheLayout Guidelines\nsection.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signal paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance.\n•Minimize theloop area formed bythebypass capacitor connections and theVIN pins. See Figure 48fora\nPCB layout example.\n•TietheGND pins andAGND pindirectly tothethermal padunder theTPS54678 device. Connect thethermal\npadtoanyinternal PCB ground planes using multiple vias directly under thedevice. Additional vias canbe\nused toconnect thetop-side ground area totheinternal planes near theinput and output capacitors. For\noperation atfullrated load, thetop-side ground area along with anyadditional internal ground planes must\nprovide adequate heat dissipating area.\n•Place theinput bypass capacitor asclose aspossible tothedevice.\n•Route thePHpintotheoutput inductor. Because thePHconnection istheswitching node, place theoutput\ninductor close tothePHpins. Minimize thearea ofthePCB conductor toprevent excessive capacitive\ncoupling.\n•Theboot capacitor must also belocated close tothedevice.\n•The sensitive analog ground connections forthefeedback voltage divider, compensation components, soft-\nstart capacitor andfrequency setresistor must beconnected toaseparate analog ground trace asshown in\nFigure 48.\n•TheRT/CLK pinisparticularly sensitive tonoise sotheRTresistor should belocated asclose aspossible to\nthedevice androuted with minimal trace lengths.\n•The additional external components can beplaced approximately asshown. Itispossible toobtain\nacceptable performance with alternate PCB layouts, however, thislayout hasbeen shown toproduce good\nresults andcanbeused asaguide.\n33TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated10.2 Layout Example\nFigure 48.TPS54678 Layout Example\n10.3 Power Dissipation Estimate\nThefollowing formulas show how toestimate theICpower dissipation under continuous conduction mode (CCM)\noperation. The power dissipation oftheIC(Ptot) includes conduction loss (Pcon),dead time loss (Pd),switching\nloss (Psw),gate drive loss (Pgd)andsupply current loss (Pq).\nPcon=IO2×RDS(on) (temperature dependent)\nwhere\n•IOistheoutput current (A)\n•RDS(on) istheon-resistance ofthehigh-side MOSFET with given temperature (Ω) (36)\nPd=ƒsw×IO×0.7×(20nS+20nS)\nwhere\n•IOistheoutput current (A)\n•ƒswistheswitching frequency (Hz) (37)\nPsw=0.5×VIN×IO×ƒsw×7×10–9\nwhere\n•IOistheoutput current (A)\n•VINistheinput voltage (V)\n•ƒswistheswitching frequency (Hz) (38)\nPgd=2×VIN×ƒsw×6×10–9\nwhere\n•VINistheinput voltage (V)\n•ƒswistheswitching frequency (Hz) (39)\nPq=VIN×500×10–6\nwhere\n•VINistheinput voltage (V) (40)\n34TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments IncorporatedPower Dissipation Estimate (continued)\nSo\nPtot=Pcon+Pd+Psw+Pgd+Pq\nwhere\n•Ptotisthetotal device power dissipation (W) (41)\nForgiven TA,\nTJ=TA+Rth×Ptot\nwhere\n•Ptotisthetotal device power dissipation (W)\n•TAistheambient temperature (°C)\n•TJisthejunction temperature (°C)\n•Rthisthethermal resistance ofthepackage (°C/W) (42)\nForgiven TJmax =150°C\nTAmax =TJmax –Rth×Ptot\nwhere\n•Ptotisthetotal device power dissipation (W)\n•Rthisthethermal resistance ofthepackage (°C/W)\n•TJmax ismaximum junction temperature (°C)\n•TAmax ismaximum ambient temperature (°C) (43)\nThere areadditional power losses intheregulator circuit due totheinductor ACand DClosses and trace\nresistance thatimpact theoverall efficiency oftheregulator.\n35TPS54678\nwww.ti.com SLVSBF3B –JUNE 2012 –REVISED MAY 2019\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFormore SWIFTTMdocumentation, seetheTIwebsite atwww.ti.com/swift .\n11.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54678 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\nTPS54678EVM-155 6-A, SWIFT ™Regulator Evaluation Module\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n36TPS54678\nSLVSBF3B –JUNE 2012 –REVISED MAY 2019 www.ti.com\nProduct Folder Links: TPS54678Submit Documentation Feedback Copyright ©2012 –2019, Texas Instruments Incorporated11.5 Trademarks\nSWIFT, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54678RTER ACTIVE WQFN RTE 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54678\nTPS54678RTET ACTIVE WQFN RTE 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54678\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Mar-2024\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54678RTER WQFN RTE163000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS54678RTET WQFN RTE16250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS54678RTET WQFN RTE16250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Mar-2024\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54678RTER WQFN RTE 163000 346.0 346.0 33.0\nTPS54678RTET WQFN RTE 16250 210.0 185.0 35.0\nTPS54678RTET WQFN RTE 16250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RTE 16\nPLASTIC QUAD FLATPACK - NO LEAD 3 x 3, 0.5 mm pitch\n4225944/A\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.65 0.1\n16X 0.50.30.80.7\n(0.1) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9WQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018PIN 1 INDEX AREA\n0.08SEATING PLANE\n149\n125 8\n16 13\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n17 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.65)\n(R0.05)\nALL PAD CORNERS(0.58) TYPWQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.51)\n(R0.05) TYPWQFN - 0.8 mm max height RTE0016F\nPLASTIC QUAD FLATPACK - NO LEAD\n4219119/A   03/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54678RTER

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.95 V to 6 V
  - Output Voltage Reference: 0.6 V ±1% over temperature

- **Current Ratings:**
  - Continuous Output Current: 6 A
  - Cycle-by-Cycle Current Limit: 10.5 A (typical)

- **Power Consumption:**
  - Shutdown Supply Current: 1 µA to 3 µA
  - Operating Non-Switching Supply Current: 570 µA to 800 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40 °C to 150 °C

- **Package Type:**
  - 16-pin WQFN (RTE), dimensions: 3 mm x 3 mm

- **Special Features:**
  - Integrated MOSFETs with 12 mΩ resistance for high efficiency
  - Adjustable soft-start and sequencing capabilities
  - Cycle-by-cycle current limit and hiccup current protection
  - Power good output signal
  - Synchronization to external clock
  - Monotonic start-up into prebiased outputs

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS54678 is a synchronous step-down (buck) converter designed for low-voltage, high-density power systems. It integrates two N-channel MOSFETs to provide a compact solution with high efficiency, capable of delivering up to 6 A of continuous output current. The device operates with a wide switching frequency range from 200 kHz to 2 MHz, allowing for optimization of efficiency and component size. The TPS54678 features a precise voltage reference and advanced protection mechanisms, making it suitable for various applications.

#### Typical Applications:
- **Point-of-load regulation** for high-performance digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors.
- **Low-voltage, high-density power systems** in communications infrastructure, broadband, networking, gaming, digital television (DTV), and set-top boxes.
- **Power management** in consumer electronics and industrial applications where efficient voltage regulation is critical.

This component is ideal for designers looking to implement efficient power management solutions in compact spaces while ensuring reliable operation across a range of conditions.