
---------- Begin Simulation Statistics ----------
final_tick                                  600830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143137                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872532                       # Number of bytes of host memory used
host_op_rate                                   153888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.99                       # Real time elapsed on the host
host_tick_rate                               85998751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1075135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000601                       # Number of seconds simulated
sim_ticks                                   600830500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.016583                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  148545                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               153113                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6561                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            256294                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1996                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3048                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1052                       # Number of indirect misses.
system.cpu.branchPred.lookups                  344799                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       124051                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        60754                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       113162                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        71643                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          344                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           45                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         5324                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         2167                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           57                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          329                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         3284                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1458                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          339                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         3422                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          757                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1066                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          499                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1083                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          405                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          784                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          765                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          867                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          766                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         1038                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1241                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          905                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          993                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          494                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1436                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          209                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          568                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       152787                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          781                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1385                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          307                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2578                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          552                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          955                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1446                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         4254                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1870                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         2792                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1115                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          782                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          948                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          638                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          502                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          452                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          815                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          890                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1314                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1593                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1083                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          578                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         1194                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        24677                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          269                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1362                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   31611                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          517                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    559188                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   492774                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4887                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     250422                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61679                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          250346                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003357                       # Number of instructions committed
system.cpu.commit.committedOps                1078492                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1060509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.016957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.129603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       743853     70.14%     70.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104575      9.86%     80.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        71710      6.76%     86.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25390      2.39%     89.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28256      2.66%     91.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8269      0.78%     92.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10913      1.03%     93.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5864      0.55%     94.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        61679      5.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1060509                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24973                       # Number of function calls committed.
system.cpu.commit.int_insts                    934829                       # Number of committed integer instructions.
system.cpu.commit.loads                        104843                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           870934     80.75%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      3.71%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          104843      9.72%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          62445      5.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1078492                       # Class of committed instruction
system.cpu.commit.refs                         167288                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1075135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.201662                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.201662                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                617643                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1684                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               144015                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1375078                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   199308                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    230164                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4951                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7329                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 42522                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      344799                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    251042                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        796828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3081                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1341720                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   13250                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.286935                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             290887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             182152                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.116554                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1094588                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.312222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.418370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   757448     69.20%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    52806      4.82%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72422      6.62%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31200      2.85%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    29155      2.66%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36050      3.29%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    20265      1.85%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35303      3.23%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    59939      5.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1094588                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          107074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5288                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   292397                       # Number of branches executed
system.cpu.iew.exec_nop                          3630                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.036673                       # Inst execution rate
system.cpu.iew.exec_refs                       190511                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68247                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  236197                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                131642                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                591                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               697                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                72865                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1329304                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                122264                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8709                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1245730                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1309                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1325                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4951                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5211                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7688                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2529                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        26796                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10420                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2944                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2344                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1319747                       # num instructions consuming a value
system.cpu.iew.wb_count                       1234451                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.515417                       # average fanout of values written-back
system.cpu.iew.wb_producers                    680220                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.027286                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1237611                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1401236                       # number of integer regfile reads
system.cpu.int_regfile_writes                  922560                       # number of integer regfile writes
system.cpu.ipc                               0.832181                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.832181                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1018643     81.20%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40062      3.19%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   54      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.01%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   69      0.01%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               126059     10.05%     94.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69382      5.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1254440                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       10878                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008672                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8498     78.12%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%     78.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.06%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    685      6.30%     84.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1687     15.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1264404                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3613205                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1233634                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1575017                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1325083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1254440                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 591                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          250524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               671                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       145632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1094588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.146039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.729328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              605474     55.32%     55.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173599     15.86%     71.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              126763     11.58%     82.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               70125      6.41%     89.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               49712      4.54%     93.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23222      2.12%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26221      2.40%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11120      1.02%     99.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8352      0.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1094588                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.043921                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    897                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1811                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          817                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1221                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              8896                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6565                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               131642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               72865                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  776684                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          1201662                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  386132                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1228037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 116818                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   213486                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2867                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5124                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2147241                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1354877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1542516                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    250910                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7919                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4951                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                144869                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   314451                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1523758                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          94240                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2166                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    218820                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            593                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1144                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2327278                       # The number of ROB reads
system.cpu.rob.rob_writes                     2691796                       # The number of ROB writes
system.cpu.timesIdled                            1246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      944                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     295                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        14864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5670                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5670                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       428864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  428864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6851                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8063000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35377250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1208                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1718                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5026                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          151                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        18162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 22806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       187264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       470080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 657344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011220                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7943     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9912000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9185499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2577998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  886                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1091                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 205                       # number of overall hits
system.l2.overall_hits::.cpu.data                 886                       # number of overall hits
system.l2.overall_hits::total                    1091                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5189                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1513                       # number of overall misses
system.l2.overall_misses::.cpu.data              5189                       # number of overall misses
system.l2.overall_misses::total                  6702                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    389913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        508197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118284000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    389913000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       508197000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.880675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.854156                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.880675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.854156                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78178.453404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75142.223935                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75827.663384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78178.453404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75142.223935                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75827.663384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6702                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6702                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    338033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    441187000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    338033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    441187000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.880675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.854156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.880675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.854156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860003                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68178.453404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65144.151089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65829.155476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68178.453404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65144.151089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65829.155476                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1272                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1208                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1208                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1208                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1208                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     81513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78985.949612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78985.949612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     71203500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71203500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68995.639535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68995.639535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118284000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118284000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.880675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.880675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78178.453404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78178.453404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.880675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68178.453404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68178.453404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    308399500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    308399500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.827099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.827099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74187.996151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74187.996151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    266829500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    266829500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.827099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64187.996151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64187.996151                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             149                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.986755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.986755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2848000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2848000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.986755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.986755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19114.093960                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19114.093960                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3524.172320                       # Cycle average of tags in use
system.l2.tags.total_refs                       14713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.147256                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     103.457419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1250.327723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2170.387178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.038157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.066235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.107549                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1057                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5723                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.209045                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    125756                       # Number of tag accesses
system.l2.tags.data_accesses                   125756                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             428864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6701                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         161163589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         552621746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             713785335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    161163589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161163589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        161163589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        552621746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            713785335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     40720500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               166383000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6075.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24825.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5865                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    512.382775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   327.950498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.797343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          152     18.18%     18.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          165     19.74%     37.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89     10.65%     48.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      6.34%     54.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      6.22%     61.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      2.63%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.51%     66.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      2.63%     68.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          260     31.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          836                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 428928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  428928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       713.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    713.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     600814000                       # Total gap between requests
system.mem_ctrls.avgGap                      89646.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 161163589.398341149092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 552728265.292790651321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40921500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125461500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27046.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24178.36                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2977380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1578720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24468780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        167296710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         89837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          333486630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.042778                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    231136500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    349674000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2998800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1593900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23383500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        169256370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         88187520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          332747370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.812381                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    227066750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    353743750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       248600                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248600                       # number of overall hits
system.cpu.icache.overall_hits::total          248600                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2440                       # number of overall misses
system.cpu.icache.overall_misses::total          2440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    160765498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160765498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    160765498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160765498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       251040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       251040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       251040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       251040                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009720                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009720                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009720                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009720                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65887.499180                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65887.499180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65887.499180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65887.499180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          710                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1208                       # number of writebacks
system.cpu.icache.writebacks::total              1208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1718                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1718                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1718                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1718                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123100998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123100998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123100998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123100998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71653.665891                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71653.665891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71653.665891                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71653.665891                       # average overall mshr miss latency
system.cpu.icache.replacements                   1208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248600                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248600                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    160765498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160765498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       251040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       251040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65887.499180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65887.499180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123100998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123100998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71653.665891                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71653.665891                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           483.277910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1718                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            145.703143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   483.277910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.943902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.943902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            503798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           503798                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149416                       # number of overall hits
system.cpu.dcache.overall_hits::total          149416                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23410                       # number of overall misses
system.cpu.dcache.overall_misses::total         23410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1454601825                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1454601825                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1454601825                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1454601825                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       172814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       172814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       172826                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       172826                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.135452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.135454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62141.226290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62141.226290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62135.917343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62135.917343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8845                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.522088                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1272                       # number of writebacks
system.cpu.dcache.writebacks::total              1272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6222                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    412672891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    412672891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    412857391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    412857391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035992                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035992                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66346.123955                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66346.123955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66354.450498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66354.450498                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5712                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1208935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1208935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       110888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       110888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.176719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.176719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61692.947540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61692.947540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    324697500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    324697500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.045271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64680.776892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64680.776892                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    241178421                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    241178421                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65680.397876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65680.397876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83626987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83626987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78893.383962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78893.383962                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          140                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          140                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4488404                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4488404                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927152                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927152                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32060.028571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32060.028571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          140                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          140                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4348404                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4348404                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927152                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927152                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31060.028571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31060.028571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          557                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          557                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       309000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       309000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.008897                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008897                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007117                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007117                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           472.929101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              156727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.181073                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   472.929101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            354060                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           354060                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    600830500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    600830500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
