(pcb /home/erick/kicad_nixie/LowerBoard/LowerBoard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (boundary
      (rect pcb 117695 -72185.2 264667 -144391)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C1 157930 -116350 front 0 (PN 22pF))
      (place C2 157940 -122130 front 0 (PN 22pF))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (place C3 134810 -107140 front 270 (PN 1uF))
      (place C4 134770 -113510 front 270 (PN 1uF))
    )
    (component "Diodes_ThroughHole:Diode_DO-35_SOD27_Horizontal_RM10"
      (place D1 248440 -98010 front 90 (PN D))
    )
    (component "Housings_DIP:DIP-28_W7.62mm_LongPads"
      (place IC1 171060 -97785 front 0 (PN "ATMEGA328P-P"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place P1 123770 -93540 front 90 (PN "INPUT VOTAGE"))
      (place P5 195080 -78790 front 270 (PN "H_M_S SELECTOR"))
      (place P8 259610 -90410 front 180 (PN "DISPLAY PSU"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01
      (place P2 186860 -78850 front 0 (PN ADJUST))
      (place P4 176360 -78850 front 0 (PN DATE))
      (place P6 181330 -78900 front 0 (PN SOUND))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03
      (place P3 172210 -138810 front 90 (PN "LATCH ENABLE"))
      (place SW1 194870 -125700 front 180 (PN ROTARY_ENCODER))
      (place P10 139000 -82370 front 90 (PN CONN_01X03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08
      (place P7 141550 -78790 front 270 (PN DATA))
    )
    (component "Power_Integrations:TO-220"
      (place P9 123760 -111070 front 270 (PN 7805))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 219160 -88400 front 90 (PN BC557))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM7mm
      (place R1 173270 -91390 front 180 (PN 12k))
      (place R2 215350 -92950 front 270 (PN R))
    )
    (component relay:Relay_SANYOU_SRD_Series_Form_C
      (place RL1 244570 -93030 front 180 (PN "FINDER-36.11.4001"))
    )
    (component "Crystals:Crystal_HC50-U_Vertical"
      (place Y1 164280 -119150 front 90 (PN 16000kHz))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (outline (path signal 150  1325 2499  1325 -2499))
      (outline (path signal 150  1465 2491  1465 -2491))
      (outline (path signal 150  1605 2475  1605 95))
      (outline (path signal 150  1605 -95  1605 -2475))
      (outline (path signal 150  1745 2451  1745 490))
      (outline (path signal 150  1745 -490  1745 -2451))
      (outline (path signal 150  1885 2418  1885 657))
      (outline (path signal 150  1885 -657  1885 -2418))
      (outline (path signal 150  2025 2377  2025 764))
      (outline (path signal 150  2025 -764  2025 -2377))
      (outline (path signal 150  2165 2327  2165 835))
      (outline (path signal 150  2165 -835  2165 -2327))
      (outline (path signal 150  2305 2266  2305 879))
      (outline (path signal 150  2305 -879  2305 -2266))
      (outline (path signal 150  2445 2196  2445 898))
      (outline (path signal 150  2445 -898  2445 -2196))
      (outline (path signal 150  2585 2114  2585 896))
      (outline (path signal 150  2585 -896  2585 -2114))
      (outline (path signal 150  2725 2019  2725 871))
      (outline (path signal 150  2725 -871  2725 -2019))
      (outline (path signal 150  2865 1908  2865 823))
      (outline (path signal 150  2865 -823  2865 -1908))
      (outline (path signal 150  3005 1780  3005 745))
      (outline (path signal 150  3005 -745  3005 -1780))
      (outline (path signal 150  3145 1631  3145 628))
      (outline (path signal 150  3145 -628  3145 -1631))
      (outline (path signal 150  3285 1452  3285 440))
      (outline (path signal 150  3285 -440  3285 -1452))
      (outline (path signal 150  3425 1233  3425 -1233))
      (outline (path signal 150  3565 944  3565 -944))
      (outline (path signal 150  3705 472  3705 -472))
      (outline (path signal 150  3400 0  3355.95 -278.115  3228.11 -529.007  3029.01 -728.115
            2778.11 -855.951  2500 -900  2221.89 -855.951  1970.99 -728.115
            1771.88 -529.007  1644.05 -278.115  1600 0  1644.05 278.115
            1771.88 529.007  1970.99 728.115  2221.89 855.951  2500 900
            2778.11 855.951  3029.01 728.115  3228.11 529.007  3355.95 278.115))
      (outline (path signal 150  3787.5 0  3663.31 -784.131  3302.88 -1491.51  2741.51 -2052.88
            2034.13 -2413.31  1250 -2537.5  465.869 -2413.31  -241.505 -2052.88
            -802.881 -1491.51  -1163.31 -784.131  -1287.5 0  -1163.31 784.131
            -802.881 1491.51  -241.505 2052.88  465.869 2413.31  1250 2537.5
            2034.13 2413.31  2741.51 2052.88  3302.88 1491.51  3663.31 784.131))
      (outline (path signal 50  4050 0  3912.96 -865.248  3515.25 -1645.8  2895.8 -2265.25
            2115.25 -2662.96  1250 -2800  384.752 -2662.96  -395.799 -2265.25
            -1015.25 -1645.8  -1412.96 -865.248  -1550 0  -1412.96 865.248
            -1015.25 1645.8  -395.799 2265.25  384.752 2662.96  1250 2800
            2115.25 2662.96  2895.8 2265.25  3515.25 1645.8  3912.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image "Diodes_ThroughHole:Diode_DO-35_SOD27_Horizontal_RM10"
      (outline (path signal 150  7366.52 2.54  8763.52 2.54))
      (outline (path signal 150  2921.52 2.54  1397.52 2.54))
      (outline (path signal 150  3302.52 764.54  3302.52 -759.46))
      (outline (path signal 150  3048.52 764.54  3048.52 -759.46))
      (outline (path signal 150  2794.52 2.54  2794.52 -759.46))
      (outline (path signal 150  2794.52 -759.46  7366.52 -759.46))
      (outline (path signal 150  7366.52 -759.46  7366.52 764.54))
      (outline (path signal 150  7366.52 764.54  2794.52 764.54))
      (outline (path signal 150  2794.52 764.54  2794.52 2.54))
      (pin Round[A]Pad_1699.26_um (rotate 180) 2 10160.5 2.54)
      (pin Rect[A]Pad_1699.26x1699.26_um (rotate 180) 1 0.52 2.54)
    )
    (image "Housings_DIP:DIP-28_W7.62mm_LongPads"
      (outline (path signal 50  -1400 2450  -1400 -35500))
      (outline (path signal 50  9000 2450  9000 -35500))
      (outline (path signal 50  -1400 2450  9000 2450))
      (outline (path signal 50  -1400 -35500  9000 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -35315  7485 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -35315  7485 -35315))
      (outline (path signal 150  135 1025  -1150 1025))
      (pin Oval[A]Pad_2300x1600_um 1 0 0)
      (pin Oval[A]Pad_2300x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2300x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2300x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2300x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2300x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2300x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2300x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2300x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2300x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2300x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2300x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2300x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2300x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2300x1600_um 15 7620 -33020)
      (pin Oval[A]Pad_2300x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_2300x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_2300x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_2300x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_2300x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_2300x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_2300x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_2300x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_2300x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_2300x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_2300x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_2300x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_2300x1600_um 28 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  1750 1750  1750 -1750))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -1750  1750 -1750))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (outline (path signal 150  -1270 -1270  1270 -1270))
      (pin Rect[A]Pad_2235.2x2235.2_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08
      (outline (path signal 50  -1750 1750  -1750 -19550))
      (outline (path signal 50  1750 1750  1750 -19550))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -19550  1750 -19550))
      (outline (path signal 150  1270 -1270  1270 -19050))
      (outline (path signal 150  1270 -19050  -1270 -19050))
      (outline (path signal 150  -1270 -19050  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
      (pin Oval[A]Pad_2032x1727.2_um 8 0 -17780)
    )
    (image "Power_Integrations:TO-220"
      (outline (path signal 150  4826 1651  4826 -1778))
      (outline (path signal 150  -4826 1651  -4826 -1778))
      (outline (path signal 150  5334 2794  -5334 2794))
      (outline (path signal 150  1778 1778  1778 3048))
      (outline (path signal 150  -1778 1778  -1778 3048))
      (outline (path signal 150  -5334 1651  5334 1651))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 3048  -5334 -1778))
      (outline (path signal 150  5334 3048  5334 -1778))
      (outline (path signal 150  5334 3048  -5334 3048))
      (pin Oval[A]Pad_2032x2540_um 2 0 0)
      (pin Oval[A]Pad_2032x2540_um 3 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 -2540 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 50  -1400 -1950  -1400 2650))
      (outline (path signal 50  -1400 -1950  3950 -1950))
      (outline (path signal 150  -430 -1700  2970 -1700))
      (outline (path signal 50  -1400 2650  3950 2650))
      (outline (path signal 50  3950 -1950  3950 2650))
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 3 2540 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 1 0 0)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM7mm
      (outline (path signal 50  -1250 1500  8850 1500))
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 50  8850 1500  8850 -1500))
      (outline (path signal 50  -1250 -1500  8850 -1500))
      (outline (path signal 150  1270 1270  6350 1270))
      (outline (path signal 150  6350 1270  6350 -1270))
      (outline (path signal 150  6350 -1270  1270 -1270))
      (outline (path signal 150  1270 -1270  1270 1270))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 7620 0)
    )
    (image relay:Relay_SANYOU_SRD_Series_Form_C
      (outline (path signal 150  15000 -7700  18300 -7700))
      (outline (path signal 150  18300 -7700  18300 7700))
      (outline (path signal 150  18300 7700  14950 7700))
      (outline (path signal 150  -1300 -1350  -1300 -7700))
      (outline (path signal 150  -1300 -7700  13250 -7700))
      (outline (path signal 150  -1300 1400  -1300 7700))
      (outline (path signal 150  -1300 7700  13450 7700))
      (outline (path signal 150  -1300 7650  -1300 1400))
      (outline (path signal 150  14150 -4200  14150 -1750))
      (outline (path signal 150  14150 4200  14150 1700))
      (outline (path signal 150  3550 -6050  6050 -6050))
      (outline (path signal 150  2650 -50  1850 -50))
      (outline (path signal 150  6050 5950  3550 5950))
      (outline (path signal 150  9450 -50  10950 -50))
      (outline (path signal 150  10950 -50  15550 2450))
      (outline (path signal 150  9450 -3650  2650 -3650))
      (outline (path signal 150  9450 -50  9450 -3650))
      (outline (path signal 150  2650 -50  2650 -3650))
      (outline (path signal 150  6050 5950  6050 1750))
      (outline (path signal 150  6050 -1850  6050 -6050))
      (outline (path signal 150  8050 -1850  4050 1750))
      (outline (path signal 150  4050 -1850  4050 1750))
      (outline (path signal 150  4050 1750  8050 1750))
      (outline (path signal 150  8050 1750  8050 -1850))
      (outline (path signal 150  8050 -1850  4050 -1850))
      (pin Round[A]Pad_2500_um (rotate 90) 2 1950 -6050)
      (pin Round[A]Pad_3000_um (rotate 90) 3 14150 -6050)
      (pin Round[A]Pad_3000_um (rotate 90) 4 14200 6000)
      (pin Round[A]Pad_2500_um (rotate 90) 5 1950 5950)
      (pin Round[A]Pad_3000_um (rotate 90) 1 0 0)
    )
    (image "Crystals:Crystal_HC50-U_Vertical"
      (outline (path signal 150  4699 1000.76  4899.66 599.44))
      (outline (path signal 150  4899.66 599.44  5001.26 0))
      (outline (path signal 150  5001.26 0  4899.66 -500.38))
      (outline (path signal 150  4899.66 -500.38  4500.88 -1198.88))
      (outline (path signal 150  4500.88 -1198.88  3898.9 -1600.2))
      (outline (path signal 150  3898.9 -1600.2  3299.46 -1800.86))
      (outline (path signal 150  3299.46 -1800.86  -3299.46 -1800.86))
      (outline (path signal 150  -3299.46 -1800.86  -4000.5 -1600.2))
      (outline (path signal 150  -4000.5 -1600.2  -4399.28 -1300.48))
      (outline (path signal 150  -4399.28 -1300.48  -4800.6 -800.1))
      (outline (path signal 150  -4800.6 -800.1  -5001.26 -200.66))
      (outline (path signal 150  -5001.26 -200.66  -5001.26 299.72))
      (outline (path signal 150  -5001.26 299.72  -4800.6 800.1))
      (outline (path signal 150  -4800.6 800.1  -4300.22 1399.54))
      (outline (path signal 150  -4300.22 1399.54  -3799.84 1699.26))
      (outline (path signal 150  -3799.84 1699.26  -3299.46 1800.86))
      (outline (path signal 150  -3200.4 1800.86  3401.06 1800.86))
      (outline (path signal 150  3401.06 1800.86  3799.84 1699.26))
      (outline (path signal 150  3799.84 1699.26  4300.22 1399.54))
      (outline (path signal 150  4300.22 1399.54  4800.6 899.16))
      (outline (path signal 150  -3190.24 2329.18  -3649.98 2280.92))
      (outline (path signal 150  -3649.98 2280.92  -4048.76 2169.16))
      (outline (path signal 150  -4048.76 2169.16  -4480.56 1950.72))
      (outline (path signal 150  -4480.56 1950.72  -4770.12 1719.58))
      (outline (path signal 150  -4770.12 1719.58  -5100.32 1369.06))
      (outline (path signal 150  -5100.32 1369.06  -5389.88 830.58))
      (outline (path signal 150  -5389.88 830.58  -5519.42 231.14))
      (outline (path signal 150  -5519.42 231.14  -5519.42 -279.4))
      (outline (path signal 150  -5519.42 -279.4  -5349.24 -980.44))
      (outline (path signal 150  -5349.24 -980.44  -4950.46 -1569.72))
      (outline (path signal 150  -4950.46 -1569.72  -4490.72 -1940.56))
      (outline (path signal 150  -4490.72 -1940.56  -4069.08 -2148.84))
      (outline (path signal 150  -4069.08 -2148.84  -3619.5 -2308.86))
      (outline (path signal 150  -3619.5 -2308.86  -3180.08 -2339.34))
      (outline (path signal 150  4160.52 -2120.9  4538.98 -1899.92))
      (outline (path signal 150  4538.98 -1899.92  4859.02 -1620.52))
      (outline (path signal 150  4859.02 -1620.52  5110.48 -1290.32))
      (outline (path signal 150  5110.48 -1290.32  5410.2 -739.14))
      (outline (path signal 150  5410.2 -739.14  5519.42 -269.24))
      (outline (path signal 150  5519.42 -269.24  5539.74 190.5))
      (outline (path signal 150  5539.74 190.5  5450.84 650.24))
      (outline (path signal 150  5450.84 650.24  5260.34 1099.82))
      (outline (path signal 150  5260.34 1099.82  4899.66 1569.72))
      (outline (path signal 150  4899.66 1569.72  4549.14 1889.76))
      (outline (path signal 150  4549.14 1889.76  4160.52 2120.9))
      (outline (path signal 150  4160.52 2120.9  3731.26 2260.6))
      (outline (path signal 150  3731.26 2260.6  3289.3 2329.18))
      (outline (path signal 150  -3200.4 -2329.18  3251.2 -2329.18))
      (outline (path signal 150  3251.2 -2329.18  3670.3 -2291.08))
      (outline (path signal 150  3670.3 -2291.08  4160.52 -2120.9))
      (outline (path signal 150  -3200.4 2329.18  3251.2 2329.18))
      (pin Oval[A]Pad_1998.98x2499.36_um 1 -2440.94 0)
      (pin Oval[A]Pad_1998.98x2499.36_um 2 2440.94 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1699.26_um
      (shape (circle F.Cu 1699.26))
      (shape (circle B.Cu 1699.26))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_2300x1600_um
      (shape (path F.Cu 1600  -350 0  350 0))
      (shape (path B.Cu 1600  -350 0  350 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1998.98x2499.36_um
      (shape (path F.Cu 1998.98  0 -250.19  0 250.19))
      (shape (path B.Cu 1998.98  0 -250.19  0 250.19))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_899.16x1501.14_um
      (shape (path F.Cu 899.16  0 -300.99  0 300.99))
      (shape (path B.Cu 899.16  0 -300.99  0 300.99))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_2235.2x2235.2_um
      (shape (rect F.Cu -1117.6 -1117.6 1117.6 1117.6))
      (shape (rect B.Cu -1117.6 -1117.6 1117.6 1117.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1699.26x1699.26_um
      (shape (rect F.Cu -849.63 -849.63 849.63 849.63))
      (shape (rect B.Cu -849.63 -849.63 849.63 849.63))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-1 C2-1 C3-2 C4-2 D1-2 IC1-8 IC1-22 P1-1 P8-2 P9-2 RL1-2 SW1-2)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 IC1-9 Y1-2)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 IC1-10 Y1-1)
    )
    (net "Net-(IC1-Pad1)"
      (pins IC1-1 R1-2 P10-3)
    )
    (net "Net-(IC1-Pad2)"
      (pins IC1-2 P7-1 P10-2)
    )
    (net "Net-(IC1-Pad3)"
      (pins IC1-3 P7-2 P10-1)
    )
    (net "Net-(IC1-Pad4)"
      (pins IC1-4 P7-3)
    )
    (net "Net-(IC1-Pad5)"
      (pins IC1-5 P7-4)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 P7-5)
    )
    (net "Net-(IC1-Pad11)"
      (pins IC1-11 P7-6)
    )
    (net "Net-(IC1-Pad12)"
      (pins IC1-12 P7-7)
    )
    (net "Net-(IC1-Pad13)"
      (pins IC1-13 P7-8)
    )
    (net "Net-(IC1-Pad14)"
      (pins IC1-14 P3-1)
    )
    (net "Net-(IC1-Pad15)"
      (pins IC1-15 P3-2)
    )
    (net "Net-(IC1-Pad16)"
      (pins IC1-16 P3-3)
    )
    (net "Net-(IC1-Pad17)"
      (pins IC1-17 SW1-1)
    )
    (net "Net-(IC1-Pad18)"
      (pins IC1-18 SW1-3)
    )
    (net "Net-(IC1-Pad19)"
      (pins IC1-19 R2-2)
    )
    (net "Net-(IC1-Pad20)"
      (pins IC1-20)
    )
    (net "Net-(IC1-Pad21)"
      (pins IC1-21)
    )
    (net "Net-(IC1-Pad23)"
      (pins IC1-23 P5-1)
    )
    (net "Net-(IC1-Pad24)"
      (pins IC1-24 P5-2)
    )
    (net "Net-(IC1-Pad25)"
      (pins IC1-25 P2-1)
    )
    (net "Net-(IC1-Pad26)"
      (pins IC1-26 P6-1)
    )
    (net "Net-(IC1-Pad27)"
      (pins IC1-27 P4-1)
    )
    (net "Net-(IC1-Pad28)"
      (pins IC1-28)
    )
    (net "Net-(P8-Pad1)"
      (pins P8-1 RL1-1)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 P1-2 P9-1)
    )
    (net +5V
      (pins C4-1 IC1-7 P9-3 Q1-3 R1-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 Q1-1 RL1-5)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R2-1)
    )
    (net "Net-(RL1-Pad4)"
      (pins RL1-4)
    )
    (net "Net-(RL1-Pad3)"
      (pins RL1-3)
    )
    (class kicad_default "" +5V GND "Net-(C1-Pad2)" "Net-(C2-Pad2)" "Net-(C3-Pad1)"
      "Net-(D1-Pad1)" "Net-(IC1-Pad1)" "Net-(IC1-Pad11)" "Net-(IC1-Pad12)"
      "Net-(IC1-Pad13)" "Net-(IC1-Pad14)" "Net-(IC1-Pad15)" "Net-(IC1-Pad16)"
      "Net-(IC1-Pad17)" "Net-(IC1-Pad18)" "Net-(IC1-Pad19)" "Net-(IC1-Pad2)"
      "Net-(IC1-Pad20)" "Net-(IC1-Pad21)" "Net-(IC1-Pad23)" "Net-(IC1-Pad24)"
      "Net-(IC1-Pad25)" "Net-(IC1-Pad26)" "Net-(IC1-Pad27)" "Net-(IC1-Pad28)"
      "Net-(IC1-Pad3)" "Net-(IC1-Pad4)" "Net-(IC1-Pad5)" "Net-(IC1-Pad6)"
      "Net-(P8-Pad1)" "Net-(Q1-Pad2)" "Net-(RL1-Pad3)" "Net-(RL1-Pad4)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
