# openCologne
## * WORK IN PROGRESS * UNDER CONSTRUCTION *
> WHILE THIS NOTICE IS PRESENT, DON'T EXPECT DESIGN, SIM, OR ANY OTHER FILE IN HERE 2BE DOIN' WHAT IT'S SAYIN'

Your description goes here
   https://github.com/emard/ulx3s-misc/tree/master/examples
* To do list * :
- Run PSRAM + UART + PySerial
- Maybe switch to SPI from QPI?
- Adapt PSRAM to soc_if eduSOC + C wrapper


Simulation in build for now

**<h3>  End of Document </h3>** 
