-- -------------------------------------------------------------
-- 
-- File Name: C:\GIT\QPSK_Pcore\Labs\Lab_5\MATLAB\codegen\qpsk_rx\hdlsrc\qpsk_rx_pcore_dut.vhd
-- Created: 2014-01-02 17:49:14
-- 
-- Generated by MATLAB 8.3, MATLAB Coder 2.6 and HDL Coder 3.4
-- 
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: qpsk_rx_pcore_dut
-- Source Path: qpsk_rx_pcore/qpsk_rx_pcore_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY qpsk_rx_pcore_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        i_in                              :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
        q_in                              :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
        ce_out                            :   OUT   std_logic;  -- ufix1
        s_f_i                             :   OUT   std_logic_vector(25 DOWNTO 0);  -- sfix26_En12
        s_f_q                             :   OUT   std_logic_vector(25 DOWNTO 0);  -- sfix26_En12
        blinky                            :   OUT   std_logic;  -- ufix1
        f_est                             :   OUT   std_logic_vector(13 DOWNTO 0)  -- sfix14_En12
        );
END qpsk_rx_pcore_dut;


ARCHITECTURE rtl OF qpsk_rx_pcore_dut IS

  -- Component Declarations
  COMPONENT qpsk_rx_fixpt
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          i_in                            :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          q_in                            :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          ce_out                          :   OUT   std_logic;  -- ufix1
          s_f_i                           :   OUT   std_logic_vector(25 DOWNTO 0);  -- sfix26_En12
          s_f_q                           :   OUT   std_logic_vector(25 DOWNTO 0);  -- sfix26_En12
          blinky                          :   OUT   std_logic;  -- ufix1
          f_est                           :   OUT   std_logic_vector(13 DOWNTO 0)  -- sfix14_En12
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : qpsk_rx_fixpt
    USE ENTITY work.qpsk_rx_fixpt(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL s_f_i_sig                        : std_logic_vector(25 DOWNTO 0);  -- ufix26
  SIGNAL s_f_q_sig                        : std_logic_vector(25 DOWNTO 0);  -- ufix26
  SIGNAL blinky_sig                       : std_logic;  -- ufix1
  SIGNAL f_est_sig                        : std_logic_vector(13 DOWNTO 0);  -- ufix14

BEGIN
  u_qpsk_rx_fixpt : qpsk_rx_fixpt
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              i_in => i_in,  -- sfix12
              q_in => q_in,  -- sfix12
              ce_out => ce_out_sig,  -- ufix1
              s_f_i => s_f_i_sig,  -- sfix26_En12
              s_f_q => s_f_q_sig,  -- sfix26_En12
              blinky => blinky_sig,  -- ufix1
              f_est => f_est_sig  -- sfix14_En12
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  s_f_i <= s_f_i_sig;

  s_f_q <= s_f_q_sig;

  blinky <= blinky_sig;

  f_est <= f_est_sig;

END rtl;

