$date
	Sat Oct 22 18:50:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#344814
b10101 &
b10101 %
1$
b10101 !
1"
#344815
0"
#344818
b1000000 &
b1000000 %
#344822
b100000 &
b100000 %
#344826
b10000 &
b10000 %
#344830
b1000 &
b1000 %
#344834
b100 &
b100 %
#344838
b10 &
b10 %
#344842
b1 &
b1 %
1#
#344846
b0 &
0#
b0 %
0$
#1356352
b11010 !
1"
#1356354
b11010 &
b11010 %
1$
#1356355
0"
#1356358
b1101 &
b1101 %
#1356362
b101000 &
b101000 %
#1356366
b10100 &
b10100 %
#1356370
b1010 &
b1010 %
#1356374
b101 &
b101 %
#1356378
b10000 &
b10000 %
#1356382
b1000 &
b1000 %
#1356386
b100 &
b100 %
#1356390
b10 &
b10 %
#1356394
b1 &
b1 %
1#
#1356398
b0 &
0#
b0 %
0$
#2421931
b10001 !
1"
#2421934
b10001 &
b10001 %
1$
#2421935
0"
#2421938
b110100 &
b110100 %
#2421942
b11010 &
b11010 %
#2421946
b1101 &
b1101 %
#2421950
b101000 &
b101000 %
#2421954
b10100 &
b10100 %
#2421958
b1010 &
b1010 %
#2421962
b101 &
b101 %
#2421966
b10000 &
b10000 %
#2421970
b1000 &
b1000 %
#2421974
b100 &
b100 %
#2421978
b10 &
b10 %
#2421982
b1 &
1#
b1 %
#2421986
b0 &
b0 %
0#
0$
#4500012
