{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702286674214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702286674214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 17:24:34 2023 " "Processing started: Mon Dec 11 17:24:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702286674214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286674214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week12HW -c week12HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week12HW -c week12HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286674214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702286674635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702286674636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fre_div.v(11) " "Verilog HDL information at fre_div.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702286683829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_DIV_ADDR clk_div_addr fre_div.v(4) " "Verilog HDL Declaration information at fre_div.v(4): object \"CLK_DIV_ADDR\" differs only in case from object \"clk_div_addr\" in the same scope" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702286683829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/task1_top.v 6 6 " "Found 6 design units, including 6 entities, in source file task1/task1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_div " "Found entity 1: fre_div" {  } { { "task1/fre_div.v" "" { Text "G:/software/FPGA/workplace/week12/task1/fre_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286683840 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_tx_en " "Found entity 2: addr_tx_en" {  } { { "task1/addr_tx_en.v" "" { Text "G:/software/FPGA/workplace/week12/task1/addr_tx_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286683840 ""} { "Info" "ISGN_ENTITY_NAME" "3 sin_24_rom " "Found entity 3: sin_24_rom" {  } { { "task1/sin_24_rom.v" "" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286683840 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_NbyteTran_3byteData_controller " "Found entity 4: uart_NbyteTran_3byteData_controller" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286683840 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_tx_byte " "Found entity 5: uart_tx_byte" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286683840 ""} { "Info" "ISGN_ENTITY_NAME" "6 task1_top " "Found entity 6: task1_top" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286683840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_top " "Elaborating entity \"task1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702286683893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_div fre_div:uut1 " "Elaborating entity \"fre_div\" for hierarchy \"fre_div:uut1\"" {  } { { "task1/task1_top.v" "uut1" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286683913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_tx_en addr_tx_en:uut2 " "Elaborating entity \"addr_tx_en\" for hierarchy \"addr_tx_en:uut2\"" {  } { { "task1/task1_top.v" "uut2" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286683922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_NbyteTran_3byteData_controller uart_NbyteTran_3byteData_controller:uut3 " "Elaborating entity \"uart_NbyteTran_3byteData_controller\" for hierarchy \"uart_NbyteTran_3byteData_controller:uut3\"" {  } { { "task1/task1_top.v" "uut3" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286683928 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_d uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702286683930 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702286683930 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702286683930 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"send_done\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_en\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[0\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[0\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[1\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[1\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[2\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[2\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[3\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[3\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[4\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[4\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[5\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[5\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[6\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[6\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[7\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[7\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286683931 "|task1_top|uart_NbyteTran_3byteData_controller:uut3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_24_rom sin_24_rom:uut4 " "Elaborating entity \"sin_24_rom\" for hierarchy \"sin_24_rom:uut4\"" {  } { { "task1/task1_top.v" "uut4" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286683941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_24_rom:uut4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin_24_rom:uut4\|altsyncram:altsyncram_component\"" {  } { { "task1/sin_24_rom.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286684008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_24_rom:uut4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin_24_rom:uut4\|altsyncram:altsyncram_component\"" {  } { { "task1/sin_24_rom.v" "" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286684009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_24_rom:uut4\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin_24_rom:uut4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702286684010 ""}  } { { "task1/sin_24_rom.v" "" { Text "G:/software/FPGA/workplace/week12/task1/sin_24_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702286684010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhc1 " "Found entity 1: altsyncram_fhc1" {  } { { "db/altsyncram_fhc1.tdf" "" { Text "G:/software/FPGA/workplace/week12/db/altsyncram_fhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702286684073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286684073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhc1 sin_24_rom:uut4\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated " "Elaborating entity \"altsyncram_fhc1\" for hierarchy \"sin_24_rom:uut4\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286684074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uut5 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uut5\"" {  } { { "task1/task1_top.v" "uut5" { Text "G:/software/FPGA/workplace/week12/task1/task1_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286684080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702286684606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[1\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[2\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[5\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[4\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[3\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[6\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_d\[7\] " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut3\|tx_en " "Latch uart_NbyteTran_3byteData_controller:uut3\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut3\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702286684616 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702286684616 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702286684618 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702286684618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702286684747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week12/output_files/week12HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week12/output_files/week12HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286685318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702286685453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702286685453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702286685529 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702286685529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702286685529 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702286685529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702286685529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702286685551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 17:24:45 2023 " "Processing ended: Mon Dec 11 17:24:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702286685551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702286685551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702286685551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702286685551 ""}
