read -sv run_verilog_mid/adder_32b_10_96_6e2c63458faa57dc9ff64faf12a82f12.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_96_6e2c63458faa57dc9ff64faf12a82f12_yosys.v
