// Seed: 1351067099
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6
);
  assign id_0 = id_4;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_8 = 32'd34
) (
    input wire id_0,
    input tri1 _id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand _id_8,
    output logic id_9
);
  integer [id_1 : id_8] id_11 = id_11;
  always @(negedge id_8 + -1 or 1) begin : LABEL_0
    id_9 = #id_12 -1;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5
  );
endmodule
