	component nios_setup is
		port (
			clk_clk                             : in  std_logic                    := 'X';             -- clk
			led_io_external_connection_export   : out std_logic_vector(2 downto 0);                    -- export
			modular_adc_0_adc_pll_clock_clk     : in  std_logic                    := 'X';             -- clk
			modular_adc_0_adc_pll_locked_export : in  std_logic                    := 'X';             -- export
			reset_reset_n                       : in  std_logic                    := 'X';             -- reset_n
			sw_io_external_connection_export    : in  std_logic_vector(2 downto 0) := (others => 'X')  -- export
		);
	end component nios_setup;

