// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mac_1_1_s_HH_
#define _mac_1_1_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "moblie_net_hmul_1cud.h"

namespace ap_rtl {

struct mac_1_1_s : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > input_regs_read;
    sc_in< sc_lv<16> > weight_regs_read;
    sc_out< sc_lv<16> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mac_1_1_s(sc_module_name name);
    SC_HAS_PROCESS(mac_1_1_s);

    ~mac_1_1_s();

    sc_trace_file* mVcdFile;

    moblie_net_hmul_1cud<1,4,16,16,16>* moblie_net_hmul_1cud_U725;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > grp_fu_18_p2;
    sc_signal< sc_lv<16> > input_regs_read_int_reg;
    sc_signal< sc_lv<16> > weight_regs_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_return();
};

}

using namespace ap_rtl;

#endif
