# vim: ft=indentcolor

synthese
    input
        floorplan
        contraintes timing
        RTL
    output
        netlist
            choix des bonnes cellules
            equilibrage du clock tree avec buffers etc
        pre-placage
    preuve formelle
place & route
    ajustements pour closer timing
STA: static time analysis
    tool: Prime TIme (Cadence)
    input
        final netlist
        timing database
    output
        OK si timing passe apres poutrage dans tous les senses

vocabulaire
    stdcell: optimized small piece of logic optimized by foundry
    designware: Synopsys. IPs which are both RTL and hardmacros (synthesis)
