

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 23:33:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.908 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    157|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     55|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      86|    212|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_101_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln111_2_fu_111_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln111_fu_131_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln113_fu_136_p2     |         +|   0|  0|  38|          31|          31|
    |icmp_ln108_fu_95_p2     |      icmp|   0|  0|  15|           8|           2|
    |select_ln113_fu_149_p3  |    select|   0|  0|  31|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 157|          92|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_3      |   9|          2|    8|         16|
    |bw_fu_44                   |   9|          2|    8|         16|
    |output_fm_buffer_address0  |  14|          3|   12|         36|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  55|         12|   30|         73|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   2|   0|    2|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |bw_fu_44                       |   8|   0|    8|          0|
    |output_fm_buffer_addr_reg_182  |  12|   0|   12|          0|
    |sext_ln108_cast_reg_174        |  32|   0|   32|          0|
    |sext_ln111_cast_reg_169        |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  86|   0|   86|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_RELU|  return value|
|sub_ln111_1                |   in|   12|     ap_none|          sub_ln111_1|        scalar|
|sext_ln108                 |   in|   30|     ap_none|           sext_ln108|        scalar|
|sext_ln111                 |   in|   30|     ap_none|           sext_ln111|        scalar|
|output_fm_buffer_address0  |  out|   12|   ap_memory|     output_fm_buffer|         array|
|output_fm_buffer_ce0       |  out|    1|   ap_memory|     output_fm_buffer|         array|
|output_fm_buffer_we0       |  out|    1|   ap_memory|     output_fm_buffer|         array|
|output_fm_buffer_d0        |  out|   32|   ap_memory|     output_fm_buffer|         array|
|output_fm_buffer_q0        |   in|   32|   ap_memory|     output_fm_buffer|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

