vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_single_pulser/tx_single_pulser.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_shift_register/tx_shift_register.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_parity_checker/tx_parity_checker.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_controller/tx_controller.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_bit_counter/tx_bit_counter.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_baud_counter/tx_baud_counter.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_7seg_decoder/tx_7seg_decoder.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_3to4_bus_expansion/tx_3to4_bus_expansion.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter.bdf
source_file = 1, ../tx_single_pulser/transmitter_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/transmitter_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/single_pulser_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/controller_simulation.vwf
source_file = 1, metastable_input.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/metastable_dff.v
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/metastable_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/transmitter/db/transmitter.cbx.xml
design_name = transmitter
instance = comp, \inst3|count[0] , inst3|count[0], transmitter, 1
instance = comp, \inst5|p_data[1] , inst5|p_data[1], transmitter, 1
instance = comp, \inst3|count[0]~0 , inst3|count[0]~0, transmitter, 1
instance = comp, \inst3|Add0~0 , inst3|Add0~0, transmitter, 1
instance = comp, \inst3|Add0~1 , inst3|Add0~1, transmitter, 1
instance = comp, \inst5|p_data[2] , inst5|p_data[2], transmitter, 1
instance = comp, \inst5|n_data[1]~3 , inst5|n_data[1]~3, transmitter, 1
instance = comp, \inst5|p_data[3] , inst5|p_data[3], transmitter, 1
instance = comp, \inst5|n_data[2]~4 , inst5|n_data[2]~4, transmitter, 1
instance = comp, \inst5|p_data[2]~0 , inst5|p_data[2]~0, transmitter, 1
instance = comp, \inst5|p_data[4] , inst5|p_data[4], transmitter, 1
instance = comp, \inst5|n_data[3]~5 , inst5|n_data[3]~5, transmitter, 1
instance = comp, \inst5|p_data[5] , inst5|p_data[5], transmitter, 1
instance = comp, \inst5|n_data[4]~6 , inst5|n_data[4]~6, transmitter, 1
instance = comp, \inst5|p_data[6] , inst5|p_data[6], transmitter, 1
instance = comp, \inst5|n_data[5]~7 , inst5|n_data[5]~7, transmitter, 1
instance = comp, \inst5|p_data[7] , inst5|p_data[7], transmitter, 1
instance = comp, \inst5|n_data[6]~8 , inst5|n_data[6]~8, transmitter, 1
instance = comp, \inst5|p_data[8] , inst5|p_data[8], transmitter, 1
instance = comp, \inst5|n_data[7]~9 , inst5|n_data[7]~9, transmitter, 1
instance = comp, \inst5|p_data[9] , inst5|p_data[9], transmitter, 1
instance = comp, \inst5|n_data[8]~10 , inst5|n_data[8]~10, transmitter, 1
instance = comp, \inst5|p_data[10] , inst5|p_data[10], transmitter, 1
instance = comp, \inst5|n_data[9]~11 , inst5|n_data[9]~11, transmitter, 1
instance = comp, \inst5|n_data[10]~12 , inst5|n_data[10]~12, transmitter, 1
instance = comp, \inst5|p_data[10]~feeder , inst5|p_data[10]~feeder, transmitter, 1
instance = comp, \inst2|Add0~0 , inst2|Add0~0, transmitter, 1
instance = comp, \reset_n~I , reset_n, transmitter, 1
instance = comp, \inst2|count[0] , inst2|count[0], transmitter, 1
instance = comp, \inst2|Add0~2 , inst2|Add0~2, transmitter, 1
instance = comp, \inst2|count[1] , inst2|count[1], transmitter, 1
instance = comp, \inst2|Add0~4 , inst2|Add0~4, transmitter, 1
instance = comp, \inst2|count[2] , inst2|count[2], transmitter, 1
instance = comp, \inst2|Add0~6 , inst2|Add0~6, transmitter, 1
instance = comp, \inst2|Add0~10 , inst2|Add0~10, transmitter, 1
instance = comp, \inst2|count[5] , inst2|count[5], transmitter, 1
instance = comp, \inst2|Equal0~2 , inst2|Equal0~2, transmitter, 1
instance = comp, \inst2|Add0~18 , inst2|Add0~18, transmitter, 1
instance = comp, \inst2|Add0~20 , inst2|Add0~20, transmitter, 1
instance = comp, \inst2|count~1 , inst2|count~1, transmitter, 1
instance = comp, \inst2|count[10] , inst2|count[10], transmitter, 1
instance = comp, \inst2|Add0~22 , inst2|Add0~22, transmitter, 1
instance = comp, \inst2|count[11] , inst2|count[11], transmitter, 1
instance = comp, \inst2|Add0~24 , inst2|Add0~24, transmitter, 1
instance = comp, \inst2|count~0 , inst2|count~0, transmitter, 1
instance = comp, \inst2|count[12] , inst2|count[12], transmitter, 1
instance = comp, \inst2|Equal0~0 , inst2|Equal0~0, transmitter, 1
instance = comp, \inst2|Equal0~3 , inst2|Equal0~3, transmitter, 1
instance = comp, \inst2|count~3 , inst2|count~3, transmitter, 1
instance = comp, \inst2|count[3] , inst2|count[3], transmitter, 1
instance = comp, \inst2|Add0~8 , inst2|Add0~8, transmitter, 1
instance = comp, \inst2|count~4 , inst2|count~4, transmitter, 1
instance = comp, \inst2|count[4] , inst2|count[4], transmitter, 1
instance = comp, \inst2|Add0~12 , inst2|Add0~12, transmitter, 1
instance = comp, \inst2|count~2 , inst2|count~2, transmitter, 1
instance = comp, \inst2|count[6] , inst2|count[6], transmitter, 1
instance = comp, \inst2|Add0~14 , inst2|Add0~14, transmitter, 1
instance = comp, \inst2|count[7] , inst2|count[7], transmitter, 1
instance = comp, \inst2|Add0~16 , inst2|Add0~16, transmitter, 1
instance = comp, \inst2|count[9] , inst2|count[9], transmitter, 1
instance = comp, \inst2|count[8] , inst2|count[8], transmitter, 1
instance = comp, \inst2|Equal0~1 , inst2|Equal0~1, transmitter, 1
instance = comp, \inst4|shift~0 , inst4|shift~0, transmitter, 1
instance = comp, \inst4|shift~1 , inst4|shift~1, transmitter, 1
instance = comp, \inst3|count[3]~2 , inst3|count[3]~2, transmitter, 1
instance = comp, \inst3|count[3] , inst3|count[3], transmitter, 1
instance = comp, \inst3|count[2]~1 , inst3|count[2]~1, transmitter, 1
instance = comp, \inst3|count[2] , inst3|count[2], transmitter, 1
instance = comp, \inst3|count[1]~3 , inst3|count[1]~3, transmitter, 1
instance = comp, \inst3|count[1] , inst3|count[1], transmitter, 1
instance = comp, \inst3|Equal0~0 , inst3|Equal0~0, transmitter, 1
instance = comp, \inst4|n_state~2 , inst4|n_state~2, transmitter, 1
instance = comp, \inst4|p_state , inst4|p_state, transmitter, 1
instance = comp, \send_n~I , send_n, transmitter, 1
instance = comp, \inst15|sync_out~0 , inst15|sync_out~0, transmitter, 1
instance = comp, \inst15|sync_out , inst15|sync_out, transmitter, 1
instance = comp, \inst16|sync_out~feeder , inst16|sync_out~feeder, transmitter, 1
instance = comp, \inst16|sync_out , inst16|sync_out, transmitter, 1
instance = comp, \inst6|p_state~feeder , inst6|p_state~feeder, transmitter, 1
instance = comp, \inst6|p_state , inst6|p_state, transmitter, 1
instance = comp, \inst6|n_pulse~0 , inst6|n_pulse~0, transmitter, 1
instance = comp, \inst6|p_pulse , inst6|p_pulse, transmitter, 1
instance = comp, \inst4|load~0 , inst4|load~0, transmitter, 1
instance = comp, \CLOCK_50~I , CLOCK_50, transmitter, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, transmitter, 1
instance = comp, \inst5|n_data[0]~2 , inst5|n_data[0]~2, transmitter, 1
instance = comp, \inst5|p_data[0] , inst5|p_data[0], transmitter, 1
instance = comp, \data_in[0]~I , data_in[0], transmitter, 1
instance = comp, \data_in[2]~I , data_in[2], transmitter, 1
instance = comp, \data_in[3]~I , data_in[3], transmitter, 1
instance = comp, \data_in[1]~I , data_in[1], transmitter, 1
instance = comp, \inst1|WideOr0~0 , inst1|WideOr0~0, transmitter, 1
instance = comp, \inst1|WideOr1~0 , inst1|WideOr1~0, transmitter, 1
instance = comp, \inst1|WideOr2~0 , inst1|WideOr2~0, transmitter, 1
instance = comp, \inst1|WideOr3~0 , inst1|WideOr3~0, transmitter, 1
instance = comp, \inst1|WideOr4~0 , inst1|WideOr4~0, transmitter, 1
instance = comp, \inst1|WideOr5~0 , inst1|WideOr5~0, transmitter, 1
instance = comp, \inst1|WideOr6~0 , inst1|WideOr6~0, transmitter, 1
instance = comp, \data_in[6]~I , data_in[6], transmitter, 1
instance = comp, \data_in[5]~I , data_in[5], transmitter, 1
instance = comp, \data_in[4]~I , data_in[4], transmitter, 1
instance = comp, \inst|WideOr0~0 , inst|WideOr0~0, transmitter, 1
instance = comp, \inst|WideOr1~0 , inst|WideOr1~0, transmitter, 1
instance = comp, \inst|WideOr2~0 , inst|WideOr2~0, transmitter, 1
instance = comp, \inst|WideOr3~0 , inst|WideOr3~0, transmitter, 1
instance = comp, \inst|Decoder0~0 , inst|Decoder0~0, transmitter, 1
instance = comp, \inst|WideOr5~0 , inst|WideOr5~0, transmitter, 1
instance = comp, \inst|WideOr6~0 , inst|WideOr6~0, transmitter, 1
instance = comp, \inst7|WideXor0~0 , inst7|WideXor0~0, transmitter, 1
instance = comp, \inst7|WideXor0 , inst7|WideXor0, transmitter, 1
instance = comp, \load~I , load, transmitter, 1
instance = comp, \shift~I , shift, transmitter, 1
instance = comp, \UART_TXD~I , UART_TXD, transmitter, 1
instance = comp, \baud_out~I , baud_out, transmitter, 1
instance = comp, \send_pulse~I , send_pulse, transmitter, 1
instance = comp, \HEX2[6]~I , HEX2[6], transmitter, 1
instance = comp, \HEX2[5]~I , HEX2[5], transmitter, 1
instance = comp, \HEX2[4]~I , HEX2[4], transmitter, 1
instance = comp, \HEX2[3]~I , HEX2[3], transmitter, 1
instance = comp, \HEX2[2]~I , HEX2[2], transmitter, 1
instance = comp, \HEX2[1]~I , HEX2[1], transmitter, 1
instance = comp, \HEX2[0]~I , HEX2[0], transmitter, 1
instance = comp, \HEX3[6]~I , HEX3[6], transmitter, 1
instance = comp, \HEX3[5]~I , HEX3[5], transmitter, 1
instance = comp, \HEX3[4]~I , HEX3[4], transmitter, 1
instance = comp, \HEX3[3]~I , HEX3[3], transmitter, 1
instance = comp, \HEX3[2]~I , HEX3[2], transmitter, 1
instance = comp, \HEX3[1]~I , HEX3[1], transmitter, 1
instance = comp, \HEX3[0]~I , HEX3[0], transmitter, 1
instance = comp, \LEDG[1]~I , LEDG[1], transmitter, 1
instance = comp, \LEDG[0]~I , LEDG[0], transmitter, 1
instance = comp, \parity_data[10]~I , parity_data[10], transmitter, 1
instance = comp, \parity_data[9]~I , parity_data[9], transmitter, 1
instance = comp, \parity_data[8]~I , parity_data[8], transmitter, 1
instance = comp, \parity_data[7]~I , parity_data[7], transmitter, 1
instance = comp, \parity_data[6]~I , parity_data[6], transmitter, 1
instance = comp, \parity_data[5]~I , parity_data[5], transmitter, 1
instance = comp, \parity_data[4]~I , parity_data[4], transmitter, 1
instance = comp, \parity_data[3]~I , parity_data[3], transmitter, 1
instance = comp, \parity_data[2]~I , parity_data[2], transmitter, 1
instance = comp, \parity_data[1]~I , parity_data[1], transmitter, 1
instance = comp, \parity_data[0]~I , parity_data[0], transmitter, 1
