// Seed: 1921268263
module module_0 (
    output tri1  id_0
    , id_6,
    input  tri1  id_1,
    output wor   id_2,
    input  wor   id_3,
    input  uwire id_4
);
  tri0 id_7 = (id_1 && 1 && id_1);
  assign id_6 = 1'b0 - id_7;
  assign id_0 = (id_4) - "";
  assign id_0 = id_4;
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
);
  tri1 id_3;
  assign id_3 = 1;
  wire id_4;
  assign id_3 = id_0;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
endmodule
