/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_km.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_KM_
#define _NTHW_FPGA_REG_DEFS_KM_

/* KM */
#define NTHW_MOD_KM (0xcfbd9dbeUL)
#define KM_CAM_CTRL (0x601dcc08UL)
#define KM_CAM_CTRL_ADR (0xee5e10b0UL)
#define KM_CAM_CTRL_CNT (0xfe568961UL)
#define KM_CAM_DATA (0xcfcc4e11UL)
#define KM_CAM_DATA_FT0 (0x138589ccUL)
#define KM_CAM_DATA_FT1 (0x6482b95aUL)
#define KM_CAM_DATA_FT2 (0xfd8be8e0UL)
#define KM_CAM_DATA_FT3 (0x8a8cd876UL)
#define KM_CAM_DATA_FT4 (0x14e84dd5UL)
#define KM_CAM_DATA_FT5 (0x63ef7d43UL)
#define KM_CAM_DATA_W0 (0xff7d6c5fUL)
#define KM_CAM_DATA_W1 (0x887a5cc9UL)
#define KM_CAM_DATA_W2 (0x11730d73UL)
#define KM_CAM_DATA_W3 (0x66743de5UL)
#define KM_CAM_DATA_W4 (0xf810a846UL)
#define KM_CAM_DATA_W5 (0x8f1798d0UL)
#define KM_RCP_CTRL (0xf8dbfdd1UL)
#define KM_RCP_CTRL_ADR (0xf3df02baUL)
#define KM_RCP_CTRL_CNT (0xe3d79b6bUL)
#define KM_RCP_DATA (0x570a7fc8UL)
#define KM_RCP_DATA_BANK_A (0x7fd7bd1UL)
#define KM_RCP_DATA_BANK_B (0x9ef42a6bUL)
#define KM_RCP_DATA_DUAL (0x428e6b23UL)
#define KM_RCP_DATA_DW0_B_DYN (0x342bde5aUL)
#define KM_RCP_DATA_DW0_B_OFS (0x962253fcUL)
#define KM_RCP_DATA_DW10_DYN (0x54eccf30UL)
#define KM_RCP_DATA_DW10_OFS (0xf6e54296UL)
#define KM_RCP_DATA_DW10_SEL_A (0x6237e887UL)
#define KM_RCP_DATA_DW10_SEL_B (0xfb3eb93dUL)
#define KM_RCP_DATA_DW2_B_DYN (0xa3b4cf73UL)
#define KM_RCP_DATA_DW2_B_OFS (0x1bd42d5UL)
#define KM_RCP_DATA_DW8_B_DYN (0x7c4903dUL)
#define KM_RCP_DATA_DW8_B_OFS (0xa5cd1d9bUL)
#define KM_RCP_DATA_DW8_DYN (0x3f6b49f0UL)
#define KM_RCP_DATA_DW8_OFS (0x9d62c456UL)
#define KM_RCP_DATA_DW8_SEL_A (0xad16725bUL)
#define KM_RCP_DATA_DW8_SEL_B (0x341f23e1UL)
#define KM_RCP_DATA_EL_A (0x4335d7dbUL)
#define KM_RCP_DATA_EL_B (0xda3c8661UL)
#define KM_RCP_DATA_FLOW_SET (0x6b56d647UL)
#define KM_RCP_DATA_FTM_A (0xdb75ed61UL)
#define KM_RCP_DATA_FTM_B (0x427cbcdbUL)
#define KM_RCP_DATA_INFO_A (0x2dd79cf0UL)
#define KM_RCP_DATA_INFO_B (0xb4decd4aUL)
#define KM_RCP_DATA_KEYWAY_A (0xd0e5dc89UL)
#define KM_RCP_DATA_KEYWAY_B (0x49ec8d33UL)
#define KM_RCP_DATA_KL_A (0xa3eaa0e8UL)
#define KM_RCP_DATA_KL_B (0x3ae3f152UL)
#define KM_RCP_DATA_MASK_A (0x54d84646UL)
#define KM_RCP_DATA_MASK_B (0xcdd117fcUL)
#define KM_RCP_DATA_PAIRED (0x7847653UL)
#define KM_RCP_DATA_QW0_B_DYN (0xd27cd964UL)
#define KM_RCP_DATA_QW0_B_OFS (0x707554c2UL)
#define KM_RCP_DATA_QW0_DYN (0x3afdb158UL)
#define KM_RCP_DATA_QW0_OFS (0x98f43cfeUL)
#define KM_RCP_DATA_QW0_SEL_A (0x78ae3b02UL)
#define KM_RCP_DATA_QW0_SEL_B (0xe1a76ab8UL)
#define KM_RCP_DATA_QW4_B_DYN (0x2633fd77UL)
#define KM_RCP_DATA_QW4_B_OFS (0x843a70d1UL)
#define KM_RCP_DATA_QW4_DYN (0xcf7d1798UL)
#define KM_RCP_DATA_QW4_OFS (0x6d749a3eUL)
#define KM_RCP_DATA_QW4_SEL_A (0x8ce11f11UL)
#define KM_RCP_DATA_QW4_SEL_B (0x15e84eabUL)
#define KM_RCP_DATA_SW4_B_DYN (0x8c5d5f1UL)
#define KM_RCP_DATA_SW4_B_OFS (0xaacc5857UL)
#define KM_RCP_DATA_SW5_B_DYN (0xaeb2de45UL)
#define KM_RCP_DATA_SW5_B_OFS (0xcbb53e3UL)
#define KM_RCP_DATA_SW8_B_DYN (0xcf65bf85UL)
#define KM_RCP_DATA_SW8_B_OFS (0x6d6c3223UL)
#define KM_RCP_DATA_SW8_DYN (0x9d12ebb0UL)
#define KM_RCP_DATA_SW8_OFS (0x3f1b6616UL)
#define KM_RCP_DATA_SW8_SEL_A (0x65b75de3UL)
#define KM_RCP_DATA_SW8_SEL_B (0xfcbe0c59UL)
#define KM_RCP_DATA_SW9_B_DYN (0x6912b431UL)
#define KM_RCP_DATA_SW9_B_OFS (0xcb1b3997UL)
#define KM_RCP_DATA_SW9_DYN (0xa072c200UL)
#define KM_RCP_DATA_SW9_OFS (0x27b4fa6UL)
#define KM_RCP_DATA_SW9_SEL_A (0xc3c05657UL)
#define KM_RCP_DATA_SW9_SEL_B (0x5ac907edUL)
#define KM_RCP_DATA_SWX_CCH (0x5821d596UL)
#define KM_RCP_DATA_SWX_OVS_SB (0x808773bdUL)
#define KM_RCP_DATA_SWX_SEL_A (0xee011106UL)
#define KM_RCP_DATA_SWX_SEL_B (0x770840bcUL)
#define KM_RCP_DATA_SYNERGY_MODE (0x35a76c4aUL)
#define KM_STATUS (0x2f1f9d13UL)
#define KM_STATUS_TCQ_RDY (0x653553c4UL)
#define KM_TCAM_CTRL (0x18fbc021UL)
#define KM_TCAM_CTRL_ADR (0x6c84a404UL)
#define KM_TCAM_CTRL_CNT (0x7c8c3dd5UL)
#define KM_TCAM_DATA (0xb72a4238UL)
#define KM_TCAM_DATA_T (0xa995a553UL)
#define KM_TCI_CTRL (0x1a6da705UL)
#define KM_TCI_CTRL_ADR (0xc7590d78UL)
#define KM_TCI_CTRL_CNT (0xd75194a9UL)
#define KM_TCI_DATA (0xb5bc251cUL)
#define KM_TCI_DATA_COLOR (0x324017ecUL)
#define KM_TCI_DATA_FT (0x38afba77UL)
#define KM_TCQ_CTRL (0xf5e827f3UL)
#define KM_TCQ_CTRL_ADR (0xf320cc64UL)
#define KM_TCQ_CTRL_CNT (0xe32855b5UL)
#define KM_TCQ_DATA (0x5a39a5eaUL)
#define KM_TCQ_DATA_BANK_MASK (0x97cf4b5aUL)
#define KM_TCQ_DATA_QUAL (0x4422cc93UL)

#endif	/* _NTHW_FPGA_REG_DEFS_KM_ */

/*
 * Auto-generated file - do *NOT* edit
 */
