Return-Path: <devicetree+bounces-305501-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 8A3aMRiQHmpTlAkAu9opvQ
	(envelope-from <devicetree+bounces-305501-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Tue, 02 Jun 2026 10:11:04 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 57E2F62A404
	for <lists+devicetree@lfdr.de>; Tue, 02 Jun 2026 10:11:04 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id B60FE30347FC
	for <lists+devicetree@lfdr.de>; Tue,  2 Jun 2026 08:08:30 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id DF49D3C4141;
	Tue,  2 Jun 2026 08:08:22 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="pgaDKcdB";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="VM9ZnHHE"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6099F3C1F31
	for <devicetree@vger.kernel.org>; Tue,  2 Jun 2026 08:08:17 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780387702; cv=none; b=lEZsVJjEkSF4MU7n6hv8A+0DfzhABy/J/YOJCT/sS6seuHe3/5Wyz1XtWaD8YZmGIiXx1H3k9NCDoSoJh+twSL88lEzS/vOStJSAVJ2un8beEDAsOVwivWZwlEvgIDr+7kKdQ3oIg6LSBVf7j70wE4jBgGNlORKGNoT6RMNimC4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780387702; c=relaxed/simple;
	bh=FAKBWcIX5mgY1WAddlCaxXrp5BD2oKuWSr+axNOz1nY=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=ttwkKm99siZ/MTe9XlqcK9j+Fai5SQNlu9Dv2ivU4Z1MIy0EBPP86C2p746yVw/xrCw5Bsrz7NMh0rDHM4yVcytmkONXA0gKjOmXupcRUR9WBbQmebDfai2dZyH/1VWTRTJlRvvLS40W7JCxnDdBobYNHZrJrvPjfC65R026LHk=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=pgaDKcdB; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=VM9ZnHHE; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279865.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 652198Wq3430929
	for <devicetree@vger.kernel.org>; Tue, 2 Jun 2026 08:08:16 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	mXkGOYbueCyT4J0CjhRvb3NcVZM42lkIzicfj3kzcb4=; b=pgaDKcdBBWggE3Tn
	AIeuXKbdn3vjydi/dLflDl5oPbjTbn+Gz0HbtiEAX4HVoSj0I5BKg7rU90/Xqbe5
	CP+lRJcq5rAVpeuxIDeYUmZAo03C8SqAX30fmmlxhcnINZ+wNBjSaBOr0DuX5muF
	8+knWdDFa01LY43J4jTJ16H0vTbcMyPxDK3v1lf4HUXXhFFUM9ieq8n3rZvgvpCb
	Q8Z/UFh8OF7uT7My5jVI+/SREm7ZsMd56EDjO60OMhnT1Kf4if8f0tCf7tlX6Vuq
	+t/cJXenIxqq5qeLhuKKZiisj31Cl5rzu0kiQkyto14C5/jHqe3gXSviAmo/nMZg
	pLMNhg==
Received: from mail-dl1-f70.google.com (mail-dl1-f70.google.com [74.125.82.70])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ehn8mhe0d-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Tue, 02 Jun 2026 08:08:16 +0000 (GMT)
Received: by mail-dl1-f70.google.com with SMTP id a92af1059eb24-137d4309062so7798938c88.0
        for <devicetree@vger.kernel.org>; Tue, 02 Jun 2026 01:08:16 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1780387696; x=1780992496; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=mXkGOYbueCyT4J0CjhRvb3NcVZM42lkIzicfj3kzcb4=;
        b=VM9ZnHHECOrgXOgnqiymNKStdYvGIbom7mlG55ug+DgYHc94L4EO0WWByNya+FFrQM
         XrS6TnXM7HqT1BK18DviKv1o11Ak31YGcTMuw6Zpb0z3KxsGawmFuwJZ2zn/mz1FhojS
         AjsxPYVzJhcU0McYj2opYjetVGi1jdO7toCeteLh8+unEWYmtWSKrUYiSMvxVh+YMbwj
         m20eGRebbGegn9L3gWn2Bql2a1lk2K1TmgWvyW+XujMeGh4gg5W64ammlpNgIwB45RnL
         cePv62SPfktrbcRvhxHkBjtz74a3XlSThEaafgZTCaKWX+VmYnNqMCqhdQAWjWJIyTjr
         c7AA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1780387696; x=1780992496;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=mXkGOYbueCyT4J0CjhRvb3NcVZM42lkIzicfj3kzcb4=;
        b=SQYQjcOU6QwKU8133UC0Ju/DpeiSGaEmtW1zoK2wml98l5CiR9Yq5z9Dkwtrvi4V+u
         wELhrnCGRgOJhnOYxWggRyFMr6Zpsq6Sa7qyTArtBoKa6b9sa2OL9mywUNcibqt/P98o
         TvZdIg0MoSXBR4/m8SFVRydN05bn6U23iClN8G6aVQeS17sb9S8y9x58D4I4pheFg5Cg
         HQ4oybGmpSt2w7hfBI80ON6NgQOsf8FPlQiIRY9HjTKjCwyk5s5X3Qt+vapEq+9XQKbb
         70+ajJ2DkwTARol75j0TKiMM9DuH3FgbowZBXyVcYrpsZUeuILaVDHriuMIcROwGtq5g
         pmcQ==
X-Forwarded-Encrypted: i=1; AFNElJ/D9Xc0AKqn9MVxLlXawqbDlzuGHLcrBIvAWhL8BB7wvgeQACXt9ogNshaPIfS//eSMoKuzprrIlHVL@vger.kernel.org
X-Gm-Message-State: AOJu0YyOaGoOmNhnHfWHwzrrLPbLYsvWlKmPlV9zw6vsZYMgs+1lAYCn
	K8ZGL0WUxPbl9RhrMdO/Fnha793SeePyhdJJAUe0jDWzYZE0pgLfwUDNIxYOnDZb1zQX7xz7GE6
	+2xcayd9h0OSnCmGTLnNL9qXKbzzWiHHuBUgWgUsoZNeGtrd8dwonSf2Vt/UKqITh
X-Gm-Gg: Acq92OHL3O+XfEfvTkFztDHmqqtAvtX0eYo+kX5tr6eSMN6CBpYHnvn8XVl8gC4xd7K
	gyvWXnexb10HJVWwLyjZZG6rF6vtJtZ0NP91q6prWqHfrN5lQN6I7lwzIku8IH9wisKGrFfh8N+
	KZQ1nV2KBsi8mCoVKsYjPirvhdkJ0yTJhrRzQ7OIQq9a/jSgN3u8u1X9HmALrzAw75f3ttBV1fg
	G8nHPdWnQm5puBKdwMPjxS+QksuTFYlGh9A0d0B1ZpTcGzv1i7pKKkSXX/zIAZZvkauggI2eoMW
	aa+xpq5uNm3z9AyNTj4e/hbAZl80W/KxinzKH+5GfCffLntdK+rlPeYFLTIMwsoESaJ+3TjLBLv
	67r0VRRyTOsUTBKwItUA5QvsZ0dHtmm0EWznqo5mVD6fDUmXgDw2bocxN4EUcQlyhvg8XJHahmI
	WAovM=
X-Received: by 2002:a05:701b:230c:b0:137:f10d:dfc5 with SMTP id a92af1059eb24-137f10de331mr190765c88.9.1780387695579;
        Tue, 02 Jun 2026 01:08:15 -0700 (PDT)
X-Received: by 2002:a05:701b:230c:b0:137:f10d:dfc5 with SMTP id a92af1059eb24-137f10de331mr190747c88.9.1780387695060;
        Tue, 02 Jun 2026 01:08:15 -0700 (PDT)
Received: from hu-qianyu-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20])
        by smtp.gmail.com with ESMTPSA id a92af1059eb24-137b3d8f839sm8006025c88.15.2026.06.02.01.08.14
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 02 Jun 2026 01:08:14 -0700 (PDT)
From: Qiang Yu <qiang.yu@oss.qualcomm.com>
Date: Tue, 02 Jun 2026 01:02:17 -0700
Subject: [PATCH v5 1/7] dt-bindings: clock: qcom: Move glymur TCSR to own
 binding and add mahua
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260602-tcsr_qref_0527-v5-1-8ea174a59d7e@oss.qualcomm.com>
References: <20260602-tcsr_qref_0527-v5-0-8ea174a59d7e@oss.qualcomm.com>
In-Reply-To: <20260602-tcsr_qref_0527-v5-0-8ea174a59d7e@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Brian Masney <bmasney@redhat.com>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Konrad Dybcio <konradybcio@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Qiang Yu <qiang.yu@oss.qualcomm.com>, krishna.chundru@oss.qualcomm.com
X-Mailer: b4 0.15.2
X-Developer-Signature: v=1; a=ed25519-sha256; t=1780387692; l=6370;
 i=qiang.yu@oss.qualcomm.com; s=20250513; h=from:subject:message-id;
 bh=FAKBWcIX5mgY1WAddlCaxXrp5BD2oKuWSr+axNOz1nY=;
 b=UddEBnN7GiB2L2JeGtrEwfLrn6/aTN2yJqcAiOPX6043r20fVlM5xWlkUG5GoM5GJnnys/eaJ
 gNaHTe/eZIyAK+opBgOXFASZwqHoDuvEoUEUfQ7UNVneS/kSQa6aZPa
X-Developer-Key: i=qiang.yu@oss.qualcomm.com; a=ed25519;
 pk=Rr94t+fykoieF1ngg/bXxEfr5KoQxeXPtYxM8fBQTAI=
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjAyMDA3NSBTYWx0ZWRfX23Wt7K6X4FXq
 +shTCYzSMZv/kZdhyZpUobdO9uWC16bDgMrbJsZ/yRbhd92QYpcBUiyXEkrMMcq/To8GrZfCVjc
 kHUuE/O0B/ijjoFGccglzyFOg5vpTurn1E/dXX6FgPHnKW4SOm5FDQB3ZbmK8cNqy3YX2yCfN3V
 7x22jNBAFIK2KDTNpJC+Xz4m1GeSlXcKVSF/UgUDNWY680XBv+2kpbIejhIpV5q4T62kNQ/66wm
 x9CmwYsMcnFu09kF73vg9+7HhRs6Kz/F3IfS604yetCw074h3/bREJ+NAUVl0awOZ+5AtLx9YoX
 UXTAlqdY+sx/Z9XIZ98/T840UvxVp0VLgdBv0kldgkcGB2VRpU/68zMfQcjNdxA2xRG6K3dwOIv
 X7UjtberflgVtgZ4pwdov+qr6dLQs0eAXLY33n8olNAVP14HmPIy8z7vLXypRsXmIbIosRXaVDn
 AE59VRsrx1jbTyRXelA==
X-Authority-Analysis: v=2.4 cv=d5nFDxjE c=1 sm=1 tr=0 ts=6a1e8f70 cx=c_pps
 a=SvEPeNj+VMjHSW//kvnxuw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17
 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22
 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=fCDs2mesohUn3a4l0kMA:9
 a=QEXdDO2ut3YA:10 a=Kq8ClHjjuc5pcCNDwlU0:22 a=sptkURWiP4Gy88Gu7hUp:22
X-Proofpoint-ORIG-GUID: cOkXm7pzIsaWd8tWwbbFBYQIju0Cl7_S
X-Proofpoint-GUID: cOkXm7pzIsaWd8tWwbbFBYQIju0Cl7_S
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-06-01_07,2026-05-28_03,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 priorityscore=1501 impostorscore=0 malwarescore=0 clxscore=1015 adultscore=0
 spamscore=0 lowpriorityscore=0 bulkscore=0 phishscore=0 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606020075
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[15];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-305501-lists,devicetree=lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[oss.qualcomm.com:mid,oss.qualcomm.com:dkim,devicetree.org:url,qualcomm.com:email,qualcomm.com:dkim,tor.lore.kernel.org:rdns,tor.lore.kernel.org:helo];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[qiang.yu@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	NEURAL_HAM(-0.00)[-0.999];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: 57E2F62A404
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

The QREF block supplies reference clocks to PCIe PHYs and requires
dedicated LDO supplies to operate. The digital control interface for
QREF (clkref_en registers) resides in TCSR on glymur and mahua. Since
QREF has no dedicated DT node of its own, these supply properties are
placed in the TCSR node which acts as the control interface for QREF.

Add a dedicated binding file for qcom,glymur-tcsr and qcom,mahua-tcsr and
document the supply properties. Both SoCs share the same QREF TX/RPT/RX
component naming, but differ in topology:

Glymur has two independent QREF blocks fed by REFGEN3 and REFGEN4. Mahua
has a single QREF block fed by REFGEN3 only.

Mark the relevant supplies as required per compatible using allOf/if/then
conditionals.

Signed-off-by: Qiang Yu <qiang.yu@oss.qualcomm.com>
---
 .../bindings/clock/qcom,glymur-tcsr.yaml           | 146 +++++++++++++++++++++
 .../bindings/clock/qcom,sm8550-tcsr.yaml           |   2 -
 2 files changed, 146 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/clock/qcom,glymur-tcsr.yaml b/Documentation/devicetree/bindings/clock/qcom,glymur-tcsr.yaml
new file mode 100644
index 000000000000..2b6422627165
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/qcom,glymur-tcsr.yaml
@@ -0,0 +1,146 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,glymur-tcsr.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm TCSR Clock Controller on Glymur
+
+maintainers:
+  - Bjorn Andersson <andersson@kernel.org>
+  - Taniya Das <taniya.das@oss.qualcomm.com>
+
+description: |
+  Qualcomm TCSR clock control module provides the clocks, resets and
+  power domains on Glymur
+
+  See also:
+  - include/dt-bindings/clock/qcom,glymur-tcsr.h
+
+properties:
+  compatible:
+    items:
+      - enum:
+          - qcom,glymur-tcsr
+          - qcom,mahua-tcsr
+      - const: syscon
+
+  clocks:
+    items:
+      - description: TCXO pad clock
+
+  reg:
+    maxItems: 1
+
+  '#clock-cells':
+    const: 1
+
+  '#reset-cells':
+    const: 1
+
+  vdda-qrefrpt0-0p9-supply: true
+  vdda-qrefrpt1-0p9-supply: true
+  vdda-qrefrpt2-0p9-supply: true
+  vdda-qrefrpt3-0p9-supply: true
+  vdda-qrefrpt4-0p9-supply: true
+  vdda-qrefrpt5-0p9-supply: true
+  vdda-qrefrx0-0p9-supply: true
+  vdda-qrefrx1-0p9-supply: true
+  vdda-qrefrx2-0p9-supply: true
+  vdda-qrefrx3-0p9-supply: true
+  vdda-qrefrx4-0p9-supply: true
+  vdda-qrefrx5-0p9-supply: true
+  vdda-qreftx0-0p9-supply: true
+  vdda-qreftx0-1p2-supply: true
+  vdda-qreftx1-0p9-supply: true
+  vdda-refgen3-0p9-supply: true
+  vdda-refgen3-1p2-supply: true
+  vdda-refgen4-0p9-supply: true
+  vdda-refgen4-1p2-supply: true
+
+allOf:
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: qcom,glymur-tcsr
+    then:
+      required:
+        - vdda-qrefrpt0-0p9-supply
+        - vdda-qrefrpt1-0p9-supply
+        - vdda-qrefrpt2-0p9-supply
+        - vdda-qrefrpt3-0p9-supply
+        - vdda-qrefrpt4-0p9-supply
+        - vdda-qrefrx0-0p9-supply
+        - vdda-qrefrx1-0p9-supply
+        - vdda-qrefrx2-0p9-supply
+        - vdda-qrefrx4-0p9-supply
+        - vdda-qrefrx5-0p9-supply
+        - vdda-qreftx0-0p9-supply
+        - vdda-qreftx0-1p2-supply
+        - vdda-qreftx1-0p9-supply
+        - vdda-refgen3-0p9-supply
+        - vdda-refgen3-1p2-supply
+        - vdda-refgen4-0p9-supply
+        - vdda-refgen4-1p2-supply
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: qcom,mahua-tcsr
+    then:
+      required:
+        - vdda-qrefrpt0-0p9-supply
+        - vdda-qrefrpt1-0p9-supply
+        - vdda-qrefrpt2-0p9-supply
+        - vdda-qrefrpt3-0p9-supply
+        - vdda-qrefrpt4-0p9-supply
+        - vdda-qrefrpt5-0p9-supply
+        - vdda-qrefrx1-0p9-supply
+        - vdda-qrefrx2-0p9-supply
+        - vdda-qrefrx3-0p9-supply
+        - vdda-qreftx1-0p9-supply
+        - vdda-refgen3-0p9-supply
+        - vdda-refgen3-1p2-supply
+
+required:
+  - compatible
+  - clocks
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/qcom,rpmh.h>
+
+    soc {
+      #address-cells = <2>;
+      #size-cells = <2>;
+
+      clock-controller@1fd5000 {
+        compatible = "qcom,glymur-tcsr", "syscon";
+        reg = <0x0 0x1fd5000 0x0 0x21000>;
+        clocks = <&rpmhcc RPMH_CXO_CLK>;
+        #clock-cells = <1>;
+        #reset-cells = <1>;
+        vdda-qrefrpt0-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrpt1-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrpt2-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrpt3-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrpt4-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrx0-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrx1-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrx2-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrx4-0p9-supply = <&vreg_l1a>;
+        vdda-qrefrx5-0p9-supply = <&vreg_l1a>;
+        vdda-qreftx0-0p9-supply = <&vreg_l1a>;
+        vdda-qreftx0-1p2-supply = <&vreg_l2a>;
+        vdda-qreftx1-0p9-supply = <&vreg_l1a>;
+        vdda-refgen3-0p9-supply = <&vreg_l1a>;
+        vdda-refgen3-1p2-supply = <&vreg_l2a>;
+        vdda-refgen4-0p9-supply = <&vreg_l1a>;
+        vdda-refgen4-1p2-supply = <&vreg_l2a>;
+      };
+    };
+
+...
diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml
index 08824f848973..19ae0634b922 100644
--- a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml
+++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml
@@ -16,7 +16,6 @@ description: |
 
   See also:
   - include/dt-bindings/clock/qcom,eliza-tcsr.h
-  - include/dt-bindings/clock/qcom,glymur-tcsr.h
   - include/dt-bindings/clock/qcom,hawi-tcsrcc.h
   - include/dt-bindings/clock/qcom,nord-tcsrcc.h
   - include/dt-bindings/clock/qcom,sm8550-tcsr.h
@@ -28,7 +27,6 @@ properties:
     items:
       - enum:
           - qcom,eliza-tcsr
-          - qcom,glymur-tcsr
           - qcom,hawi-tcsrcc
           - qcom,kaanapali-tcsr
           - qcom,milos-tcsr

-- 
2.34.1


