 2
前言及文獻探討。 
     As CMOS technology is scaled down to deep sub-100 nm regime, leakage, variation, and long-term 
degradation have surfaced to constrain the scalability, attainable performance, and reliability. Long term 
degradation such as soft/hard oxide breakdown (BD) [1, 2] results in excessive gate leakage, while Host 
Carrier Effect (HCE), NBTI (Negative Bias Temperature Instability), and PBTI (Positive Bias Temperature 
Instability) [3-5] cause VT drift over the life span of usage. In 6T SRAM cells, gate-to-source and 
gate-to-drain BD of pull-down NMOSs have been shown to significantly degrade the Read Static Noise 
Margin (RSNM) [2]. 
                                                 
     NBTI (Negative Bias Temperature Instability) has long been known as a limiting factor in the scaling of 
PMOS [3, 4]. At high negative bias and elevated temperature, the PMOS VT gradually drifts to become more 
negative, thus reducing the PMOS current drive. The mechanism has been identified to be due to interaction 
of holes in inversion layer with Si-H bonds at interface, which leave interface traps (thus causing increase in 
|VT| under stress condition). When stress conditions are removed, H diffuses back to interface and passivates 
dangling Si-bonds. As a result, passivation (or partial “recovery” of VT) occurs [3, 4, 5]. NBTI has been 
shown to degrade SRAM RSNM , while writability and leakage may improve with time [4]. Recently, with 
the introduction of high-k metal-gate technology, the Positive Bias Temperature Instability (PBTI) has 
emerged to be a major reliability concern for NMOS due to VT instability caused by charge trapping at the 
interface [6]. PMOS NBTI and NMOS PBTI have been shown to lead to additive degradation in Vcc,min of 
6T SRAM [7]. 
 
References 
 
[1] Ben Kaczer, Robin Degraeve, An De Keersgieter, Koen Van de Mieroop, Veerle Simons, and Guido 
Groeseneken, “Consistent Model for Short-Channel nMOSFET After Hard Gate Oxide Breakdown,” IEEE 
Trans. Electron Devices, vol. 49, no. 3, Mach 2002, pp. 507-513. 
[2] R. Rodríguez, J. H. Stathis, B. P. Linder, S. Kowalczyk, C. T. Chuang, R. V. Joshi, G. Northrop, K. 
Bernstein, A. J. Bhavnagarwala, and S. Lombardo, “The Impact of Gate-Oxide Breakdown on SRAM 
Stability,” IEEE Electron Device Letters, vol. 23, no. 9, Sept. 2002, pp. 559-561. 
[3] G. Chen et al., “Dynamic NBTI of PMOS Transistors and Its Impact on Device Lifetime,” Proc. 
International Reliability Physics Symp. (IRPS), 2003, pp. 196-202. 
[4] Kunhyuk Kang, Haldun Kufluoglu, Kaushik Roy, and Muhammad Ashraful Alam, “Impact of 
Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis,” IEEE Trans. on 
Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 10, Oct. 2007, pp. 1770-1781. 
[5] http://www.eas.asu.edu/~ptm/. 
[6] S. Zafar et al., “A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with 
FUSI, TiN, Re Gates,” Dig. Tech. Papers, Symp. VLSI Tech., 2006, pp. pp.23-25. 
[7] J.C. Lin, A.S. Oates and C.H. Yu, “Time Dependent Vccmin Degradation of SRAM Fabricated with 
High-k Gate Dielectrics,” Proc. International Reliability Physics Symp. (IRPS), 2007, pp. 439-444.  
 
 4
access paths, resulting in degradation of timing control and performance. We also discussed degradation 
tolerant design techniques to mitigate the performance and reliability degradation induced by NBTI/PBTI. 
The full-length journal paper has been submitted to IEEE Transactions on Circuits and Systems, and is 
under revision now.     
 
3. We carried out a detailed analysis on the impacts of various gate-oxide breakdown (BD) paths in 
power-gated SRAMs. The gate-oxide breakdowns (BD) of the power-switches were shown to have severe 
and even detrimental effects on the margin, stability, and performance of power-gated SRAM. We also 
proposed and evaluated several techniques to mitigate the power-switch gate-oxide BD, including adding 
a gate series resistance to the power switch, dual threshold voltage power switch, thick gate-oxide power 
switch, and dual gate-oxide thickness power switch. It is shown that dual gate-oxide thickness power 
switch improves the time-to-dielectric-breakdown of the power switch while maintaining the performance 
without side effect. The results have been presented at 2010 International Conference on IC Design and 
Technology (ICICDT), Minatec in Grenoble, France, June 2-4, 2010. The full-length journal paper has 
been accepted by Microelectronics Journal. 
 
4. Together with IBM, we analyzed the relative impacts of NBTI/PBTI on SRAM stability and access time. 
Monte-Carlo simulations were performed in a 45 nm PD/SOI technology to estimate the increase in cell 
failure probability with time, and design guide-lines for different application specific (high-performance 
versus low-power) SRAM cells were provided. The results have been presented at  The results have been 
presented at 2009 IEEE International Reliability Physics Symposium (IRPS). Montreal, Quebec, Canada. 
The full-length journal paper has been published in Journal of Microelectronics Reliability. 
 
5. We have filed 2 patents (a) Circuit techniques to mitigate the NBTI/PBTI effects in SRAM Write-Replica 
timing control circuit, and (b) Use of dual-oxide header/footer in SRAM power-gating structures to 
mitigate the power-switch gate-oxide breakdown effects. 
 
(a) Patent : “降低 NBTI/PBTI 效應於先進製程 SRAM 的寫入控制電路”,中華民國專利申請案號：
098125793。美國專利申請中。 
(b) Patent : “應用於靜態記憶體之可容忍閘級崩毀之功率閘技術 ,”中華民國專利申請案
號:99134465。美國專利申請中。 
 
計劃產出論文及專利表列。 
 
(A) 3 Conferen Papers: 
 
1. Hao-I Yang, Ching-Te Chuang, and Wei Hwang, "Impacts of Contact Resistance and NBTI/PBTI  on 
SRAM with High-κ Metal-Gate Devices,” Proc. IEEE International Workshop on Memory Technology, 
Design, and Testing (MTDT), August 31-Sept. 2, 2009, Hsinchu, Taiwan, pp. 27-30. 
2. Hao-I Yang, Ching-Te Chuang, and Wei Hwang, "Power-Switch Gate-Oxide Breakdown Tolerance 
Techniques for Power-Gated SRAM,” Proc. 2010 International Conference on IC Design and 
 6
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。 
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■ 達成目標 
 
 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
 
說明： 
 
3 篇國際學術會議論文(己發表) 
4 篇學術期刊論文: 己發表 (1), 接受 (2), 修改 (1)  
2 項專利: 降低 NBTI/PBTI 效應於先進製程 SRAM 的寫入控制電路”(案號：
098125793); 應用於靜態記憶體之可容忍閘級崩毀之功率閘技術”(案號: 
99134465)。 
 
附件二 
在 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                     日期：99年06月24日 
計畫編號 NSC 98－2221－E－009－112 
計畫名稱 奈米隨機存取記憶體的長時間可靠度劣化現象分析與可容忍此劣化現象之設計 
出國人員
姓名 楊皓義 
服務機構
及職稱 
國立交通大學電子工程學系(所)
博士班研究生 
會議時間 99 年 6 月 2 日至 99 年 6 月 4 日 會議地點 法國格勒諾柏 
會議名稱 
(中文)國際積體電路設計與技術會議 
(英文) International Conference on IC Design & Technology 
發表論文
題目 
(中文)應用於靜態記憶體之可容忍閘級崩毀之功率閘技術 
(英文) Power-Switch Gate-Oxide Breakdown Tolerance Techniques 
for Power-Gated SRAM 
附件四 
一、參加會議經過 
國際積體電路設計與技術會議希望藉由多個領域的共同研究，如先進積體電路設計、
元件設計、設計工具與技術、與製程技術發展來加速產品上市時間，特別針對高速產
品，其包含先進功率控制、漏電流控制、元件整合與良率控制。 
此次國際積體電路會議在位於法國格勒諾柏首 MINATEC 舉行，會議時間為民國 99 年
6 月 2 日至民國 99 年 6 月 4 日；國際積體電路設計與技術會議為工程師、科學家、教
授與學生提供了一個論壇，藉由在此論壇的互動，我們可以設計與製程技術，其有關
產品、積體電路設計。此獨一的論壇包含了論文發表與特別的機會給技術者與產品設
計者彼此互動，藉由彼此交換訊息來產生獨特的創意、突破性的想法、和充滿創造力
 1
Subarray_0
Subarray_1
Subarray_128
VDDL
PG
Bias
VSSL
VVDD
C
R
L
L
C
R
PPG
M1: Thin TOX M2: Thick TOX
 
採用兩種不同閘極厚度之記憶體架構 
 
我們的報告是在第二天會議的可靠度與電漿導致之損壞會議中進行，我們的會議論文
名稱為【Power-Switch Gate-Oxide Breakdown Tolerance Techniques for Power-Gated 
SRAM】，論文內容為探討與設計功率閘來減輕或避免功率閘極崩毀，進而降低閘極崩毀
對靜態隨機存取記憶體的影響。在論文中，我們闡述閘極崩毀已成為先進隨機存取記
憶體設計上一個很大的挑戰，其中以功率閘的閘極崩毀對記憶體的穩定度影響最大；
在我們的分析中，我們指出，當頭功率閘發生閘極崩毀後，靜態隨機存取記憶體的電
壓遠將隨著的閘極崩毀愈嚴重而降低，進而導致靜態隨機存取記憶體的穩定度遭到破
壞；相同的現象亦可在腳功率閘設計中發現，當腳功率閘發生閘極崩毀，隨機存取記
憶體的接地端電壓將會上升，因而導致記憶體的穩定度下降。另外，當記憶體處與休
眠狀況時，若頭功率閘發生閘極崩毀，則記憶體陣列的電壓源將上升，導致漏電流上
升，功率閘結構失去其功用；相同的狀況亦可在腳功率上觀察到類似的狀況，當腳功
率閘發生崩毀，記憶體陣列的接地端電壓將會下降，進而導致漏電流上升，功率閘亦
 3
 海報張貼 
工作狀態下，我們使用閘級較厚或臨界電壓較高的功率閘來提供記憶體電流，藉此可
延長功率閘的壽命；此外，由於閘級厚度的改變對於電晶體壽命的影響較為明顯，因
此論文中，我們較推薦改變閘級厚度的架構。 
口頭報告結束後，我們亦有在論壇張貼海報進行討論，展示共計 60 分鐘。過程相當順
利且很有收穫，在 poster 的過程中，雖然沒有人來與我們討論我們發表論文的問題，
但可以跟參觀起他發表者的海報，藉此對其他領域有更進一步的了解，也可以知道自
己不足的地方。另外使用英文跟不同國家的人交談，更可以加強自己的英文的聽和說
的能力，整體的收獲算蠻豐富的。 
 
二、與會心得 
在此次會議中，除了參與短期課程外與發表論文外，亦有聆聽其他論文的發表，特別
 5
Power-Switch Gate-Oxide Breakdown Tolerance 
Techniques for Power-Gated SRAM 
 
Hao-I Yang, Ching-Te Chuang, and Wei Hwang 
Department of Electronics Engineering & Institute of Electronics, National Chiao-Tung University, 
Hsinchu, Taiwan, R. O. C.  
haoi.ee94g@nctu.edu.tw, chingte.chuang@gmail.com, hwang@mail.nctu.edu.tw 
 
 
 
ABSTRACT 
The gate-oxide breakdowns (BD) of the power-switches 
have severe and even detrimental effects on the margin, 
stability, and performance of the power-gated SRAM. This 
paper proposes and evaluates several techniques to mitigate 
the power-switch gate-oxide BD, including adding a gate 
series resistance to the power switch, dual threshold voltage 
power switch, thick gate-oxide power switch, and dual gate-
oxide thickness power switch. It is shown that dual gate-oxide 
thickness power switch improves the time-to-dielectric-
breakdown of the power switch while maintaining the 
performance without side effect. 
Index terms: gate-oxide breakdown, power gating technology, 
SRAM. 
I. INTRODUCTION 
With technology scaling, the gate-oxide thickness becomes 
thinner while the supply voltage remains relatively unchanged, 
leading to higher gate-oxide electric field and causing gate-
oxide breakdown (BD). Gate-oxide breakdown has become a 
major concern in deep sub-100nm CMOS circuit designs. 
Besides, many state-of-the-art SRAM designs adopt dual-
supply-voltage scheme, where peripheral circuits, such as 
decoders and sensing amplifiers, use the normal supply 
voltage to reduce power, and SRAM cell array uses the higher 
supply voltage, in order to maintain the cell stability. However, 
these schemes have a higher voltage across the cell array, thus 
increasing the probability of gate-oxide BD. Previous works 
have focused on the gate-oxide BD in the cell that degrades 
the already poor Static Noise Margin (SNM), Write Margin 
(WM) [1, 2], as well as the worst-case Read delay and leakage 
power [3]. Furthermore, most state-of-the-art SRAMs are 
designed with power-gating structures (Fig. 1) to reduce 
leakage in Standby or Sleep mode, and the power-switches 
suffer gate-oxide BD as well. The gate-oxide BDs of the 
power-switches have severe and even detrimental effects on 
the margin, stability, and performance of the SRAM array [4]. 
As such, we evaluate several techniques to mitigate the gate-
oxide BD of the power-switch, including adding a gate series 
resistance to the power-switch, dual threshold voltage power- 
switch, thick gate-oxide power-switch, and dual-oxide 
thickness (dual TOX) power-switch. Based on the evaluation 
results, the dual gate-oxide thickness power-gating structure is 
recommended. In Section II, we describe the details of our 
simulation model in PTM CMOS 32nm technology. The 
technique of adding a gate series resistance to the power-
switch is analyzed in Section III.  Section IV evaluates dual 
threshold voltage power-switch, thick gate-oxide power- 
switch, and dual gate-oxide thickness (dual TOX) power-switch. 
The conclusion of the paper is given in Section V.    
II. POWER-GATED SRAM MODELS  
The post-BD characteristics of an NMOS can be explained 
by the location of a constant-size breakdown path and 
modeled as a narrow inclusion of highly-doped n-type silicon 
well with the equivalent circuit shown in Fig. 2 [5]. The 
equivalent post-BD resistance becomes smaller when the gate-
oxide BD spot position is close to drain or source of a 
MOSFET (Fig. 3) [4]. The post-BD gate-to-drain and gate-to-
source leakages affect SRAM most significantly. Thus, the 
model can reduce to simple equivalent resistance paths 
between the gate and source/drain under normal operating 
conditions. The gate leakage current after oxide hard BD can 
be modeled as I = (1/R)V; where V is the voltage across the 
gate-oxide, and R is the equivalent post-BD resistance  
 
Fig. 1. Power-gated SRAM with (a) header, and (b) footer. 
(a) (b)
MH1
PH1
Header Power Gate
PF1
MF1
Footer Power 
Gate
978-1-4244-5775-5/10/$26.00®2010IEEE 102 ICICDT-10
o
t
A
[
d
T
l
r
o
f
T
,w
b
t
r
T
M
a
E
IV. DU
Another w
xide BD is to
o breakdown
node Hole I
10].  Convent
escribe gate-
hermochemic
ow EOX. Beca
egion [11], w
ur analysis. 
ormulated as:
BD ן exp ሺ
∆H
୩B
here ΔH0 is
reakage, kB i
he field accel
atio with diffe
BDଶ/TBDଵ ൌ
oreover, the
nd gate-oxide
OX ൌ
VGSିVTH
TOX
Fig. 7. TBD ra
ratio. 
0.0
10.0
20.0
30.0
40.0
50.0
60.0
70.0
T B
D
,D
U
A
L_
TO
XT
O
X
/T
B
D
1
or
 T
B
D
_D
U
A
L_
V
TH
/T
BD
1
Fig. 6. RSNM
gated SRAM 
AL VTH AND 
ay to mitigate
 prevent gate
 (TBD) of g
njection mod
ionally, Anod
oxide TBD at 
al model is u
use EOX of ou
e use Thermo
In Thermo
 
బ
T
െ γEOXሻ     
 the observe
s Botzmann c
eration factor
rent EOX can 
exp ሾγሺEOXଵ െ
 relation betw
 thickness (TO
                     
tio of NMOS 
 
 
 
 
 
 
 
 
Dual TOX
Dual VTH
1.0 1.2
1.0 1.2
 vs. post-BD
with RSeries whe
DUAL TOX PO
 the impacts o
-oxide BD fro
ate-oxide ca
el [9] or The
e Hole Inject
high gate-ox
sed to descri
r analysis mo
chemical mod
chemical m
                      
d activation 
onstant, T is 
.  According
be formulated
EOXଶሻሿ        
een EOX, thre
X)  can be ex
                     
devices with 
VTH2/VTH1
1.4 1.6
TOX2/TOX1
1.4 1.6
 equivalent res
n PHD BD hap
WER-SWIT
f power-switc
m happening
n be formula
rmochemical
ion model is 
ide field (EO
be gate-oxide
del is in the lo
el to calculate
odel, TBD c
                      
energy of th
temperature, a
 to Eq. (1), t
 as: 
                     
shold voltage
pressed as: 
                      
different VTH o
1.8 2.0
1.8 2.0
istance in a h
pens. 
 
CH  
h gate-
.  Time 
ted by 
 model 
used to 
X), and 
 TBD at 
w field 
 TBD in 
an be 
      (1) 
e bond 
nd γ is 
he TBD 
      (2) 
 (VTH), 
       (3) 
Th
and
TBD
TBD
Fig
VT
and
hav
TBD
use
life
hap
sw
deg
pro
dua
sw
cur
sw
ma
to 
it m
VT
gat
hea
M1
dev
Sle
up 
wh
VD
mo
to 
sho
M1
“lo
per
tran
F
r
r TOX 
 
eader-
erefore, the T
 PMOS can r
ଶ/TBDଵ ൌ ex
ଶ/TBDଵ ൌ ex
. 7 and Fig. 
H of NMOS 
 Eq. (5).  Cl
e longer gate
 improvemen
 higher VTH
-time of pow
pening. 
Although thi
itches can pr
rade the wak
blem, we pro
l-VTH power
itches with 
rents to SRA
itches with
intain SRAM
Fig. 7, TBD im
ay not be pr
H.  Hence, w
ing structure
der-gating str
 is a thin gat
ice. Both o
ep/Standby m
transition, M
ile M2 remain
D, M1 turns 
de. In Active
provide suffic
ws the timin
 and M2. B
gic 0” right a
tinent wavef
sition for thr
ig. 8. TBD rati
atio. 
0.0 
10.0 
20.0 
30.0 
40.0 
50.0 
60.0 
T B
D
,D
U
A
L_
TO
X
TO
X/
T B
D
1
or
 T
B
D
_D
U
A
L_
V
TH
/T
B
D
1
1.
1.
BD ratio with 
espectively be
pሾγቆVGSିVTH
TOXభ
pሾγቆVTHభ
TOX
ቀVT
VT
8 show the T
and PMOS re
early, devices
-oxide TBD. T
t than higher
devices or th
er-switches a
ck-TOX power
event gate-ox
e-up transitio
pose a dual-T
-gating struct
thick-TOX (o
M array dur
regular-TOX
 wake-up perf
provement b
actical to incr
e focus on 
. An examp
ucture is sho
e-oxide devic
f them serv
ode, both M1
1 turns on fir
s off.  After 
off, and M2 t
 mode, M1 re
ient current to
g control circ
y using inve
fter PPG beco
orms and wa
ee different h
o of PMOS d
Dual TOX
Dual VTH
V
0 1.2 1
TO
0 1.2 1
different TOX 
 formulated a
ቀ1 െ TOXభ
TOXమ
ቁቇሿ
Hమ
Hభ
െ 1ቁቇሿ     
BD ratio with
spectively ac
 with higher 
hicker TOX d
 VTH devices. 
icker TOX dev
nd prevent g
-switch and/o
ide BD from
n performan
OX power-gat
ure.  In these
r high-VTH) 
ing Active m
(or regular-V
ormance.   M
y using high-
ease VTH to tw
analyzing the
le of our p
wn in Fig. 9(a
e, and M2 is
e as power
 and M2 turn
st to charge u
VVDD voltag
urns on as SR
mains off wh
 the SRAM c
uit for signa
rter chain d
mes “logic 1”
ke-up curren
eader-gating 
evices with dif
TH2/VTH1
.4 1.6
X2/TOX1
.4 1.6
and VTH of N
s: 
                     
                      
 different TO
cording to E
VTH or thicke
evices offer
 Therefore, w
ices to exten
ate-oxide BD
r high-VTH p
 happening,
ce. To resolv
ing structure 
 structures, p
provide suff
ode, while p
TH) are use
oreover, acco
VTH is limited
o times of re
 dual TOX p
roposed dua
). In this stru
 a thick gate-
-switches. D
 off.  During w
p VVDD qu
e level appro
AM enters A
ile M2 remai
ell array. Fig
ls PPG and P
elay, PG bec
. Fig. 10 com
ts during wa
structures: na
ferent VTH or 
1.8 2.0
1.8 2.0
MOS 
   (4) 
   (5) 
X and 
q. (4) 
r TOX 
better 
e can 
d the 
 from 
ower-
 they 
e this 
and a 
ower 
icient 
ower-
d to 
rding 
, and 
gular 
ower-
l-TOX 
cture, 
oxide 
uring 
ake-
ickly, 
aches 
ctive 
ns on 
. 9(b) 
G of 
omes 
pares 
ke-up 
mely, 
TOX 
978-1-4244-5775-5/10/$26.00®2010IEEE 104 ICICDT-10
國科會補助計畫衍生研發成果推廣資料表
日期:2010/11/02
國科會補助計畫
計畫名稱: 奈米隨機存取記憶體的長時間可靠度劣化現象分析與可容忍此劣化現象之設計
計畫主持人: 莊景德
計畫編號: 98-2221-E-009-112- 學門領域: 積體電路及系統設計
無研發成果推廣資料
研究報告/技術報告 0 0 100%  
研討會論文 3 3 70% 
3 篇國際學術會議
論 文 : IRPS'09, 
MTDT'09,ICICDT'09
專書 0 0 100% 章/本  
申請中件數 1 2 70%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
Ching-Te Chuang and Pin Su, Invited Talk ’Variability and Design of SRAM 
in Scaled and Emerging Technologies,’ 1st IEEE International 
Variability Characterization Workshop, Hsinchu, Taiwan, April 30, 2010.
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
