--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1785 paths analyzed, 361 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------
Slack:                  14.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.714 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.B1       net (fanout=29)       4.484   M_reset_cond_out
    SLICE_X6Y38.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[14]
                                                       seg_display/ctr/M_ctr_q_12_rstpot
                                                       seg_display/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (0.779ns logic, 4.484ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  14.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.715 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y38.B1       net (fanout=29)       4.239   M_reset_cond_out
    SLICE_X5Y38.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[15]
                                                       seg_display/ctr/M_ctr_q_17_rstpot
                                                       seg_display/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (0.803ns logic, 4.239ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  14.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.714 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.A4       net (fanout=29)       4.228   M_reset_cond_out
    SLICE_X6Y38.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[14]
                                                       seg_display/ctr/M_ctr_q_11_rstpot
                                                       seg_display/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.007ns (0.779ns logic, 4.228ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  15.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.715 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y38.C3       net (fanout=29)       4.076   M_reset_cond_out
    SLICE_X5Y38.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[15]
                                                       seg_display/ctr/M_ctr_q_15_rstpot
                                                       seg_display/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (0.803ns logic, 4.076ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.714 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.D6       net (fanout=29)       4.084   M_reset_cond_out
    SLICE_X6Y38.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[14]
                                                       seg_display/ctr/M_ctr_q_14_rstpot
                                                       seg_display/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (0.779ns logic, 4.084ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.714 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y38.C6       net (fanout=29)       4.084   M_reset_cond_out
    SLICE_X6Y38.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[14]
                                                       seg_display/ctr/M_ctr_q_13_rstpot
                                                       seg_display/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (0.779ns logic, 4.084ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  15.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.720 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y36.D2       net (fanout=29)       4.037   M_reset_cond_out
    SLICE_X5Y36.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[6]
                                                       seg_display/ctr/M_ctr_q_6_rstpot
                                                       seg_display/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (0.803ns logic, 4.037ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  15.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.719 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.C2       net (fanout=29)       4.017   M_reset_cond_out
    SLICE_X6Y36.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[2]
                                                       seg_display/ctr/M_ctr_q_1_rstpot
                                                       seg_display/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.779ns logic, 4.017ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  15.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.717 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y37.D3       net (fanout=29)       3.905   M_reset_cond_out
    SLICE_X5Y37.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[10]
                                                       seg_display/ctr/M_ctr_q_10_rstpot
                                                       seg_display/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.803ns logic, 3.905ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  15.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.717 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y37.C3       net (fanout=29)       3.872   M_reset_cond_out
    SLICE_X5Y37.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[10]
                                                       seg_display/ctr/M_ctr_q_9_rstpot
                                                       seg_display/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.803ns logic, 3.872ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  15.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.715 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y38.A6       net (fanout=29)       3.861   M_reset_cond_out
    SLICE_X5Y38.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[15]
                                                       seg_display/ctr/M_ctr_q_16_rstpot
                                                       seg_display/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.803ns logic, 3.861ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  15.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.720 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y36.B1       net (fanout=29)       3.825   M_reset_cond_out
    SLICE_X5Y36.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[6]
                                                       seg_display/ctr/M_ctr_q_4_rstpot
                                                       seg_display/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (0.803ns logic, 3.825ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  15.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.719 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.A4       net (fanout=29)       3.808   M_reset_cond_out
    SLICE_X6Y36.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[2]
                                                       seg_display/ctr/M_ctr_q_0_rstpot
                                                       seg_display/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (0.779ns logic, 3.808ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  15.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.720 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y36.C3       net (fanout=29)       3.662   M_reset_cond_out
    SLICE_X5Y36.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[6]
                                                       seg_display/ctr/M_ctr_q_5_rstpot
                                                       seg_display/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (0.803ns logic, 3.662ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  15.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.717 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y37.B6       net (fanout=29)       3.657   M_reset_cond_out
    SLICE_X5Y37.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[10]
                                                       seg_display/ctr/M_ctr_q_8_rstpot
                                                       seg_display/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.803ns logic, 3.657ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  15.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.717 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y37.A6       net (fanout=29)       3.657   M_reset_cond_out
    SLICE_X5Y37.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[10]
                                                       seg_display/ctr/M_ctr_q_7_rstpot
                                                       seg_display/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.803ns logic, 3.657ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.719 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y36.D6       net (fanout=29)       3.664   M_reset_cond_out
    SLICE_X6Y36.CLK      Tas                   0.349   seg_display/ctr/M_ctr_q[2]
                                                       seg_display/ctr/M_ctr_q_2_rstpot
                                                       seg_display/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.779ns logic, 3.664ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X3Y29.C5       net (fanout=28)       1.566   N11
    SLICE_X3Y29.CLK      Tas                   0.373   M_counter_q[27]
                                                       M_state_q_M_counter_d<27>1
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.062ns logic, 3.266ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg_display/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.720 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg_display/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y36.A6       net (fanout=29)       3.447   M_reset_cond_out
    SLICE_X5Y36.CLK      Tas                   0.373   seg_display/ctr/M_ctr_q[6]
                                                       seg_display/ctr/M_ctr_q_3_rstpot
                                                       seg_display/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (0.803ns logic, 3.447ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  15.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.339 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y24.AQ       Tcko                  0.430   M_counter_q[10]
                                                       M_counter_q_7
    SLICE_X4Y23.D5       net (fanout=1)        1.014   M_counter_q[7]
    SLICE_X4Y23.COUT     Topcyd                0.312   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[7]
                                                       M_counter_q[7]_rt
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<7>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[7]
    SLICE_X4Y24.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[11]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[11]
    SLICE_X4Y25.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<15>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[15]
    SLICE_X4Y26.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<19>
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[19]
    SLICE_X4Y27.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[23]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<23>
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[23]
    SLICE_X4Y28.DMUX     Tcind                 0.320   M_counter_q[29]_GND_1_o_add_74_OUT[27]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_xor<27>
    SLICE_X3Y29.C2       net (fanout=1)        1.186   M_counter_q[29]_GND_1_o_add_74_OUT[27]
    SLICE_X3Y29.CLK      Tas                   0.373   M_counter_q[27]
                                                       M_state_q_M_counter_d<27>1
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.807ns logic, 2.294ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.330 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y28.B3       net (fanout=28)       1.309   N11
    SLICE_X5Y28.CLK      Tas                   0.373   M_counter_q[26]
                                                       M_state_q_M_counter_d<24>1
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (1.062ns logic, 3.009ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.330 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y28.C2       net (fanout=28)       1.297   N11
    SLICE_X5Y28.CLK      Tas                   0.373   M_counter_q[26]
                                                       M_state_q_M_counter_d<25>1
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.062ns logic, 2.997ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  15.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.326 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y26.B2       net (fanout=28)       1.282   N11
    SLICE_X5Y26.CLK      Tas                   0.373   M_counter_q[18]
                                                       M_state_q_M_counter_d<16>1
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.062ns logic, 2.982ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.339 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.AQ       Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_0
    SLICE_X4Y22.A2       net (fanout=1)        0.721   M_counter_q[0]
    SLICE_X4Y22.COUT     Topcya                0.474   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[3]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_lut<0>_INV_0
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<3>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[3]
    SLICE_X4Y23.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[7]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<7>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[7]
    SLICE_X4Y24.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[11]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<11>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[11]
    SLICE_X4Y25.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[15]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<15>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[15]
    SLICE_X4Y26.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[19]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<19>
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[19]
    SLICE_X4Y27.COUT     Tbyp                  0.093   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[23]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy<23>
    SLICE_X4Y28.CIN      net (fanout=1)        0.003   Madd_M_counter_q[29]_GND_1_o_add_74_OUT_cy[23]
    SLICE_X4Y28.DMUX     Tcind                 0.320   M_counter_q[29]_GND_1_o_add_74_OUT[27]
                                                       Madd_M_counter_q[29]_GND_1_o_add_74_OUT_xor<27>
    SLICE_X3Y29.C2       net (fanout=1)        1.186   M_counter_q[29]_GND_1_o_add_74_OUT[27]
    SLICE_X3Y29.CLK      Tas                   0.373   M_counter_q[27]
                                                       M_state_q_M_counter_d<27>1
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (2.062ns logic, 2.004ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.328 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y27.A1       net (fanout=28)       1.270   N11
    SLICE_X5Y27.CLK      Tas                   0.373   M_counter_q[22]
                                                       M_state_q_M_counter_d<19>1
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.062ns logic, 2.970ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  15.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.328 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y27.D2       net (fanout=28)       1.259   N11
    SLICE_X5Y27.CLK      Tas                   0.373   M_counter_q[22]
                                                       M_state_q_M_counter_d<22>1
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.062ns logic, 2.959ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.328 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y27.B1       net (fanout=28)       1.247   N11
    SLICE_X5Y27.CLK      Tas                   0.373   M_counter_q[22]
                                                       M_state_q_M_counter_d<20>1
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.062ns logic, 2.947ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.321 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X5Y22.B3       net (fanout=8)        1.700   M_state_q_FSM_FFd10
    SLICE_X5Y22.B        Tilo                  0.259   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>23_SW0
    SLICE_X5Y24.B2       net (fanout=28)       1.194   N11
    SLICE_X5Y24.CLK      Tas                   0.373   M_counter_q[10]
                                                       M_state_q_M_counter_d<8>1
                                                       M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.062ns logic, 2.894ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.323 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.CQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd10
    SLICE_X3Y24.A1       net (fanout=8)        1.236   M_state_q_FSM_FFd10
    SLICE_X3Y24.A        Tilo                  0.259   N13
                                                       M_state_q_M_counter_d<0>23_SW1
    SLICE_X5Y22.A2       net (fanout=28)       1.658   N12
    SLICE_X5Y22.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.062ns logic, 2.894ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.323 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.AQ       Tcko                  0.430   M_state_q_FSM_FFd11
                                                       M_state_q_FSM_FFd9
    SLICE_X3Y24.A2       net (fanout=10)       1.235   M_state_q_FSM_FFd9
    SLICE_X3Y24.A        Tilo                  0.259   N13
                                                       M_state_q_M_counter_d<0>23_SW1
    SLICE_X5Y22.A2       net (fanout=28)       1.658   N12
    SLICE_X5Y22.CLK      Tas                   0.373   M_counter_q[2]
                                                       M_state_q_M_counter_d<0>1
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.062ns logic, 2.893ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd7/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X2Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X2Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X2Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[2]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[2]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[2]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[14]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[14]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[14]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[14]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X3Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X3Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X3Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd10/CK
  Location pin: SLICE_X3Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd11/CLK
  Logical resource: M_state_q_FSM_FFd11/CK
  Location pin: SLICE_X3Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X5Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X5Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X5Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X5Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.340|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1785 paths, 0 nets, and 442 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 07 17:40:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



