Rectnet: instantiated net with 27 neurons and 63 edges
,,,,,,,,,,,,,,,,,,,,,..........................................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:32:32 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(44): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 44
Warning (10229): Verilog HDL Expression warning at top.v(55): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 55
Warning (10229): Verilog HDL Expression warning at top.v(78): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 78
Warning (10229): Verilog HDL Expression warning at top.v(108): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 108
Warning (10229): Verilog HDL Expression warning at top.v(131): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 131
Warning (10229): Verilog HDL Expression warning at top.v(168): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 168
Warning (10229): Verilog HDL Expression warning at top.v(198): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 198
Warning (10229): Verilog HDL Expression warning at top.v(221): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 221
Warning (10229): Verilog HDL Expression warning at top.v(237): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 237
Warning (10229): Verilog HDL Expression warning at top.v(267): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 267
Warning (10229): Verilog HDL Expression warning at top.v(283): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 283
Warning (10229): Verilog HDL Expression warning at top.v(313): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 313
Warning (10229): Verilog HDL Expression warning at top.v(343): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 343
Warning (10229): Verilog HDL Expression warning at top.v(366): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 366
Warning (10229): Verilog HDL Expression warning at top.v(389): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 389
Warning (10229): Verilog HDL Expression warning at top.v(412): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 412
Warning (10229): Verilog HDL Expression warning at top.v(435): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 435
Warning (10229): Verilog HDL Expression warning at top.v(472): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 472
Warning (10229): Verilog HDL Expression warning at top.v(495): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 495
Warning (10229): Verilog HDL Expression warning at top.v(532): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 532
Warning (10229): Verilog HDL Expression warning at top.v(548): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 548
Warning (10229): Verilog HDL Expression warning at top.v(578): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 578
Warning (10229): Verilog HDL Expression warning at top.v(601): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 601
Warning (10229): Verilog HDL Expression warning at top.v(631): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 631
Warning (10229): Verilog HDL Expression warning at top.v(661): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 661
Warning (10229): Verilog HDL Expression warning at top.v(677): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 677
Warning (10229): Verilog HDL Expression warning at top.v(700): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 700
Warning (10229): Verilog HDL Expression warning at top.v(723): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 723
Warning (10259): Verilog HDL error at top.v(848): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 848
Warning (10229): Verilog HDL Expression warning at top.v(864): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 864
Warning (10259): Verilog HDL error at top.v(868): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 868
Warning (10259): Verilog HDL error at top.v(869): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 869
Warning (10259): Verilog HDL error at top.v(881): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 881
Warning (10259): Verilog HDL error at top.v(882): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 882
Warning (10229): Verilog HDL Expression warning at top.v(903): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 903
Warning (10259): Verilog HDL error at top.v(907): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 907
Warning (10259): Verilog HDL error at top.v(908): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 908
Warning (10259): Verilog HDL error at top.v(920): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 920
Warning (10229): Verilog HDL Expression warning at top.v(948): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 948
Warning (10259): Verilog HDL error at top.v(952): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 952
Warning (10259): Verilog HDL error at top.v(953): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 953
Warning (10259): Verilog HDL error at top.v(964): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 964
Warning (10259): Verilog HDL error at top.v(965): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 965
Warning (10259): Verilog HDL error at top.v(966): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 966
Warning (10229): Verilog HDL Expression warning at top.v(987): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 987
Warning (10259): Verilog HDL error at top.v(991): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 991
Warning (10259): Verilog HDL error at top.v(992): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 992
Warning (10259): Verilog HDL error at top.v(1004): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1004
Warning (10259): Verilog HDL error at top.v(1005): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1005
Warning (10259): Verilog HDL error at top.v(1006): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1006
Warning (10229): Verilog HDL Expression warning at top.v(1038): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1038
Warning (10259): Verilog HDL error at top.v(1042): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1042
Warning (10259): Verilog HDL error at top.v(1043): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1043
Warning (10259): Verilog HDL error at top.v(1054): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1054
Warning (10259): Verilog HDL error at top.v(1055): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1055
Warning (10259): Verilog HDL error at top.v(1056): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1056
Warning (10229): Verilog HDL Expression warning at top.v(1083): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1083
Warning (10259): Verilog HDL error at top.v(1087): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1087
Warning (10259): Verilog HDL error at top.v(1088): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1088
Warning (10229): Verilog HDL Expression warning at top.v(1122): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1122
Warning (10259): Verilog HDL error at top.v(1126): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1126
Warning (10259): Verilog HDL error at top.v(1127): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1127
Warning (10229): Verilog HDL Expression warning at top.v(1155): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1155
Warning (10259): Verilog HDL error at top.v(1159): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1159
Warning (10259): Verilog HDL error at top.v(1160): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1160
Warning (10259): Verilog HDL error at top.v(1172): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1172
Warning (10259): Verilog HDL error at top.v(1173): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1173
Warning (10259): Verilog HDL error at top.v(1174): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1174
Warning (10229): Verilog HDL Expression warning at top.v(1200): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1200
Warning (10259): Verilog HDL error at top.v(1204): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1204
Warning (10259): Verilog HDL error at top.v(1205): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1205
Warning (10229): Verilog HDL Expression warning at top.v(1233): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1233
Warning (10259): Verilog HDL error at top.v(1237): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1237
Warning (10259): Verilog HDL error at top.v(1238): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1238
Warning (10259): Verilog HDL error at top.v(1251): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1251
Warning (10259): Verilog HDL error at top.v(1252): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1252
Warning (10229): Verilog HDL Expression warning at top.v(1278): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1278
Warning (10259): Verilog HDL error at top.v(1282): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1282
Warning (10259): Verilog HDL error at top.v(1283): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1283
Warning (10259): Verilog HDL error at top.v(1296): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1296
Warning (10259): Verilog HDL error at top.v(1297): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1297
Warning (10229): Verilog HDL Expression warning at top.v(1323): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1323
Warning (10259): Verilog HDL error at top.v(1327): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1327
Warning (10259): Verilog HDL error at top.v(1328): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1328
Warning (10259): Verilog HDL error at top.v(1340): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1340
Warning (10229): Verilog HDL Expression warning at top.v(1362): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1362
Warning (10259): Verilog HDL error at top.v(1366): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1366
Warning (10259): Verilog HDL error at top.v(1367): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1367
Warning (10259): Verilog HDL error at top.v(1378): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1378
Warning (10259): Verilog HDL error at top.v(1380): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1380
Warning (10229): Verilog HDL Expression warning at top.v(1401): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1401
Warning (10259): Verilog HDL error at top.v(1405): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1405
Warning (10259): Verilog HDL error at top.v(1406): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1406
Warning (10259): Verilog HDL error at top.v(1417): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1417
Warning (10229): Verilog HDL Expression warning at top.v(1440): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1440
Warning (10259): Verilog HDL error at top.v(1444): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1444
Warning (10259): Verilog HDL error at top.v(1445): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1445
Warning (10259): Verilog HDL error at top.v(1458): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1458
Warning (10229): Verilog HDL Expression warning at top.v(1479): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1479
Warning (10259): Verilog HDL error at top.v(1483): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1483
Warning (10259): Verilog HDL error at top.v(1484): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1484
Warning (10259): Verilog HDL error at top.v(1499): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1499
Warning (10229): Verilog HDL Expression warning at top.v(1530): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1530
Warning (10259): Verilog HDL error at top.v(1534): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1534
Warning (10259): Verilog HDL error at top.v(1535): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1535
Warning (10259): Verilog HDL error at top.v(1548): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1548
Warning (10229): Verilog HDL Expression warning at top.v(1569): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1569
Warning (10259): Verilog HDL error at top.v(1573): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1573
Warning (10259): Verilog HDL error at top.v(1574): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1574
Warning (10259): Verilog HDL error at top.v(1586): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1586
Warning (10229): Verilog HDL Expression warning at top.v(1620): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1620
Warning (10259): Verilog HDL error at top.v(1624): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1624
Warning (10259): Verilog HDL error at top.v(1625): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1625
Warning (10259): Verilog HDL error at top.v(1636): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1636
Warning (10259): Verilog HDL error at top.v(1637): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1637
Warning (10229): Verilog HDL Expression warning at top.v(1653): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1653
Warning (10259): Verilog HDL error at top.v(1657): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1657
Warning (10259): Verilog HDL error at top.v(1658): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1658
Warning (10259): Verilog HDL error at top.v(1671): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1671
Warning (10259): Verilog HDL error at top.v(1672): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1672
Warning (10229): Verilog HDL Expression warning at top.v(1698): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1698
Warning (10259): Verilog HDL error at top.v(1702): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1702
Warning (10259): Verilog HDL error at top.v(1703): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1703
Warning (10259): Verilog HDL error at top.v(1715): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1715
Warning (10229): Verilog HDL Expression warning at top.v(1737): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1737
Warning (10259): Verilog HDL error at top.v(1741): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1741
Warning (10259): Verilog HDL error at top.v(1742): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1742
Warning (10259): Verilog HDL error at top.v(1753): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1753
Warning (10259): Verilog HDL error at top.v(1754): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1754
Warning (10259): Verilog HDL error at top.v(1756): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1756
Warning (10229): Verilog HDL Expression warning at top.v(1782): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1782
Warning (10259): Verilog HDL error at top.v(1786): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1786
Warning (10259): Verilog HDL error at top.v(1787): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1787
Warning (10259): Verilog HDL error at top.v(1798): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1798
Warning (10259): Verilog HDL error at top.v(1799): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1799
Warning (10259): Verilog HDL error at top.v(1800): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1800
Warning (10259): Verilog HDL error at top.v(1801): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1801
Warning (10229): Verilog HDL Expression warning at top.v(1827): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1827
Warning (10259): Verilog HDL error at top.v(1831): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1831
Warning (10259): Verilog HDL error at top.v(1832): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1832
Warning (10259): Verilog HDL error at top.v(1843): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1843
Warning (10259): Verilog HDL error at top.v(1844): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1844
Warning (10229): Verilog HDL Expression warning at top.v(1860): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1860
Warning (10259): Verilog HDL error at top.v(1864): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1864
Warning (10259): Verilog HDL error at top.v(1865): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1865
Warning (10259): Verilog HDL error at top.v(1876): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1876
Warning (10259): Verilog HDL error at top.v(1877): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1877
Warning (10229): Verilog HDL Expression warning at top.v(1899): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1899
Warning (10259): Verilog HDL error at top.v(1903): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1903
Warning (10259): Verilog HDL error at top.v(1904): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1904
Warning (10259): Verilog HDL error at top.v(1917): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1917
Warning (10229): Verilog HDL Expression warning at top.v(1938): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1938
Warning (10259): Verilog HDL error at top.v(1942): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1942
Warning (10259): Verilog HDL error at top.v(1943): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1943
Warning (10229): Verilog HDL Expression warning at top.v(1995): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1995
Warning (10229): Verilog HDL Expression warning at top.v(1996): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1996
Warning (10229): Verilog HDL Expression warning at top.v(1997): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1997
Warning (10229): Verilog HDL Expression warning at top.v(1998): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1998
Warning (10229): Verilog HDL Expression warning at top.v(1999): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1999
Warning (10229): Verilog HDL Expression warning at top.v(2000): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2000
Warning (10229): Verilog HDL Expression warning at top.v(2001): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2001
Warning (10229): Verilog HDL Expression warning at top.v(2002): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2002
Warning (10229): Verilog HDL Expression warning at top.v(2003): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2003
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(774): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 774
Warning (10230): Verilog HDL assignment warning at top.v(849): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 849
Warning (10230): Verilog HDL assignment warning at top.v(858): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 858
Warning (10230): Verilog HDL assignment warning at top.v(883): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 883
Warning (10230): Verilog HDL assignment warning at top.v(897): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 897
Warning (10230): Verilog HDL assignment warning at top.v(923): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 923
Warning (10230): Verilog HDL assignment warning at top.v(942): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 942
Warning (10230): Verilog HDL assignment warning at top.v(967): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 967
Warning (10230): Verilog HDL assignment warning at top.v(981): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 981
Warning (10230): Verilog HDL assignment warning at top.v(1008): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1008
Warning (10230): Verilog HDL assignment warning at top.v(1032): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1032
Warning (10230): Verilog HDL assignment warning at top.v(1058): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1058
Warning (10230): Verilog HDL assignment warning at top.v(1077): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1077
Warning (10230): Verilog HDL assignment warning at top.v(1102): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1102
Warning (10230): Verilog HDL assignment warning at top.v(1116): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1116
Warning (10230): Verilog HDL assignment warning at top.v(1140): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1140
Warning (10230): Verilog HDL assignment warning at top.v(1149): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1149
Warning (10230): Verilog HDL assignment warning at top.v(1175): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1175
Warning (10230): Verilog HDL assignment warning at top.v(1194): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1194
Warning (10230): Verilog HDL assignment warning at top.v(1218): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1218
Warning (10230): Verilog HDL assignment warning at top.v(1227): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1227
Warning (10230): Verilog HDL assignment warning at top.v(1253): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1253
Warning (10230): Verilog HDL assignment warning at top.v(1272): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1272
Warning (10230): Verilog HDL assignment warning at top.v(1298): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1298
Warning (10230): Verilog HDL assignment warning at top.v(1317): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1317
Warning (10230): Verilog HDL assignment warning at top.v(1342): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1342
Warning (10230): Verilog HDL assignment warning at top.v(1356): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1356
Warning (10230): Verilog HDL assignment warning at top.v(1381): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1381
Warning (10230): Verilog HDL assignment warning at top.v(1395): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1395
Warning (10230): Verilog HDL assignment warning at top.v(1420): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1420
Warning (10230): Verilog HDL assignment warning at top.v(1434): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1434
Warning (10230): Verilog HDL assignment warning at top.v(1459): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1459
Warning (10230): Verilog HDL assignment warning at top.v(1473): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1473
Warning (10230): Verilog HDL assignment warning at top.v(1500): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1500
Warning (10230): Verilog HDL assignment warning at top.v(1524): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1524
Warning (10230): Verilog HDL assignment warning at top.v(1549): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1549
Warning (10230): Verilog HDL assignment warning at top.v(1563): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1563
Warning (10230): Verilog HDL assignment warning at top.v(1590): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1590
Warning (10230): Verilog HDL assignment warning at top.v(1614): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1614
Warning (10230): Verilog HDL assignment warning at top.v(1638): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1638
Warning (10230): Verilog HDL assignment warning at top.v(1647): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1647
Warning (10230): Verilog HDL assignment warning at top.v(1672): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1672
Warning (10230): Verilog HDL assignment warning at top.v(1673): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1673
Warning (10230): Verilog HDL assignment warning at top.v(1692): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1692
Warning (10230): Verilog HDL assignment warning at top.v(1717): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1717
Warning (10230): Verilog HDL assignment warning at top.v(1731): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1731
Warning (10230): Verilog HDL assignment warning at top.v(1757): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1757
Warning (10230): Verilog HDL assignment warning at top.v(1776): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1776
Warning (10230): Verilog HDL assignment warning at top.v(1802): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1802
Warning (10230): Verilog HDL assignment warning at top.v(1821): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1821
Warning (10230): Verilog HDL assignment warning at top.v(1845): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1845
Warning (10230): Verilog HDL assignment warning at top.v(1854): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1854
Warning (10230): Verilog HDL assignment warning at top.v(1877): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1877
Warning (10230): Verilog HDL assignment warning at top.v(1879): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1879
Warning (10230): Verilog HDL assignment warning at top.v(1893): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1893
Warning (10230): Verilog HDL assignment warning at top.v(1918): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1918
Warning (10230): Verilog HDL assignment warning at top.v(1932): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1932
Warning (10230): Verilog HDL assignment warning at top.v(2021): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2021
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1079 logic cells
    Info (21062): Implemented 90 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Tue Apr 25 21:33:35 2017
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:02:17
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:33:51 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 312 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 336 registers into blocks of type DSP block
    Extra Info (176220): Created 192 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:29
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y23 to location X32_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during the Fitter is 4.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:10
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1964 megabytes
    Info: Processing ended: Tue Apr 25 21:37:32 2017
    Info: Elapsed time: 00:03:41
    Info: Total CPU time (on all processors): 00:05:00
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:37:50 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1152 megabytes
    Info: Processing ended: Tue Apr 25 21:38:12 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:38:29 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.400            -945.507 clk50 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225           -1052.185 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.230            -850.601 clk50 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.324               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225           -1034.110 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.094            -251.704 clk50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -791.439 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.843            -152.103 clk50 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -827.540 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1346 megabytes
    Info: Processing ended: Tue Apr 25 21:39:44 2017
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:14
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:40:00 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Apr 25 21:40:03 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
