strict digraph "" {
	node [label="\N"];
	"404:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff8277fd850>",
		fillcolor=cadetblue,
		label="404:BS
MTxD_d[3:0] = TxData[3:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff8277fd850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_400:AL"	 [def_var="['MTxD_d']",
		label="Leaf_400:AL"];
	"404:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
	"417:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826da4e50>",
		fillcolor=cadetblue,
		label="417:BS
MTxD_d[3:0] = 4'hd;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826da4e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"417:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
	"413:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826da4e10>",
		fillcolor=cadetblue,
		label="413:BS
MTxD_d[3:0] = 4'h9;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826da4e10>]",
		style=filled,
		typ=BlockingSubstitution];
	"413:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
	"406:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d9c1d0>",
		fillcolor=springgreen,
		label="406:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"409:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d9c210>",
		fillcolor=springgreen,
		label="409:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"406:IF" -> "409:IF"	 [cond="['StateData']",
		label="!(StateData[1])",
		lineno=406];
	"407:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9ce50>",
		fillcolor=cadetblue,
		label="407:BS
MTxD_d[3:0] = TxData[7:4];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9ce50>]",
		style=filled,
		typ=BlockingSubstitution];
	"406:IF" -> "407:BS"	 [cond="['StateData']",
		label="StateData[1]",
		lineno=406];
	"410:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9c810>",
		fillcolor=cadetblue,
		label="410:BS
MTxD_d[3:0] = { ~Crc[28], ~Crc[29], ~Crc[30], ~Crc[31] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9c810>]",
		style=filled,
		typ=BlockingSubstitution];
	"410:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
	"409:IF" -> "410:BS"	 [cond="['StateFCS']",
		label=StateFCS,
		lineno=409];
	"412:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d9c250>",
		fillcolor=springgreen,
		label="412:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"409:IF" -> "412:IF"	 [cond="['StateFCS']",
		label="!(StateFCS)",
		lineno=409];
	"415:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d9c290>",
		fillcolor=springgreen,
		label="415:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"416:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d9c4d0>",
		fillcolor=springgreen,
		label="416:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"415:IF" -> "416:IF"	 [cond="['StatePreamble']",
		label=StatePreamble,
		lineno=415];
	"421:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9c2d0>",
		fillcolor=cadetblue,
		label="421:BS
MTxD_d[3:0] = 4'h0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9c2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"415:IF" -> "421:BS"	 [cond="['StatePreamble']",
		label="!(StatePreamble)",
		lineno=415];
	"412:IF" -> "413:BS"	 [cond="['StateJam']",
		label=StateJam,
		lineno=412];
	"412:IF" -> "415:IF"	 [cond="['StateJam']",
		label="!(StateJam)",
		lineno=412];
	"400:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff8274bd210>",
		clk_sens=False,
		fillcolor=gold,
		label="400:AL",
		sens="['StatePreamble', 'StateData', 'StateData', 'StateFCS', 'StateJam', 'StateSFD', 'TxData', 'Crc', 'NibCntEq15']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateJam', 'StateFCS', 'NibCntEq15', 'Crc', 'StateData', 'TxData', 'StatePreamble']"];
	"402:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff8274bd750>",
		fillcolor=turquoise,
		label="402:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"400:AL" -> "402:BL"	 [cond="[]",
		lineno=None];
	"407:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
	"416:IF" -> "417:BS"	 [cond="['NibCntEq15']",
		label=NibCntEq15,
		lineno=416];
	"419:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9c510>",
		fillcolor=cadetblue,
		label="419:BS
MTxD_d[3:0] = 4'h5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff826d9c510>]",
		style=filled,
		typ=BlockingSubstitution];
	"416:IF" -> "419:BS"	 [cond="['NibCntEq15']",
		label="!(NibCntEq15)",
		lineno=416];
	"403:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8274bd790>",
		fillcolor=springgreen,
		label="403:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"402:BL" -> "403:IF"	 [cond="[]",
		lineno=None];
	"403:IF" -> "404:BS"	 [cond="['StateData']",
		label="StateData[0]",
		lineno=403];
	"403:IF" -> "406:IF"	 [cond="['StateData']",
		label="!(StateData[0])",
		lineno=403];
	"421:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
	"419:BS" -> "Leaf_400:AL"	 [cond="[]",
		lineno=None];
}
