{
	"route__net": 432,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 54,
	"route__wirelength__iter:1": 6468,
	"route__drc_errors__iter:2": 47,
	"route__wirelength__iter:2": 6393,
	"route__drc_errors__iter:3": 22,
	"route__wirelength__iter:3": 6371,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 6401,
	"route__drc_errors": 0,
	"route__wirelength": 6401,
	"route__vias": 2575,
	"route__vias__singlecut": 2575,
	"route__vias__multicut": 0,
	"design__io": 22,
	"design__die__area": 10296.9,
	"design__core__area": 7175.63,
	"design__instance__count": 527,
	"design__instance__area": 4758.31,
	"design__instance__count__stdcell": 527,
	"design__instance__area__stdcell": 4758.31,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.663121,
	"design__instance__utilization__stdcell": 0.663121,
	"design__instance__count__class:fill_cell": 62,
	"design__instance__count__class:tap_cell": 99,
	"design__instance__count__class:clock_buffer": 13,
	"design__instance__count__class:timing_repair_buffer": 119,
	"design__instance__count__class:inverter": 10,
	"design__instance__count__class:clock_inverter": 3,
	"design__instance__count__class:sequential_cell": 85,
	"design__instance__count__class:multi_input_combinational_cell": 198,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}