0 1 4 fig
1 2 5 .
2 3 6 49a
3 4 3 in
4 5 2 shown
5 6 1 as
6 7 7 ,
7 8 14 a
8 9 15 predetermined
9 10 16 configuration
10 11 13 having
11 12 12 each
12 13 8 gate
13 14 9 electrode
14 15 10 structures
15 16 11 120
16 17 23 semiconductor
17 18 24 substrate
18 19 25 110
19 20 22 of
20 21 20 the
21 22 21 surface
22 23 19 on
23 24 17 are
24 25 18 formed
25 26 26 . 1.80019833787
26
0 27 4 fig
27 28 5 .
28 29 6 49a
29 30 3 in
30 31 2 shown
31 32 1 as
32 33 7 ,
33 34 14 a
34 35 15 predetermined
35 36 16 configuration
36 37 13 having
37 38 12 each
38 39 8 gate
39 40 9 electrode
40 41 10 structures
41 42 11 120
42 43 23 semiconductor
43 44 24 substrate
44 45 25 110
45 46 22 of
46 47 20 the
47 48 21 surface
48 49 17 are
49 50 19 on
50 51 18 formed
51 52 26 . 5.87773578178
52
0 53 4 fig
53 54 5 .
54 55 6 49a
55 56 3 in
56 57 2 shown
57 58 1 as
58 59 7 ,
59 60 14 a
60 61 15 predetermined
61 62 16 configuration
62 63 13 having
63 64 12 each
64 65 8 gate
65 66 9 electrode
66 67 10 structures
67 68 11 120
68 69 23 semiconductor
69 70 24 substrate
70 71 25 110
71 72 22 of
72 73 17 are
73 74 20 the
74 75 21 surface
75 76 19 on
76 77 18 formed
77 78 26 . 5.87773578178
78
0 79 4 fig
79 80 5 .
80 81 3 in
81 82 6 49a
82 83 7 ,
83 84 2 shown
84 85 1 as
85 86 14 a
86 87 15 predetermined
87 88 16 configuration
88 89 13 having
89 90 12 each
90 91 8 gate
91 92 9 electrode
92 93 10 structures
93 94 11 120
94 95 23 semiconductor
95 96 24 substrate
96 97 25 110
97 98 22 of
98 99 20 the
99 100 21 surface
100 101 19 on
101 102 17 are
102 103 18 formed
103 104 26 . 5.87773578178
104
0 105 4 fig
105 106 5 .
106 107 6 49a
107 108 3 in
108 109 2 shown
109 110 1 as
110 111 7 ,
111 112 14 a
112 113 15 predetermined
113 114 16 configuration
114 115 12 each
115 116 13 having
116 117 8 gate
117 118 9 electrode
118 119 10 structures
119 120 11 120
120 121 23 semiconductor
121 122 24 substrate
122 123 25 110
123 124 22 of
124 125 20 the
125 126 21 surface
126 127 19 on
127 128 17 are
128 129 18 formed
129 130 26 . 4.49144142066
130
0 131 4 fig
131 132 5 .
132 133 6 49a
133 134 3 in
134 135 2 shown
135 136 1 as
136 137 7 ,
137 138 8 gate
138 139 9 electrode
139 140 14 a
140 141 15 predetermined
141 142 16 configuration
142 143 13 having
143 144 12 each
144 145 10 structures
145 146 11 120
146 147 23 semiconductor
147 148 24 substrate
148 149 25 110
149 150 22 of
150 151 20 the
151 152 21 surface
152 153 19 on
153 154 17 are
154 155 18 formed
155 156 26 . 5.87773578178
156
0 157 3 in
157 158 4 fig
158 159 5 .
159 160 6 49a
160 161 2 shown
161 162 1 as
162 163 7 ,
163 164 14 a
164 165 15 predetermined
165 166 16 configuration
166 167 13 having
167 168 12 each
168 169 8 gate
169 170 9 electrode
170 171 10 structures
171 172 11 120
172 173 23 semiconductor
173 174 24 substrate
174 175 25 110
175 176 22 of
176 177 20 the
177 178 21 surface
178 179 19 on
179 180 17 are
180 181 18 formed
181 182 26 . 4.08597631255
182
0 183 4 fig
183 184 5 .
184 185 6 49a
185 186 2 shown
186 187 3 in
187 188 1 as
188 189 7 ,
189 190 14 a
190 191 15 predetermined
191 192 16 configuration
192 193 13 having
193 194 12 each
194 195 8 gate
195 196 9 electrode
196 197 10 structures
197 198 11 120
198 199 23 semiconductor
199 200 24 substrate
200 201 25 110
201 202 22 of
202 203 20 the
203 204 21 surface
204 205 17 are
205 206 19 on
206 207 18 formed
207 208 26 . 5.87773578178
208
0 209 4 fig
209 210 5 .
210 211 6 49a
211 212 3 in
212 213 2 shown
213 214 1 as
214 215 7 ,
215 216 14 a
216 217 15 predetermined
217 218 16 configuration
218 219 13 having
219 220 12 each
220 221 8 gate
221 222 9 electrode
222 223 10 structures
223 224 11 120
224 225 17 are
225 226 23 semiconductor
226 227 24 substrate
227 228 25 110
228 229 22 of
229 230 20 the
230 231 21 surface
231 232 19 on
232 233 18 formed
233 234 26 . 0.821489976432
234
0 235 4 fig
235 236 5 .
236 237 3 in
237 238 2 shown
238 239 1 as
239 240 6 49a
240 241 7 ,
241 242 14 a
242 243 15 predetermined
243 244 16 configuration
244 245 13 having
245 246 12 each
246 247 8 gate
247 248 9 electrode
248 249 10 structures
249 250 11 120
250 251 23 semiconductor
251 252 24 substrate
252 253 25 110
253 254 22 of
254 255 20 the
255 256 21 surface
256 257 19 on
257 258 17 are
258 259 18 formed
259 260 26 . 4.49144142066
260
0 261 4 fig
261 262 5 .
262 263 6 49a
263 264 3 in
264 265 2 shown
265 266 1 as
266 267 7 ,
267 268 14 a
268 269 15 predetermined
269 270 16 configuration
270 271 13 having
271 272 12 each
272 273 8 gate
273 274 9 electrode
274 275 10 structures
275 276 11 120
276 277 23 semiconductor
277 278 24 substrate
278 279 25 110
279 280 22 of
280 281 21 surface
281 282 20 the
282 283 19 on
283 284 17 are
284 285 18 formed
285 286 26 . 4.49144142066
286
0 287 4 fig
287 288 5 .
288 289 6 49a
289 290 3 in
290 291 1 as
291 292 2 shown
292 293 7 ,
293 294 14 a
294 295 15 predetermined
295 296 16 configuration
296 297 13 having
297 298 12 each
298 299 8 gate
299 300 9 electrode
300 301 10 structures
301 302 11 120
302 303 23 semiconductor
303 304 24 substrate
304 305 25 110
305 306 22 of
306 307 20 the
307 308 21 surface
308 309 19 on
309 310 17 are
310 311 18 formed
311 312 26 . 5.87773578178
312
0 313 3 in
313 314 4 fig
314 315 5 .
315 316 2 shown
316 317 6 49a
317 318 1 as
318 319 7 ,
319 320 14 a
320 321 15 predetermined
321 322 16 configuration
322 323 13 having
323 324 12 each
324 325 8 gate
325 326 9 electrode
326 327 10 structures
327 328 11 120
328 329 23 semiconductor
329 330 24 substrate
330 331 25 110
331 332 22 of
332 333 20 the
333 334 21 surface
334 335 19 on
335 336 17 are
336 337 18 formed
337 338 26 . 5.87773578178
338
0 339 4 fig
339 340 5 .
340 341 6 49a
341 342 3 in
342 343 2 shown
343 344 1 as
344 345 7 ,
345 346 14 a
346 347 15 predetermined
347 348 16 configuration
348 349 13 having
349 350 12 each
350 351 8 gate
351 352 9 electrode
352 353 10 structures
353 354 11 120
354 355 23 semiconductor
355 356 24 substrate
356 357 25 110
357 358 22 of
358 359 20 the
359 360 21 surface
360 361 19 on
361 362 18 formed
362 363 17 are
363 364 26 . 4.49144142066
364
0 365 4 fig
365 366 5 .
366 367 3 in
367 368 2 shown
368 369 1 as
369 370 6 49a
370 371 7 ,
371 372 14 a
372 373 15 predetermined
373 374 16 configuration
374 375 13 having
375 376 12 each
376 377 8 gate
377 378 9 electrode
378 379 10 structures
379 380 11 120
380 381 23 semiconductor
381 382 24 substrate
382 383 25 110
383 384 22 of
384 385 17 are
385 386 20 the
386 387 21 surface
387 388 19 on
388 389 18 formed
389 390 26 . 5.87773578178
390
0 391 4 fig
391 392 5 .
392 393 6 49a
393 394 3 in
394 395 2 shown
395 396 1 as
396 397 7 ,
397 398 8 gate
398 399 9 electrode
399 400 10 structures
400 401 11 120
401 402 14 a
402 403 15 predetermined
403 404 16 configuration
404 405 13 having
405 406 12 each
406 407 23 semiconductor
407 408 24 substrate
408 409 25 110
409 410 22 of
410 411 20 the
411 412 21 surface
412 413 19 on
413 414 17 are
414 415 18 formed
415 416 26 . 1.24300679355
416
0 417 3 in
417 418 4 fig
418 419 5 .
419 420 6 49a
420 421 2 shown
421 422 1 as
422 423 7 ,
423 424 14 a
424 425 15 predetermined
425 426 16 configuration
426 427 12 each
427 428 13 having
428 429 8 gate
429 430 9 electrode
430 431 10 structures
431 432 11 120
432 433 23 semiconductor
433 434 24 substrate
434 435 25 110
435 436 22 of
436 437 20 the
437 438 21 surface
438 439 19 on
439 440 17 are
440 441 18 formed
441 442 26 . 5.87773578178
442
0 443 4 fig
443 444 5 .
444 445 6 49a
445 446 3 in
446 447 2 shown
447 448 1 as
448 449 7 ,
449 450 14 a
450 451 15 predetermined
451 452 16 configuration
452 453 13 having
453 454 8 gate
454 455 9 electrode
455 456 10 structures
456 457 11 120
457 458 12 each
458 459 17 are
459 460 23 semiconductor
460 461 24 substrate
461 462 25 110
462 463 22 of
463 464 20 the
464 465 21 surface
465 466 19 on
466 467 18 formed
467 468 26 . 4.26829786935
468
0 469 4 fig
469 470 5 .
470 471 3 in
471 472 2 shown
472 473 6 49a
473 474 1 as
474 475 7 ,
475 476 14 a
476 477 15 predetermined
477 478 16 configuration
478 479 13 having
479 480 12 each
480 481 8 gate
481 482 9 electrode
482 483 10 structures
483 484 11 120
484 485 23 semiconductor
485 486 24 substrate
486 487 25 110
487 488 22 of
488 489 20 the
489 490 21 surface
490 491 19 on
491 492 18 formed
492 493 17 are
493 494 26 . 5.87773578178
494
0 495 4 fig
495 496 5 .
496 497 6 49a
497 498 3 in
498 499 2 shown
499 500 1 as
500 501 7 ,
501 502 14 a
502 503 15 predetermined
503 504 16 configuration
504 505 8 gate
505 506 9 electrode
506 507 10 structures
507 508 11 120
508 509 12 each
509 510 13 having
510 511 23 semiconductor
511 512 24 substrate
512 513 25 110
513 514 22 of
514 515 20 the
515 516 21 surface
516 517 19 on
517 518 17 are
518 519 18 formed
519 520 26 . 5.87773578178
520
