<div align="center">

# âš¡ CMOS Logic Analyzer

### Professional Circuit Design & Optimization Tool

[![Python](https://img.shields.io/badge/Python-3.7+-3776AB?style=flat&logo=python&logoColor=white)](https://python.org)
[![License](https://img.shields.io/badge/License-MIT-green?style=flat)](LICENSE)
[![CMOS](https://img.shields.io/badge/CMOS-Technology-purple?style=flat)](https://github.com)
[![Status](https://img.shields.io/badge/Status-Active-success?style=flat)](https://github.com)

**[Features](#-features)** â€¢ **[Installation](#-installation)** â€¢ **[Usage](#-usage)** â€¢ **[Formulas](#-formulas)** â€¢ **[Contributing](#-contributing)**

</div>

---

## ğŸ“Š Project Statistics

<div align="center">

| Metric | Value |
|:------:|:-----:|
| ğŸ¯ **Supported CMOS Technologies** | 5 (1.0Âµm â†’ 0.35Âµm) |
| ğŸ§® **Analysis Methods** | 3 (Delay, Area, Power) |
| ğŸ“ **K-Map Variables** | 2-4 Variables |
| âš¡ **Calculation Accuracy** | Exact (Non-linear) |
| ğŸ”„ **Implementation Types** | NAND+NOT & NOR+NOT |
| ğŸ“¦ **Total Modules** | 8 Python Files |
| ğŸ¨ **K-Map Visualizations** | Color-coded ASCII |
| ğŸ† **Optimization Criteria** | 4 (Area/Speed/Power/Gates) |

</div>

---

## ğŸ“– Overview

A **comprehensive Python-based tool** for analyzing and optimizing CMOS logic circuits with **exact mathematical formulas** derived from fundamental semiconductor physics. This analyzer implements precise delay calculations, area optimization, and power analysis for digital logic designs.

### ğŸ¯ Why This Tool?

- âœ… **Exact Calculations** - No approximations, uses real MOSFET equations
- âœ… **Visual K-Maps** - Color-coded groupings for easy understanding
- âœ… **Dual Implementation** - Compare NAND+NOT vs NOR+NOT designs
- âœ… **Technology-Aware** - Accurate parameters for 5 CMOS technologies
- âœ… **Optimization Engine** - Automated design recommendations

---

## âœ¨ Features

<table>
<tr>
<td width="50%" valign="top">

### ğŸ”§ Core Capabilities
- **Quine-McCluskey** logic minimization
- **K-map visualization** (2-4 variables)
- **Exact delay calculation** using non-linear models
- **Area optimization** with technology parameters
- **Power analysis** with switching voltage calculation
- **Comparative analysis** between implementations

</td>
<td width="50%" valign="top">

### ğŸ“Š Analysis Outputs
- **Propagation delays** (rise/fall separate)
- **Maximum bit rate** calculation
- **Silicon area** breakdown by gate
- **Power dissipation** estimates
- **Gate count** optimization
- **Design recommendations** with reasoning

</td>
</tr>
</table>

---

## ğŸ”¬ Supported Technologies

<div align="center">

| Technology | Gate Oxide | Vth (V) | Î¼n (cmÂ²/VÂ·s) | Î¼p (cmÂ²/VÂ·s) | Year |
|:----------:|:----------:|:-------:|:------------:|:------------:|:----:|
| **1.0Âµm** | 20 nm | Â±0.9 | 450 | 180 | ~1985 |
| **0.8Âµm** | 16 nm | Â±0.8 | 460 | 185 | ~1989 |
| **0.6Âµm** | 12 nm | Â±0.75 | 470 | 190 | ~1994 |
| **0.5Âµm** | 10 nm | Â±0.7 | 460 | 190 | ~1996 |
| **0.35Âµm** | 7 nm | Â±0.5 | 500 | 200 | ~1998 |

</div>

---

## ğŸš€ Installation

### Prerequisites
- Python 3.7 or higher
- pip package manager

### Quick Start

```bash
# Clone repository
git clone https://github.com/Muhammad-296/cmos-logic-analyzer.git
cd cmos-logic-analyzer

# Install dependencies
pip install colorama tabulate

# Run analyzer
python main.py
```

---

## ğŸ’¡ Usage

### Interactive Mode

1. **Select CMOS technology** (1.0Âµm to 0.35Âµm)
2. **Enter MOSFET dimensions** (Wn, Ln, Wp, Lp)
3. **Input logic function** (SOP minterms or POS maxterms)
4. **View comprehensive analysis** with recommendations

### Sample Output

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘              ANALYSIS COMPLETE                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Technology: 0.35um CMOS
Function: F = A + B + C + D

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Metric             â”‚ NAND+NOT    â”‚ NOR+NOT     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Delay (ns)         â”‚ 2.456       â”‚ 2.189       â”‚
â”‚ Bit Rate (MHz)     â”‚ 407.18      â”‚ 456.82      â”‚
â”‚ Area (Î¼mÂ²)         â”‚ 45.23       â”‚ 42.15       â”‚
â”‚ Power (Î¼W)         â”‚ 12.34       â”‚ 11.02       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ğŸ† RECOMMENDED: NOR+NOT (4/4 criteria)
```

---

## ğŸ§® Mathematical Formulas

### Delay Calculation

**NOT Gate:**
```
Z_NOTâ» = Rn Ã— Cload    where Rn = 1/(KnÃ—(VDD - Vth_n))
Z_NOTâº = Rp Ã— Cload    where Rp = 1/(KpÃ—(VDD - |Vth_p|))
```

**NAND/NOR Gates:**
```
Uses exact logarithmic equations accounting for:
- Multi-input transistor stacking
- Non-linear MOSFET characteristics
- Separate cutoff and triode capacitances
```

### Area Formula

```
Area = nÃ—Wn(ln + 2LDn) + wp(lp + 2LDp) [Î¼mÂ²]

where:
  n   = number of inputs
  Wn  = NMOS width
  ln  = NMOS channel length
  LDn = NMOS lateral diffusion
  wp  = PMOS width
  lp  = PMOS channel length
  LDp = PMOS lateral diffusion
```

### Power Formula

```
Pmax = G Ã— (Kn/2) Ã— (V_inss - Vth_n)Â² Ã— VDD [Î¼W]

where:
  G = total gate count
  V_inss = input switching voltage
```

---

## ğŸ“‚ Project Structure

```
cmos-logic-analyzer/
â”œâ”€â”€ main.py                    # Main application entry
â”œâ”€â”€ constants.py               # Physical constants & datasheets
â”œâ”€â”€ mosfet.py                  # MOSFET parameter calculations
â”œâ”€â”€ logic_minimizer.py         # Quine-McCluskey & K-map
â”œâ”€â”€ design_implementer.py      # NAND/NOR implementations
â”œâ”€â”€ delay_calculator.py        # Exact delay formulas
â”œâ”€â”€ performance_analyzer.py    # Area, power, bit rate
â”œâ”€â”€ comparator.py              # Design comparison engine
â””â”€â”€ requirements.txt           # Dependencies
```

---

## ğŸ¯ Optimization Criteria

<div align="center">

| Criterion | Weight | Measurement | Goal |
|:---------:|:------:|:-----------:|:----:|
| ğŸ† **Area** | 25% | Î¼mÂ² | Minimize |
| âš¡ **Speed** | 25% | MHz | Maximize |
| ğŸ”‹ **Power** | 25% | Î¼W | Minimize |
| ğŸšï¸ **Gates** | 25% | Count | Minimize |

**Scoring:** Each design gets 1 point per criterion win. Highest score wins. Tie-breaker: smallest area.

</div>

---

## âš ï¸ Assumptions & Limitations

<div align="center">

| Category | Details |
|:--------:|:--------|
| **Temperature** | Room temperature (300K) operation |
| **Supply Voltage** | Fixed VDD = 5.0V |
| **MOSFET Model** | Square-law (long-channel) |
| **Logic Style** | Static CMOS only |
| **Interconnects** | Parasitic wiring effects neglected |

</div>

### ğŸš€ Future Roadmap

- [ ] Deep submicron technologies (<180nm)
- [ ] Advanced BSIM models (BSIM4/6)
- [ ] Temperature/voltage variation analysis
- [ ] Interconnect delay modeling
- [ ] SPICE netlist export
- [ ] Web-based GUI interface

---

## ğŸ¤ Contributing

Contributions are welcome! Please follow these steps:

1. Fork the repository
2. Create your feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit your changes (`git commit -m 'Add AmazingFeature'`)
4. Push to the branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

**Guidelines:**
- Follow PEP 8 style
- Add docstrings and type hints
- Include unit tests
- Update documentation

---

## ğŸ“œ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

<div align="center">

**Muhammad Abdulhamid**

[![GitHub](https://img.shields.io/badge/GitHub-181717?style=flat&logo=github)](https://github.com/Muhammad-296)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=flat&logo=linkedin)](https://www.linkedin.com/in/muhammad-abdulhamid/)
[![Email](https://img.shields.io/badge/Email-D14836?style=flat&logo=gmail&logoColor=white)](mailto:muhammad.al.ajami.se@gmail.com)

*Created with â¤ï¸ for Digital Circuit Designers & VLSI Engineers*

</div>

---

## ğŸ™ Acknowledgments

- **VLSI Design Community** - For continuous feedback and support
- **Open Source Contributors** - For testing and improvements
- **Academic Resources** - CMOS textbooks and research papers

---

## ğŸ“š Key References

1. Weste, N. H. E., & Harris, D. (2010). *CMOS VLSI Design* (4th ed.). Addison-Wesley.
2. Rabaey, J. M., et al. (2003). *Digital Integrated Circuits* (2nd ed.). Prentice Hall.
3. Sedra, A. S., & Smith, K. C. (2015). *Microelectronic Circuits* (7th ed.). Oxford.

---

<div align="center">

**â­ Star this repository if you find it helpful!**

Made with Python â€¢ Powered by Mathematics â€¢ Optimized for Performance

</div>
