// Seed: 3547587287
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    output wire id_11
);
  assign id_11 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    input tri1 id_6,
    output logic id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    output wor id_13
    , id_16,
    output wand id_14
);
  always @* id_7 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_9,
      id_3,
      id_11,
      id_4,
      id_0,
      id_3,
      id_12,
      id_1
  );
endmodule
