// Seed: 3227145554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = ({id_2, 1'b0});
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  assign id_7 = 1;
  assign id_0 = id_1++;
endmodule
