Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 18 12:23:37 2024
| Host         : PC_CSDVerisure running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file audioSystem_timing_summary_routed.rpt -rpx audioSystem_timing_summary_routed.rpx
| Design       : audioSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 492 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.049        0.000                      0                 2926        0.015        0.000                      0                 2926        3.000        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_100Mhz               {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_12Mhz_clk_12Mhz_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12Mhz_1   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz         66.049        0.000                      0                 2926        0.191        0.000                      0                 2926       41.167        0.000                       0                   494  
  clkfbout_clk_12Mhz                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_12Mhz_clk_12Mhz_1       66.060        0.000                      0                 2926        0.191        0.000                      0                 2926       41.167        0.000                       0                   494  
  clkfbout_clk_12Mhz_1                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12Mhz_clk_12Mhz_1  clk_12Mhz_clk_12Mhz         66.049        0.000                      0                 2926        0.015        0.000                      0                 2926  
clk_12Mhz_clk_12Mhz    clk_12Mhz_clk_12Mhz_1       66.049        0.000                      0                 2926        0.015        0.000                      0                 2926  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       66.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.049ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        16.770ns  (logic 0.580ns (3.459%)  route 16.190ns (96.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.848    15.388    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    15.512 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_189/O
                         net (fo=1, routed)           0.341    15.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_95
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 66.049    

Slack (MET) :             66.449ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        16.366ns  (logic 0.580ns (3.544%)  route 15.786ns (96.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.445    14.984    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    15.108 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_191/O
                         net (fo=1, routed)           0.341    15.449    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_96
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.176    82.258    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.898    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 66.449    

Slack (MET) :             66.541ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        16.268ns  (logic 0.580ns (3.565%)  route 15.688ns (96.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.346    14.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    15.010 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.351    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 66.541    

Slack (MET) :             66.952ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 0.580ns (3.659%)  route 15.271ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.929    14.469    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    14.593 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    14.934    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.176    82.246    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -14.934    
  -------------------------------------------------------------------
                         slack                                 66.952    

Slack (MET) :             67.086ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.723ns  (logic 0.580ns (3.689%)  route 15.143ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.801    14.341    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    14.465 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    14.806    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 67.086    

Slack (MET) :             67.508ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.306ns  (logic 0.580ns (3.789%)  route 14.726ns (96.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.384    13.924    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    14.048 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    14.389    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.176    82.257    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                 67.508    

Slack (MET) :             67.611ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 0.580ns (3.814%)  route 14.627ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.286    13.825    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.949 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_149/O
                         net (fo=1, routed)           0.341    14.291    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_75
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                 67.611    

Slack (MET) :             68.030ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.580ns (3.921%)  route 14.210ns (96.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.869    13.408    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    13.532 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_151/O
                         net (fo=1, routed)           0.341    13.874    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_76
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 68.030    

Slack (MET) :             68.129ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 0.580ns (3.948%)  route 14.112ns (96.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 81.953 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.771    13.310    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y97         LUT3 (Prop_lut3_I0_O)        0.124    13.434 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_89/O
                         net (fo=1, routed)           0.341    13.776    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_45
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.641    81.953    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.441    
                         clock uncertainty           -0.176    82.264    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.904    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 68.129    

Slack (MET) :             68.523ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 0.580ns (4.063%)  route 13.694ns (95.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.936 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.352    12.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y102        LUT3 (Prop_lut3_I0_O)        0.124    13.015 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_91/O
                         net (fo=1, routed)           0.341    13.357    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_46
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.936    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.176    82.240    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.880    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                 68.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y78         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.345    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[3]
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.059    -0.536    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.332    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[11]
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.826    -0.847    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.060    -0.533    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.562    -0.602    u_audioInterface/INPUT/CLK
    SLICE_X59Y86         FDRE                                         r  u_audioInterface/INPUT/data1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_audioInterface/INPUT/data1_reg_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.307    u_audioInterface/INPUT/data1_reg[1]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  u_audioInterface/INPUT/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u_audioInterface/INPUT/sample_out_next[1]
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_audioInterface/INPUT/CLK
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121    -0.465    u_audioInterface/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.563    -0.601    u_led_driver/clk_12Mhz
    SLICE_X35Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_led_driver/pwm_counter_reg[3]/Q
                         net (fo=6, routed)           0.163    -0.298    u_led_driver/pwm_counter_reg__0[3]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    u_led_driver/plusOp[7]
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_led_driver/clk_12Mhz
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.112    -0.330    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[14]
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.060    -0.546    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.161%)  route 0.113ns (40.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.328    u_filterBlock/SAMPLE_REGISTER/s_reg0[7]
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.047    -0.545    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.179    -0.290    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[0]
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.820    -0.853    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.059    -0.519    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.077%)  route 0.177ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.267    u_filterBlock/FIR/P[3]
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.851    u_filterBlock/FIR/CLK
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.078    -0.498    u_filterBlock/FIR/r2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.053    -0.552    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.703%)  route 0.166ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y76         FDRE                                         r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/Q
                         net (fo=88, routed)          0.166    -0.282    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]
    SLICE_X54Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.237 r  u_filterBlock/FIR/COUNTER/count_enable_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_filterBlock/FIR/COUNTER/count_enable_reg_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.821    -0.852    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/C
                         clock pessimism              0.255    -0.597    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.120    -0.477    u_filterBlock/FIR/COUNTER/count_enable_reg_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y13     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y4      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y21     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y30     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y32     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y27     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y12     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     u_audioInterface/ENABLES/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     u_audioInterface/ENABLES/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     u_audioInterface/ENABLES/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     u_audioInterface/ENABLES/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y85     u_audioInterface/INPUT/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y85     u_audioInterface/INPUT/counter_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y86     u_audioInterface/INPUT/counter_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y86     u_audioInterface/INPUT/counter_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y85     u_audioInterface/INPUT/counter_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y86     u_audioInterface/INPUT/counter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y86     u_audioInterface/INPUT/counter_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz
  To Clock:  clkfbout_clk_12Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_12Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       66.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.060ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        16.770ns  (logic 0.580ns (3.459%)  route 16.190ns (96.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.848    15.388    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    15.512 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_189/O
                         net (fo=1, routed)           0.341    15.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_95
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.166    82.272    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.912    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.912    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 66.060    

Slack (MET) :             66.460ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        16.366ns  (logic 0.580ns (3.544%)  route 15.786ns (96.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.445    14.984    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    15.108 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_191/O
                         net (fo=1, routed)           0.341    15.449    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_96
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.166    82.269    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.909    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.909    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 66.460    

Slack (MET) :             66.552ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        16.268ns  (logic 0.580ns (3.565%)  route 15.688ns (96.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.346    14.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    15.010 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.351    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.166    82.263    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 66.552    

Slack (MET) :             66.963ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 0.580ns (3.659%)  route 15.271ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.929    14.469    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    14.593 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    14.934    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.166    82.257    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -14.934    
  -------------------------------------------------------------------
                         slack                                 66.963    

Slack (MET) :             67.097ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.723ns  (logic 0.580ns (3.689%)  route 15.143ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.801    14.341    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    14.465 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    14.806    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.166    82.263    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 67.097    

Slack (MET) :             67.519ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.306ns  (logic 0.580ns (3.789%)  route 14.726ns (96.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.384    13.924    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    14.048 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    14.389    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.166    82.268    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.908    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.908    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                 67.519    

Slack (MET) :             67.622ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 0.580ns (3.814%)  route 14.627ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.286    13.825    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.949 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_149/O
                         net (fo=1, routed)           0.341    14.291    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_75
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.166    82.272    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.912    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.912    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                 67.622    

Slack (MET) :             68.041ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.580ns (3.921%)  route 14.210ns (96.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.869    13.408    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    13.532 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_151/O
                         net (fo=1, routed)           0.341    13.874    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_76
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.166    82.274    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.914    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.914    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 68.041    

Slack (MET) :             68.140ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 0.580ns (3.948%)  route 14.112ns (96.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 81.953 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.771    13.310    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y97         LUT3 (Prop_lut3_I0_O)        0.124    13.434 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_89/O
                         net (fo=1, routed)           0.341    13.776    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_45
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.641    81.953    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.441    
                         clock uncertainty           -0.166    82.275    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.915    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.915    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 68.140    

Slack (MET) :             68.534ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 0.580ns (4.063%)  route 13.694ns (95.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.936 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.352    12.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y102        LUT3 (Prop_lut3_I0_O)        0.124    13.015 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_91/O
                         net (fo=1, routed)           0.341    13.357    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_46
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.936    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.166    82.251    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.891    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                 68.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y78         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.345    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[3]
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.059    -0.536    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.332    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[11]
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.826    -0.847    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.060    -0.533    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.562    -0.602    u_audioInterface/INPUT/CLK
    SLICE_X59Y86         FDRE                                         r  u_audioInterface/INPUT/data1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_audioInterface/INPUT/data1_reg_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.307    u_audioInterface/INPUT/data1_reg[1]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  u_audioInterface/INPUT/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u_audioInterface/INPUT/sample_out_next[1]
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_audioInterface/INPUT/CLK
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121    -0.465    u_audioInterface/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.563    -0.601    u_led_driver/clk_12Mhz
    SLICE_X35Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_led_driver/pwm_counter_reg[3]/Q
                         net (fo=6, routed)           0.163    -0.298    u_led_driver/pwm_counter_reg__0[3]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    u_led_driver/plusOp[7]
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_led_driver/clk_12Mhz
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.112    -0.330    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[14]
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.060    -0.546    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.161%)  route 0.113ns (40.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.328    u_filterBlock/SAMPLE_REGISTER/s_reg0[7]
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.047    -0.545    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.179    -0.290    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[0]
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.820    -0.853    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.275    -0.578    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.059    -0.519    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.077%)  route 0.177ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.267    u_filterBlock/FIR/P[3]
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.851    u_filterBlock/FIR/CLK
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.078    -0.498    u_filterBlock/FIR/r2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.053    -0.552    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.703%)  route 0.166ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y76         FDRE                                         r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/Q
                         net (fo=88, routed)          0.166    -0.282    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]
    SLICE_X54Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.237 r  u_filterBlock/FIR/COUNTER/count_enable_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_filterBlock/FIR/COUNTER/count_enable_reg_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.821    -0.852    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/C
                         clock pessimism              0.255    -0.597    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.120    -0.477    u_filterBlock/FIR/COUNTER/count_enable_reg_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12Mhz_clk_12Mhz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y13     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y4      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y21     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y13     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y14     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y30     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y32     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y27     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y12     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     u_audioInterface/ENABLES/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y87     u_audioInterface/ENABLES/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y87     u_audioInterface/INPUT/data1_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y90     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     u_audioInterface/ENABLES/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X55Y86     u_audioInterface/ENABLES/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y85     u_audioInterface/INPUT/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y85     u_audioInterface/INPUT/counter_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y86     u_audioInterface/INPUT/counter_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y86     u_audioInterface/INPUT/counter_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y85     u_audioInterface/INPUT/counter_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y86     u_audioInterface/INPUT/counter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X58Y86     u_audioInterface/INPUT/counter_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12Mhz_1
  To Clock:  clkfbout_clk_12Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_12Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  u_clk_12Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz_1
  To Clock:  clk_12Mhz_clk_12Mhz

Setup :            0  Failing Endpoints,  Worst Slack       66.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.049ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        16.770ns  (logic 0.580ns (3.459%)  route 16.190ns (96.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.848    15.388    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    15.512 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_189/O
                         net (fo=1, routed)           0.341    15.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_95
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 66.049    

Slack (MET) :             66.449ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        16.366ns  (logic 0.580ns (3.544%)  route 15.786ns (96.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.445    14.984    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    15.108 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_191/O
                         net (fo=1, routed)           0.341    15.449    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_96
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.176    82.258    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.898    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 66.449    

Slack (MET) :             66.541ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        16.268ns  (logic 0.580ns (3.565%)  route 15.688ns (96.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.346    14.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    15.010 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.351    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 66.541    

Slack (MET) :             66.952ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 0.580ns (3.659%)  route 15.271ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.929    14.469    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    14.593 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    14.934    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.176    82.246    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -14.934    
  -------------------------------------------------------------------
                         slack                                 66.952    

Slack (MET) :             67.086ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.723ns  (logic 0.580ns (3.689%)  route 15.143ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.801    14.341    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    14.465 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    14.806    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 67.086    

Slack (MET) :             67.508ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.306ns  (logic 0.580ns (3.789%)  route 14.726ns (96.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.384    13.924    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    14.048 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    14.389    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.176    82.257    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                 67.508    

Slack (MET) :             67.611ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 0.580ns (3.814%)  route 14.627ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.286    13.825    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.949 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_149/O
                         net (fo=1, routed)           0.341    14.291    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_75
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                 67.611    

Slack (MET) :             68.030ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.580ns (3.921%)  route 14.210ns (96.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.869    13.408    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    13.532 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_151/O
                         net (fo=1, routed)           0.341    13.874    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_76
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 68.030    

Slack (MET) :             68.129ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 0.580ns (3.948%)  route 14.112ns (96.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 81.953 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.771    13.310    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y97         LUT3 (Prop_lut3_I0_O)        0.124    13.434 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_89/O
                         net (fo=1, routed)           0.341    13.776    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_45
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.641    81.953    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.441    
                         clock uncertainty           -0.176    82.264    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.904    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 68.129    

Slack (MET) :             68.523ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz rise@83.333ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 0.580ns (4.063%)  route 13.694ns (95.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.936 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.352    12.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y102        LUT3 (Prop_lut3_I0_O)        0.124    13.015 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_91/O
                         net (fo=1, routed)           0.341    13.357    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_46
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.936    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.176    82.240    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.880    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                 68.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y78         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.345    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[3]
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.059    -0.360    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.332    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[11]
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.826    -0.847    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.176    -0.417    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.060    -0.357    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.562    -0.602    u_audioInterface/INPUT/CLK
    SLICE_X59Y86         FDRE                                         r  u_audioInterface/INPUT/data1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_audioInterface/INPUT/data1_reg_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.307    u_audioInterface/INPUT/data1_reg[1]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  u_audioInterface/INPUT/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u_audioInterface/INPUT/sample_out_next[1]
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_audioInterface/INPUT/CLK
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121    -0.289    u_audioInterface/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.563    -0.601    u_led_driver/clk_12Mhz
    SLICE_X35Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_led_driver/pwm_counter_reg[3]/Q
                         net (fo=6, routed)           0.163    -0.298    u_led_driver/pwm_counter_reg__0[3]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    u_led_driver/plusOp[7]
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_led_driver/clk_12Mhz
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.291    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.112    -0.330    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[14]
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.176    -0.430    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.060    -0.370    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.161%)  route 0.113ns (40.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.328    u_filterBlock/SAMPLE_REGISTER/s_reg0[7]
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.047    -0.369    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.179    -0.290    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[0]
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.820    -0.853    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.176    -0.402    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.059    -0.343    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.077%)  route 0.177ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.267    u_filterBlock/FIR/P[3]
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.851    u_filterBlock/FIR/CLK
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.176    -0.400    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.078    -0.322    u_filterBlock/FIR/r2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.176    -0.429    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.053    -0.376    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz rise@0.000ns - clk_12Mhz_clk_12Mhz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.703%)  route 0.166ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y76         FDRE                                         r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/Q
                         net (fo=88, routed)          0.166    -0.282    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]
    SLICE_X54Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.237 r  u_filterBlock/FIR/COUNTER/count_enable_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_filterBlock/FIR/COUNTER/count_enable_reg_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.821    -0.852    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/C
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.120    -0.301    u_filterBlock/FIR/COUNTER/count_enable_reg_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12Mhz_clk_12Mhz
  To Clock:  clk_12Mhz_clk_12Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       66.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.049ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        16.770ns  (logic 0.580ns (3.459%)  route 16.190ns (96.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.848    15.388    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y57         LUT3 (Prop_lut3_I0_O)        0.124    15.512 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_189/O
                         net (fo=1, routed)           0.341    15.853    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_95
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -15.853    
  -------------------------------------------------------------------
                         slack                                 66.049    

Slack (MET) :             66.449ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        16.366ns  (logic 0.580ns (3.544%)  route 15.786ns (96.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.445    14.984    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y62         LUT3 (Prop_lut3_I0_O)        0.124    15.108 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_191/O
                         net (fo=1, routed)           0.341    15.449    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_96
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.635    81.947    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.435    
                         clock uncertainty           -0.176    82.258    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.898    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.898    
                         arrival time                         -15.449    
  -------------------------------------------------------------------
                         slack                                 66.449    

Slack (MET) :             66.541ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        16.268ns  (logic 0.580ns (3.565%)  route 15.688ns (96.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        15.346    14.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y67         LUT3 (Prop_lut3_I0_O)        0.124    15.010 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_253/O
                         net (fo=1, routed)           0.341    15.351    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_127
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 66.541    

Slack (MET) :             66.952ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 0.580ns (3.659%)  route 15.271ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.929    14.469    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y72         LUT3 (Prop_lut3_I0_O)        0.124    14.593 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_255/O
                         net (fo=1, routed)           0.341    14.934    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_128
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.935    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.423    
                         clock uncertainty           -0.176    82.246    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.886    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.886    
                         arrival time                         -14.934    
  -------------------------------------------------------------------
                         slack                                 66.952    

Slack (MET) :             67.086ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.723ns  (logic 0.580ns (3.689%)  route 15.143ns (96.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.801    14.341    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y77         LUT3 (Prop_lut3_I0_O)        0.124    14.465 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.341    14.806    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_11
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.629    81.941    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.429    
                         clock uncertainty           -0.176    82.252    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.892    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.892    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                 67.086    

Slack (MET) :             67.508ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.306ns  (logic 0.580ns (3.789%)  route 14.726ns (96.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.384    13.924    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    14.048 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.341    14.389    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_12
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.634    81.946    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.434    
                         clock uncertainty           -0.176    82.257    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.897    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.897    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                 67.508    

Slack (MET) :             67.611ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 0.580ns (3.814%)  route 14.627ns (96.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        14.286    13.825    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y87         LUT3 (Prop_lut3_I0_O)        0.124    13.949 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_149/O
                         net (fo=1, routed)           0.341    14.291    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_75
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.638    81.950    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.438    
                         clock uncertainty           -0.176    82.261    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.901    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.901    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                 67.611    

Slack (MET) :             68.030ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.790ns  (logic 0.580ns (3.921%)  route 14.210ns (96.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 81.952 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.869    13.408    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y92         LUT3 (Prop_lut3_I0_O)        0.124    13.532 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_151/O
                         net (fo=1, routed)           0.341    13.874    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_76
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.640    81.952    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.440    
                         clock uncertainty           -0.176    82.263    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.903    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.903    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 68.030    

Slack (MET) :             68.129ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 0.580ns (3.948%)  route 14.112ns (96.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 81.953 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.771    13.310    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y97         LUT3 (Prop_lut3_I0_O)        0.124    13.434 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_89/O
                         net (fo=1, routed)           0.341    13.776    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_45
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.641    81.953    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.441    
                         clock uncertainty           -0.176    82.264    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.904    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                 68.129    

Slack (MET) :             68.523ns  (required time - arrival time)
  Source:                 u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_12Mhz_clk_12Mhz_1 rise@83.333ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 0.580ns (4.063%)  route 13.694ns (95.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.936 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    -0.917    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y81         FDRE                                         r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=130, routed)        13.352    12.891    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X81Y102        LUT3 (Prop_lut3_I0_O)        0.124    13.015 r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_91/O
                         net (fo=1, routed)           0.341    13.357    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_46
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.623    81.936    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.416    
                         clock uncertainty           -0.176    82.240    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.880    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.880    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                 68.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y78         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.345    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[3]
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.824    -0.849    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.059    -0.360    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.332    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[11]
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.826    -0.847    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y79         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.176    -0.417    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.060    -0.357    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_audioInterface/INPUT/data1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_audioInterface/INPUT/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.617%)  route 0.155ns (45.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.562    -0.602    u_audioInterface/INPUT/CLK
    SLICE_X59Y86         FDRE                                         r  u_audioInterface/INPUT/data1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_audioInterface/INPUT/data1_reg_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.307    u_audioInterface/INPUT/data1_reg[1]
    SLICE_X60Y87         LUT3 (Prop_lut3_I2_O)        0.045    -0.262 r  u_audioInterface/INPUT/sample_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u_audioInterface/INPUT/sample_out_next[1]
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.833    -0.840    u_audioInterface/INPUT/CLK
    SLICE_X60Y87         FDRE                                         r  u_audioInterface/INPUT/sample_out_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.121    -0.289    u_audioInterface/INPUT/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_led_driver/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_led_driver/pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.563    -0.601    u_led_driver/clk_12Mhz
    SLICE_X35Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_led_driver/pwm_counter_reg[3]/Q
                         net (fo=6, routed)           0.163    -0.298    u_led_driver/pwm_counter_reg__0[3]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.253 r  u_led_driver/pwm_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    u_led_driver/plusOp[7]
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.832    -0.841    u_led_driver/clk_12Mhz
    SLICE_X34Y81         FDRE                                         r  u_led_driver/pwm_counter_reg[7]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.291    u_led_driver/pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.558    -0.606    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[14]/Q
                         net (fo=1, routed)           0.112    -0.330    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[14]
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.846    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X60Y80         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.176    -0.430    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.060    -0.370    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.161%)  route 0.113ns (40.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg0_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.328    u_filterBlock/SAMPLE_REGISTER/s_reg0[7]
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X59Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.176    -0.416    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.047    -0.369    u_filterBlock/SAMPLE_REGISTER/s_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.086%)  route 0.179ns (55.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X61Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_filterBlock/FIR/MULTIPLIER/r0_reg_reg[0]/Q
                         net (fo=1, routed)           0.179    -0.290    u_filterBlock/FIR/MULTIPLIER/r0_reg_reg_n_0_[0]
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.820    -0.853    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X56Y76         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]/C
                         clock pessimism              0.275    -0.578    
                         clock uncertainty            0.176    -0.402    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.059    -0.343    u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/r2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.077%)  route 0.177ns (51.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    u_filterBlock/FIR/MULTIPLIER/CLK
    SLICE_X58Y77         FDRE                                         r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  u_filterBlock/FIR/MULTIPLIER/r1_reg_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.267    u_filterBlock/FIR/P[3]
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.851    u_filterBlock/FIR/CLK
    SLICE_X57Y77         FDRE                                         r  u_filterBlock/FIR/r2_reg_reg[3]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.176    -0.400    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.078    -0.322    u_filterBlock/FIR/r2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.559    -0.605    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  u_filterBlock/SAMPLE_REGISTER/s_reg3_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.318    u_filterBlock/SAMPLE_REGISTER/s_reg3[5]
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.828    -0.845    u_filterBlock/SAMPLE_REGISTER/CLK
    SLICE_X58Y81         FDRE                                         r  u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]/C
                         clock pessimism              0.240    -0.605    
                         clock uncertainty            0.176    -0.429    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.053    -0.376    u_filterBlock/SAMPLE_REGISTER/s_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12Mhz_clk_12Mhz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_12Mhz_clk_12Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12Mhz_clk_12Mhz_1 rise@0.000ns - clk_12Mhz_clk_12Mhz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.703%)  route 0.166ns (44.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12Mhz_clk_12Mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y76         FDRE                                         r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  u_filterBlock/FIR/COUNTER/r_reg_reg[0]/Q
                         net (fo=88, routed)          0.166    -0.282    u_filterBlock/FIR/COUNTER/r1_reg_reg[17]
    SLICE_X54Y77         LUT5 (Prop_lut5_I1_O)        0.045    -0.237 r  u_filterBlock/FIR/COUNTER/count_enable_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_filterBlock/FIR/COUNTER/count_enable_reg_i_1_n_0
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12Mhz_clk_12Mhz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_12Mhz/inst/clk_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_12Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_12Mhz/inst/clk_100Mhz_clk_12Mhz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_12Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_12Mhz/inst/clk_12Mhz_clk_12Mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_12Mhz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.821    -0.852    u_filterBlock/FIR/COUNTER/CLK
    SLICE_X54Y77         FDRE                                         r  u_filterBlock/FIR/COUNTER/count_enable_reg_reg/C
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.120    -0.301    u_filterBlock/FIR/COUNTER/count_enable_reg_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.064    





