#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 12:14:56 2020
# Process ID: 14704
# Current directory: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/synth_8
# Command line: vivado.exe -log fir8_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir8_test.tcl
# Log file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/synth_8/fir8_test.vds
# Journal file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/synth_8\vivado.jou
#-----------------------------------------------------------
source fir8_test.tcl -notrace
Command: synth_design -top fir8_test -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 798.270 ; gain = 234.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir8_test' [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test.vhd:45]
INFO: [Synth 8-638] synthesizing module 'coef_rom' [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/coef_rom.vhd:55]
	Parameter addr_width bound to: 8 - type: integer 
	Parameter addr_bits bound to: 3 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'coef_rom' (1#1) [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/coef_rom.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dds_rom1' [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom1.vhd:47]
	Parameter fcw_addr_width bound to: 4 - type: integer 
	Parameter fcw_addr_bits bound to: 2 - type: integer 
	Parameter fcw_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dds_rom1' (2#1) [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom1.vhd:47]
INFO: [Synth 8-638] synthesizing module 'dds_rom2' [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom2.vhd:46]
	Parameter phase_addr_width bound to: 4 - type: integer 
	Parameter phase_addr_bits bound to: 2 - type: integer 
	Parameter phase_data_width bound to: 32 - type: integer 
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom2.vhd:55]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom2.vhd:56]
WARNING: [Synth 8-5825] expecting unsigned expression [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dds_rom2' (3#1) [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds_rom2.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dds_sine' [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'dds_sine' (4#1) [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/dds.vhd:16]
INFO: [Synth 8-638] synthesizing module 'fir_filter_8_rtl' [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:130]
WARNING: [Synth 8-614] signal 'p_data' is read in the process but is not in the sensitivity list [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:164]
WARNING: [Synth 8-614] signal 'r_coeff' is read in the process but is not in the sensitivity list [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:164]
WARNING: [Synth 8-614] signal 'r_mult' is read in the process but is not in the sensitivity list [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:171]
WARNING: [Synth 8-614] signal 'r_add_st0' is read in the process but is not in the sensitivity list [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_8_rtl' (5#1) [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'fir8_test' (6#1) [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1171.379 ; gain = 607.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1171.379 ; gain = 607.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1171.379 ; gain = 607.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1171.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1274.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fcw_ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phase_ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dds_rom1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module dds_rom2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module dds_sine 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fir_filter_8_rtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	                8 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][0]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][1]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][2]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][3]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][4]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][5]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][6]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[0][7]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][0]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][1]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][2]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][3]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][4]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][5]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][6]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[2][7]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][0]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][1]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][2]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][3]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][4]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][5]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][6]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[4][7]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][0]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][1]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][2]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][3]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][4]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][5]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][6]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[6][7]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[0]' (FDC) to 'dds_sine_i3/r_fcw_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[0]' (FDC) to 'dds_sine_i3/r_start_phase_reg[1]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[1]' (FDC) to 'dds_sine_i3/r_fcw_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[1]' (FDC) to 'dds_sine_i3/r_start_phase_reg[2]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[2]' (FDC) to 'dds_sine_i3/r_fcw_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[2]' (FDC) to 'dds_sine_i3/r_start_phase_reg[3]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[3]' (FDC) to 'dds_sine_i3/r_fcw_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[3]' (FDC) to 'dds_sine_i3/r_start_phase_reg[4]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[4]' (FDC) to 'dds_sine_i3/r_fcw_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[4]' (FDC) to 'dds_sine_i3/r_start_phase_reg[5]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[5]' (FDC) to 'dds_sine_i3/r_fcw_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[5]' (FDC) to 'dds_sine_i3/r_start_phase_reg[6]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[6]' (FDC) to 'dds_sine_i3/r_fcw_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[6]' (FDC) to 'dds_sine_i3/r_start_phase_reg[7]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[7]' (FDC) to 'dds_sine_i3/r_fcw_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[7]' (FDC) to 'dds_sine_i3/r_start_phase_reg[8]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[8]' (FDC) to 'dds_sine_i3/r_fcw_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[8]' (FDC) to 'dds_sine_i3/r_start_phase_reg[9]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[9]' (FDC) to 'dds_sine_i3/r_fcw_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[9]' (FDC) to 'dds_sine_i3/r_start_phase_reg[10]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[10]' (FDC) to 'dds_sine_i3/r_fcw_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[10]' (FDC) to 'dds_sine_i3/r_start_phase_reg[11]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[11]' (FDC) to 'dds_sine_i3/r_fcw_reg[12]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[11]' (FDC) to 'dds_sine_i3/r_start_phase_reg[12]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[12]' (FDC) to 'dds_sine_i3/r_fcw_reg[13]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[12]' (FDC) to 'dds_sine_i3/r_start_phase_reg[13]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[13]' (FDC) to 'dds_sine_i3/r_fcw_reg[14]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[13]' (FDC) to 'dds_sine_i3/r_start_phase_reg[14]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[14]' (FDC) to 'dds_sine_i3/r_fcw_reg[15]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[14]' (FDC) to 'dds_sine_i3/r_start_phase_reg[15]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[15]' (FDC) to 'dds_sine_i3/r_fcw_reg[16]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[15]' (FDC) to 'dds_sine_i3/r_start_phase_reg[16]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[16]' (FDC) to 'dds_sine_i3/r_fcw_reg[17]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[16]' (FDC) to 'dds_sine_i3/r_start_phase_reg[17]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[17]' (FDC) to 'dds_sine_i3/r_fcw_reg[18]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[17]' (FDC) to 'dds_sine_i3/r_start_phase_reg[18]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[18]' (FDC) to 'dds_sine_i3/r_fcw_reg[19]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[18]' (FDC) to 'dds_sine_i3/r_start_phase_reg[19]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[19]' (FDC) to 'dds_sine_i3/r_fcw_reg[20]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[19]' (FDC) to 'dds_sine_i3/r_start_phase_reg[20]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[20]' (FDC) to 'dds_sine_i3/r_fcw_reg[21]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[20]' (FDC) to 'dds_sine_i3/r_start_phase_reg[21]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[21]' (FDC) to 'dds_sine_i3/r_fcw_reg[22]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[21]' (FDC) to 'dds_sine_i3/r_start_phase_reg[22]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[22]' (FDC) to 'dds_sine_i3/r_fcw_reg[23]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[22]' (FDC) to 'dds_sine_i3/r_start_phase_reg[23]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[23]' (FDC) to 'dds_sine_i3/r_fcw_reg[24]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[23]' (FDC) to 'dds_sine_i3/r_start_phase_reg[24]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[24]' (FDC) to 'dds_sine_i3/r_fcw_reg[25]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[24]' (FDC) to 'dds_sine_i3/r_start_phase_reg[25]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[25]' (FDC) to 'dds_sine_i3/r_fcw_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[25]' (FDC) to 'dds_sine_i3/r_start_phase_reg[26]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[26]' (FDC) to 'dds_sine_i3/r_fcw_reg[27]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[26]' (FDC) to 'dds_sine_i3/r_start_phase_reg[27]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[27]' (FDC) to 'dds_sine_i3/r_fcw_reg[28]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[27]' (FDC) to 'dds_sine_i3/r_start_phase_reg[28]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[28]' (FDC) to 'dds_sine_i3/r_fcw_reg[29]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[28]' (FDC) to 'dds_sine_i3/r_start_phase_reg[29]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[29]' (FDC) to 'dds_sine_i3/r_fcw_reg[30]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[29]' (FDC) to 'dds_sine_i3/r_start_phase_reg[30]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_fcw_reg[30]' (FDC) to 'dds_sine_i3/r_fcw_reg[31]'
INFO: [Synth 8-3886] merging instance 'dds_sine_i3/r_start_phase_reg[30]' (FDC) to 'dds_sine_i3/r_start_phase_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dds_sine_i3/\r_fcw_reg[31] )
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[1][0]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[1][1]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[1][2]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[1][3]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[1][4]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'fir_filter_i4/r_coeff_reg[1][5]' (FDC) to 'fir_filter_i4/r_coeff_reg[3][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_filter_i4/\r_coeff_reg[7][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:149]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir_filter_8.vhd:17]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net r_nco_reg[31] is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     7|
|3     |DSP48E1    |     4|
|4     |DSP48E1_1  |     4|
|5     |DSP48E1_2  |     2|
|6     |LUT1       |     3|
|7     |LUT2       |    25|
|8     |RAMB18E1_1 |     1|
|9     |RAMB36E1_3 |     1|
|10    |RAMB36E1_4 |     1|
|11    |RAMB36E1_5 |     1|
|12    |FDCE       |   150|
|13    |FDPE       |     1|
|14    |IBUF       |     5|
|15    |OBUF       |    30|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+-----------------+------+
|      |Instance        |Module           |Cells |
+------+----------------+-----------------+------+
|1     |top             |                 |   236|
|2     |  dds_rom_i2    |dds_rom2         |     1|
|3     |  dds_sine_i3   |dds_sine         |    27|
|4     |  fir_filter_i4 |fir_filter_8_rtl |   172|
+------+----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1274.918 ; gain = 710.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:02:02 . Memory (MB): peak = 1274.918 ; gain = 607.344
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:02:05 . Memory (MB): peak = 1274.918 ; gain = 710.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1274.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1277.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:15 . Memory (MB): peak = 1277.188 ; gain = 976.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1277.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/synth_8/fir8_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_synth.rpt -pb fir8_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 12:17:15 2020...
