RISC-V_pipeline

SJTU course assignments

You can use Modelsim to verify the functionality, Almost all the information comes from Computer Organization and Design The Hardware/Software Interface, RISC-V Edition

Implement add, addi, sub, and, or, xor, blt, beq,jal, sll, srl, lw, sw instructions

How to use it? Just get the machine code of the assembler and modify the machinecode.txt file, run the riscv_soc_tb.v file, and then you can view the register results and memory data.
