{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "baefc0ea",
   "metadata": {},
   "source": [
    "### Chapter 12: Assertions\n",
    "\n",
    "SystemVerilog Assertions (SVA) provide a powerful declarative way to specify and verify design behavior. Assertions help catch bugs early, document design intent, and improve verification quality by expressing temporal relationships and protocol requirements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bfd75ddb",
   "metadata": {},
   "source": [
    "#### Introduction to Assertions\n",
    "\n",
    "Assertions are statements that specify expected behavior of a design. They can be used for:\n",
    "- **Verification**: Detecting violations during simulation\n",
    "- **Documentation**: Capturing design intent and protocols\n",
    "- **Formal verification**: Mathematical proof of properties\n",
    "- **Coverage**: Measuring verification completeness\n",
    "\n",
    "```systemverilog\n",
    "// Basic assertion syntax\n",
    "assert (condition) else $error(\"Assertion failed\");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "024adf9e",
   "metadata": {},
   "source": [
    "#### Immediate Assertions\n",
    "\n",
    "Immediate assertions are evaluated immediately when encountered during simulation, similar to if-statements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37647c7b",
   "metadata": {},
   "source": [
    "##### Basic Immediate Assertions\n",
    "\n",
    "```systemverilog\n",
    "module immediate_assertions_example;\n",
    "    logic clk, reset, valid, ready;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Simple immediate assertion\n",
    "    always_comb begin\n",
    "        assert (data <= 8'hFF) \n",
    "        else $error(\"Data exceeds maximum value\");\n",
    "    end\n",
    "    \n",
    "    // Assertion with custom message\n",
    "    always @(posedge clk) begin\n",
    "        if (valid) begin\n",
    "            assert (ready) \n",
    "            else $error(\"Ready must be high when valid is asserted at time %t\", $time);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Assertion with severity levels\n",
    "    initial begin\n",
    "        assert (reset === 1'b0) \n",
    "        else $fatal(\"Reset must be deasserted at start\");\n",
    "        \n",
    "        assert (clk !== 1'bx) \n",
    "        else $warning(\"Clock should not be unknown\");\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f2843877",
   "metadata": {},
   "source": [
    "##### Immediate Assertion Actions\n",
    "\n",
    "```systemverilog\n",
    "module assertion_actions;\n",
    "    logic [3:0] counter;\n",
    "    logic enable, overflow;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        // Assertion with pass and fail actions\n",
    "        assert (counter < 4'hF)\n",
    "            $display(\"Counter check passed: %d\", counter);\n",
    "        else begin\n",
    "            $error(\"Counter overflow detected: %d\", counter);\n",
    "            overflow = 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Assertion with only fail action\n",
    "    always_comb begin\n",
    "        assert (!overflow || !enable) \n",
    "        else $error(\"Enable should be low during overflow\");\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e4da0ba8",
   "metadata": {},
   "source": [
    "#### Concurrent Assertions\n",
    "\n",
    "Concurrent assertions evaluate continuously over time and can express complex temporal relationships using sequences and properties."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14c9a6eb",
   "metadata": {},
   "source": [
    "##### Basic Concurrent Assertions\n",
    "\n",
    "```systemverilog\n",
    "module concurrent_assertions_example;\n",
    "    logic clk, reset_n;\n",
    "    logic req, ack, valid, ready;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Simple concurrent assertion\n",
    "    property req_followed_by_ack;\n",
    "        @(posedge clk) req |-> ##[1:3] ack;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (req_followed_by_ack)\n",
    "    else $error(\"Request not acknowledged within 3 cycles\");\n",
    "    \n",
    "    // Assertion with reset handling\n",
    "    property valid_data_stable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> $stable(data);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (valid_data_stable);\n",
    "    \n",
    "    // Multiple cycle relationship\n",
    "    property handshake_protocol;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req && !ack |=> ack within 5;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (handshake_protocol)\n",
    "    else $error(\"Handshake protocol violation\");\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6242c8a8",
   "metadata": {},
   "source": [
    "##### Temporal Operators\n",
    "\n",
    "```systemverilog\n",
    "module temporal_operators;\n",
    "    logic clk, reset_n, start, done, busy;\n",
    "    logic [2:0] state;\n",
    "    \n",
    "    // Next cycle operator ##\n",
    "    property next_cycle;\n",
    "        @(posedge clk) start |-> ##1 busy;\n",
    "    endproperty\n",
    "    \n",
    "    // Range of cycles ##[min:max]\n",
    "    property completion_time;\n",
    "        @(posedge clk) start |-> ##[5:10] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Eventually operator (unbounded)\n",
    "    property eventually_done;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##[1:$] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Throughout operator\n",
    "    property busy_throughout;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> (busy throughout ##[1:5] done);\n",
    "    endproperty\n",
    "    \n",
    "    // Until operator\n",
    "    property state_until_done;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> (state == 3'b001) until done;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (next_cycle);\n",
    "    assert property (completion_time);\n",
    "    assert property (eventually_done);\n",
    "    assert property (busy_throughout);\n",
    "    assert property (state_until_done);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d43a2e7",
   "metadata": {},
   "source": [
    "#### Sequence Declarations\n",
    "\n",
    "Sequences define temporal patterns that can be reused in multiple properties."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "94a8a1a6",
   "metadata": {},
   "source": [
    "##### Basic Sequences\n",
    "\n",
    "```systemverilog\n",
    "module sequence_examples;\n",
    "    logic clk, reset_n;\n",
    "    logic valid, ready, start, done;\n",
    "    logic [1:0] cmd;\n",
    "    \n",
    "    // Simple sequence declaration\n",
    "    sequence handshake;\n",
    "        @(posedge clk) valid ##1 ready;\n",
    "    endsequence\n",
    "    \n",
    "    // Parameterized sequence\n",
    "    sequence wait_cycles(int cycles);\n",
    "        @(posedge clk) ##cycles 1'b1;\n",
    "    endsequence\n",
    "    \n",
    "    // Sequence with data matching\n",
    "    sequence read_cmd;\n",
    "        @(posedge clk) valid && (cmd == 2'b01);\n",
    "    endsequence\n",
    "    \n",
    "    sequence write_cmd;\n",
    "        @(posedge clk) valid && (cmd == 2'b10);\n",
    "    endsequence\n",
    "    \n",
    "    // Complex sequence with repetition\n",
    "    sequence burst_transfer(int length);\n",
    "        @(posedge clk) start ##1 (valid && ready)[*length] ##1 done;\n",
    "    endsequence\n",
    "    \n",
    "    // Using sequences in properties\n",
    "    property handshake_followed_by_data;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        handshake |-> ##1 $rose(valid);\n",
    "    endproperty\n",
    "    \n",
    "    property read_burst_4;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        read_cmd |-> burst_transfer(4);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (handshake_followed_by_data);\n",
    "    assert property (read_burst_4);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "495ade9b",
   "metadata": {},
   "source": [
    "##### Sequence Operators\n",
    "\n",
    "```systemverilog\n",
    "module sequence_operators;\n",
    "    logic clk, a, b, c, d, valid;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Concatenation\n",
    "    sequence seq_concat;\n",
    "        @(posedge clk) a ##1 b ##2 c;\n",
    "    endsequence\n",
    "    \n",
    "    // Repetition operators\n",
    "    sequence seq_repetition;\n",
    "        @(posedge clk) a ##1 b[*3] ##1 c;  // b repeats exactly 3 times\n",
    "    endsequence\n",
    "    \n",
    "    sequence seq_range_rep;\n",
    "        @(posedge clk) a ##1 b[*2:5] ##1 c;  // b repeats 2 to 5 times\n",
    "    endsequence\n",
    "    \n",
    "    sequence seq_goto_rep;\n",
    "        @(posedge clk) a ##1 b[->3] ##1 c;  // 3 occurrences of b (not consecutive)\n",
    "    endsequence\n",
    "    \n",
    "    sequence seq_nonconsec_rep;\n",
    "        @(posedge clk) a ##1 b[=3] ##1 c;   // exactly 3 b's, last one triggers\n",
    "    endsequence\n",
    "    \n",
    "    // Sequence intersection\n",
    "    sequence seq_and;\n",
    "        @(posedge clk) (a ##1 b ##1 c) and (valid throughout ##3 1);\n",
    "    endsequence\n",
    "    \n",
    "    // Sequence union\n",
    "    sequence seq_or;\n",
    "        @(posedge clk) (a ##2 b) or (c ##1 d);\n",
    "    endsequence\n",
    "    \n",
    "    // First match\n",
    "    sequence first_match_seq;\n",
    "        @(posedge clk) first_match(a ##[1:5] b);\n",
    "    endsequence\n",
    "    \n",
    "    // Example properties using these sequences\n",
    "    property test_concat;\n",
    "        @(posedge clk) seq_concat |-> ##1 valid;\n",
    "    endproperty\n",
    "    \n",
    "    property test_repetition;\n",
    "        @(posedge clk) seq_repetition |-> ##1 (data != 8'h00);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (test_concat);\n",
    "    assert property (test_repetition);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c5cc107d",
   "metadata": {},
   "source": [
    "#### Property Declarations\n",
    "\n",
    "Properties combine sequences with logical and temporal operators to express complex requirements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "97d625d4",
   "metadata": {},
   "source": [
    "##### Property Structure\n",
    "\n",
    "```systemverilog\n",
    "module property_examples;\n",
    "    logic clk, reset_n;\n",
    "    logic req, gnt, valid, ready, busy;\n",
    "    logic [3:0] id;\n",
    "    \n",
    "    // Basic property structure\n",
    "    property basic_prop;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:3] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Property with antecedent and consequent\n",
    "    property req_gnt_protocol;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (req && !gnt) |=> (req until gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Property with multiple conditions\n",
    "    property valid_ready_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid && !ready |-> ##[1:$] (valid && ready);\n",
    "    endproperty\n",
    "    \n",
    "    // Property with data relationships\n",
    "    property id_stable_during_req;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> $stable(id) throughout (req ##[1:$] gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Parameterized property\n",
    "    property timeout_property(int max_cycles);\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:max_cycles] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (basic_prop);\n",
    "    assert property (req_gnt_protocol);\n",
    "    assert property (valid_ready_handshake);\n",
    "    assert property (id_stable_during_req);\n",
    "    assert property (timeout_property(10));\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2eb6d301",
   "metadata": {},
   "source": [
    "##### Property Operators\n",
    "\n",
    "```systemverilog\n",
    "module property_operators;\n",
    "    logic clk, reset_n;\n",
    "    logic start, done, error, valid, ack;\n",
    "    logic [2:0] state;\n",
    "    \n",
    "    // Implication operators\n",
    "    property overlap_implication;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##2 done;  // Overlapping implication\n",
    "    endproperty\n",
    "    \n",
    "    property non_overlap_implication;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |=> ##1 done;  // Non-overlapping implication\n",
    "    endproperty\n",
    "    \n",
    "    // Logical operators in properties\n",
    "    property and_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start |-> ##2 done) and (valid |-> ##1 ack);\n",
    "    endproperty\n",
    "    \n",
    "    property or_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start |-> ##[1:5] done) or (error |-> ##1 reset_n);\n",
    "    endproperty\n",
    "    \n",
    "    // Not operator\n",
    "    property not_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> not (error throughout ##[1:10] done);\n",
    "    endproperty\n",
    "    \n",
    "    // If-else in properties\n",
    "    property conditional_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        if (state == 3'b001)\n",
    "            start |-> ##[2:5] done\n",
    "        else\n",
    "            start |-> ##1 done;\n",
    "    endproperty\n",
    "    \n",
    "    // Case in properties\n",
    "    property case_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        case (state)\n",
    "            3'b001: start |-> ##2 done;\n",
    "            3'b010: start |-> ##3 done;\n",
    "            3'b100: start |-> ##1 done;\n",
    "            default: 1'b1;  // Always true for other states\n",
    "        endcase\n",
    "    endproperty\n",
    "    \n",
    "    assert property (overlap_implication);\n",
    "    assert property (non_overlap_implication);\n",
    "    assert property (and_property);\n",
    "    assert property (conditional_property);\n",
    "    assert property (case_property);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8eef123d",
   "metadata": {},
   "source": [
    "#### Assert, Assume, Cover Statements\n",
    "\n",
    "Different types of assertions serve different purposes in verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13abaacf",
   "metadata": {},
   "source": [
    "##### Assert Statements\n",
    "\n",
    "```systemverilog\n",
    "module assert_statements;\n",
    "    logic clk, reset_n, valid, ready, error;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Basic assert\n",
    "    assert property (@(posedge clk) valid |-> ready)\n",
    "    else $error(\"Ready not asserted when valid is true\");\n",
    "    \n",
    "    // Assert with pass action\n",
    "    assert property (@(posedge clk) disable iff (!reset_n) \n",
    "                    valid |-> ##[1:3] ready)\n",
    "        $display(\"Handshake completed successfully at time %t\", $time);\n",
    "    else \n",
    "        $error(\"Handshake timeout at time %t\", $time);\n",
    "    \n",
    "    // Named assertion for better debugging\n",
    "    property data_range_check;\n",
    "        @(posedge clk) valid |-> (data inside {[0:127]});\n",
    "    endproperty\n",
    "    \n",
    "    data_range_assertion: assert property (data_range_check)\n",
    "    else $error(\"Data %d is out of valid range\", data);\n",
    "    \n",
    "    // Assertion with severity control\n",
    "    property no_error_during_valid;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> !error;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (no_error_during_valid)\n",
    "    else begin\n",
    "        $error(\"Error occurred during valid transaction\");\n",
    "        $finish;  // Stop simulation on critical error\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "acaff6cd",
   "metadata": {},
   "source": [
    "##### Assume Statements\n",
    "\n",
    "```systemverilog\n",
    "module assume_statements;\n",
    "    logic clk, reset_n, req, gnt, valid, ready;\n",
    "    \n",
    "    // Environment assumptions\n",
    "    assume property (@(posedge clk) disable iff (!reset_n)\n",
    "                    req |-> ##[1:5] !req);  // Request deasserts within 5 cycles\n",
    "    \n",
    "    // Input constraints for formal verification\n",
    "    assume property (@(posedge clk) disable iff (!reset_n)\n",
    "                    $rose(valid) |-> ##[1:3] $rose(ready));\n",
    "    \n",
    "    // Reset assumption\n",
    "    assume property (!reset_n |=> ##[1:10] reset_n);  // Reset active for max 10 cycles\n",
    "    \n",
    "    // Clock assumption for formal tools\n",
    "    assume property ($rose(clk) ##[1:1] $fell(clk));  // Proper clock behavior\n",
    "    \n",
    "    // Data stability assumption\n",
    "    assume property (@(posedge clk) disable iff (!reset_n)\n",
    "                    valid && !ready |=> $stable(valid));\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2083b5e1",
   "metadata": {},
   "source": [
    "##### Cover Statements\n",
    "\n",
    "```systemverilog\n",
    "module cover_statements;\n",
    "    logic clk, reset_n, start, done, error, retry;\n",
    "    logic [1:0] cmd_type;\n",
    "    \n",
    "    // Basic coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##[5:10] done);  // Cover normal completion\n",
    "    \n",
    "    // Corner case coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##1 error ##[1:3] retry ##[2:5] done);  // Cover retry scenario\n",
    "    \n",
    "    // Multiple command types coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start && (cmd_type == 2'b00));  // Read command\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start && (cmd_type == 2'b01));  // Write command\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start && (cmd_type == 2'b10));  // Special command\n",
    "    \n",
    "    // Back-to-back transactions\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##[3:5] done ##1 start ##[3:5] done);\n",
    "    \n",
    "    // Maximum delay coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##10 done);  // Cover maximum delay case\n",
    "    \n",
    "    // Named cover for better tracking\n",
    "    sequence error_recovery;\n",
    "        @(posedge clk) error ##[1:2] retry ##[1:5] done;\n",
    "    endsequence\n",
    "    \n",
    "    error_recovery_cover: cover property (error_recovery);\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Clocking and Disable Conditions\n",
    "\n",
    "Proper clocking and reset handling are crucial for robust assertions.\n",
    "\n",
    "##### Clocking Specification\n",
    "\n",
    "```systemverilog\n",
    "module clocking_examples;\n",
    "    logic clk, fast_clk, slow_clk, reset_n;\n",
    "    logic data_valid, ack, req, gnt;\n",
    "    \n",
    "    // Default clocking\n",
    "    default clocking cb @(posedge clk);\n",
    "    endclocking\n",
    "    \n",
    "    // Using default clocking in assertions\n",
    "    property default_clock_prop;\n",
    "        data_valid |-> ##2 ack;  // Uses default clocking\n",
    "    endproperty\n",
    "    \n",
    "    // Explicit clocking\n",
    "    property explicit_clock_prop;\n",
    "        @(posedge fast_clk) req |-> ##[1:3] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Different clocks for different signals\n",
    "    property cross_clock_prop;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        data_valid |-> @(posedge fast_clk) ##[1:2] ack;\n",
    "    endproperty\n",
    "    \n",
    "    // Negative edge clocking\n",
    "    property negedge_prop;\n",
    "        @(negedge clk) disable iff (!reset_n)\n",
    "        req |-> ##1 $stable(gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Dual edge clocking\n",
    "    property dual_edge_prop;\n",
    "        @(edge clk) disable iff (!reset_n)  // Both edges\n",
    "        $changed(data_valid) |-> ##1 ack;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (default_clock_prop);\n",
    "    assert property (explicit_clock_prop);\n",
    "    assert property (cross_clock_prop);\n",
    "    assert property (negedge_prop);\n",
    "    assert property (dual_edge_prop);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c1839c9",
   "metadata": {},
   "source": [
    "##### Disable Conditions\n",
    "\n",
    "```systemverilog\n",
    "module disable_conditions;\n",
    "    logic clk, reset_n, soft_reset, error_mode, debug_mode;\n",
    "    logic valid, ready, start, done;\n",
    "    \n",
    "    // Basic disable condition\n",
    "    property basic_disable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> ##1 ready;\n",
    "    endproperty\n",
    "    \n",
    "    // Multiple disable conditions\n",
    "    property multi_disable;\n",
    "        @(posedge clk) disable iff (!reset_n || soft_reset || error_mode)\n",
    "        start |-> ##[2:10] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Conditional disable\n",
    "    property conditional_disable;\n",
    "        @(posedge clk) disable iff (!reset_n || (debug_mode && error_mode))\n",
    "        valid |-> ##1 ready;\n",
    "    endproperty\n",
    "    \n",
    "    // Complex disable condition\n",
    "    logic system_halt, maintenance_mode;\n",
    "    \n",
    "    property complex_disable;\n",
    "        @(posedge clk) disable iff (!reset_n || \n",
    "                                   system_halt || \n",
    "                                   maintenance_mode ||\n",
    "                                   (error_mode && !debug_mode))\n",
    "        start |-> ##[1:5] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Disable with sequence\n",
    "    sequence normal_operation;\n",
    "        @(posedge clk) !error_mode && !maintenance_mode;\n",
    "    endsequence\n",
    "    \n",
    "    property sequence_based_disable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        normal_operation |-> (valid |-> ##1 ready);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (basic_disable);\n",
    "    assert property (multi_disable);\n",
    "    assert property (conditional_disable);\n",
    "    assert property (complex_disable);\n",
    "    assert property (sequence_based_disable);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3b8ec6d4",
   "metadata": {},
   "source": [
    "#### Advanced Assertion Techniques"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c45e6e0d",
   "metadata": {},
   "source": [
    "##### Local Variables in Assertions\n",
    "\n",
    "```systemverilog\n",
    "module local_variables;\n",
    "    logic clk, reset_n, start, done;\n",
    "    logic [7:0] data_in, data_out;\n",
    "    logic [3:0] id;\n",
    "    \n",
    "    // Local variable to capture data\n",
    "    property data_integrity;\n",
    "        logic [7:0] captured_data;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start, captured_data = data_in) |-> \n",
    "        ##[1:5] (done && (data_out == captured_data));\n",
    "    endproperty\n",
    "    \n",
    "    // Local variable for ID tracking\n",
    "    property id_consistency;\n",
    "        logic [3:0] start_id;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start, start_id = id) |->\n",
    "        (id == start_id) throughout ##[1:$] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Multiple local variables\n",
    "    property transaction_tracking;\n",
    "        logic [7:0] req_data;\n",
    "        logic [3:0] req_id;\n",
    "        logic req_time;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start, req_data = data_in, req_id = id, req_time = $time) |->\n",
    "        ##[1:10] (done && (data_out == req_data) && (id == req_id));\n",
    "    endproperty\n",
    "    \n",
    "    assert property (data_integrity);\n",
    "    assert property (id_consistency);\n",
    "    assert property (transaction_tracking);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5b60771",
   "metadata": {},
   "source": [
    "##### Assertion Subroutines\n",
    "\n",
    "```systemverilog\n",
    "module assertion_subroutines;\n",
    "    logic clk, reset_n, valid, ready, error;\n",
    "    logic [7:0] data;\n",
    "    logic [3:0] cmd;\n",
    "    \n",
    "    // Function for complex data checking\n",
    "    function bit valid_data_format(logic [7:0] d);\n",
    "        return (d[7:4] != 4'h0) && (d[3:0] != 4'hF);\n",
    "    endfunction\n",
    "    \n",
    "    // Function for command validation\n",
    "    function bit valid_command(logic [3:0] c);\n",
    "        return (c inside {4'h1, 4'h2, 4'h4, 4'h8});\n",
    "    endfunction\n",
    "    \n",
    "    // Using functions in assertions\n",
    "    property data_format_check;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> valid_data_format(data);\n",
    "    endproperty\n",
    "    \n",
    "    property command_check;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> valid_command(cmd);\n",
    "    endproperty\n",
    "    \n",
    "    // Task for error reporting\n",
    "    task report_protocol_error(string msg, logic [7:0] d, logic [3:0] c);\n",
    "        $error(\"%s: data=0x%h, cmd=0x%h at time %t\", msg, d, c, $time);\n",
    "    endtask\n",
    "    \n",
    "    // Complex assertion with subroutine\n",
    "    property protocol_compliance;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> (valid_data_format(data) && valid_command(cmd));\n",
    "    endproperty\n",
    "    \n",
    "    assert property (protocol_compliance)\n",
    "    else report_protocol_error(\"Protocol violation\", data, cmd);\n",
    "    \n",
    "    assert property (data_format_check);\n",
    "    assert property (command_check);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "31c8c497",
   "metadata": {},
   "source": [
    "#### Practical Assertion Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dc297092",
   "metadata": {},
   "source": [
    "##### Bus Protocol Assertions\n",
    "\n",
    "```systemverilog\n",
    "module bus_protocol_assertions;\n",
    "    logic clk, reset_n;\n",
    "    logic req, gnt, valid, ready, last;\n",
    "    logic [31:0] addr, data;\n",
    "    logic [1:0] burst_type;\n",
    "    \n",
    "    // Basic handshake\n",
    "    property req_gnt_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req && !gnt |=> req until gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Address stability during transaction\n",
    "    property addr_stable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> $stable(addr) throughout (req ##[0:$] gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Burst transaction\n",
    "    property burst_completion;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        gnt && (burst_type != 2'b00) |-> \n",
    "        ##1 (valid && ready)[+] ##1 last;\n",
    "    endproperty\n",
    "    \n",
    "    // No grant without request\n",
    "    property no_spurious_grant;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        !req |-> !gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Valid-ready protocol\n",
    "    property valid_ready_protocol;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid && !ready |=> valid;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (req_gnt_handshake);\n",
    "    assert property (addr_stable);\n",
    "    assert property (burst_completion);\n",
    "    assert property (no_spurious_grant);\n",
    "    assert property (valid_ready_protocol);\n",
    "    \n",
    "    // Coverage for different burst types\n",
    "    cover property (@(posedge clk) gnt && burst_type == 2'b01);  // INCR\n",
    "    cover property (@(posedge clk) gnt && burst_type == 2'b10);  // WRAP\n",
    "    cover property (@(posedge clk) gnt && burst_type == 2'b11);  // FIXED\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6644f259",
   "metadata": {},
   "source": [
    "##### FIFO Assertions\n",
    "\n",
    "```systemverilog\n",
    "module fifo_assertions \n",
    "    #(parameter DEPTH = 8, ADDR_WIDTH = 3)\n",
    "    (\n",
    "    input logic clk, reset_n,\n",
    "    input logic push, pop,\n",
    "    input logic [7:0] data_in,\n",
    "    input logic full, empty,\n",
    "    input logic [ADDR_WIDTH:0] count,\n",
    "    output logic [7:0] data_out\n",
    ");\n",
    "    \n",
    "    // FIFO never overflows\n",
    "    property no_overflow;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        full |-> !push;\n",
    "    endproperty\n",
    "    \n",
    "    // FIFO never underflows\n",
    "    property no_underflow;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        empty |-> !pop;\n",
    "    endproperty\n",
    "    \n",
    "    // Count consistency\n",
    "    property count_max;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        count <= DEPTH;\n",
    "    endproperty\n",
    "    \n",
    "    // Empty and full mutual exclusion (except when DEPTH=0)\n",
    "    property empty_full_mutex;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        !(empty && full) || (DEPTH == 0);\n",
    "    endproperty\n",
    "    \n",
    "    // Empty when count is 0\n",
    "    property empty_when_zero;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (count == 0) |-> empty;\n",
    "    endproperty\n",
    "    \n",
    "    // Full when count is max\n",
    "    property full_when_max;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (count == DEPTH) |-> full;\n",
    "    endproperty\n",
    "    \n",
    "    // Count increment on push (when not full)\n",
    "    property count_increment;\n",
    "        logic [ADDR_WIDTH:0] prev_count;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (push && !pop && !full, prev_count = count) |=>\n",
    "        (count == prev_count + 1);\n",
    "    endproperty\n",
    "    \n",
    "    // Count decrement on pop (when not empty)\n",
    "    property count_decrement;\n",
    "        logic [ADDR_WIDTH:0] prev_count;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (!push && pop && !empty, prev_count = count) |=>\n",
    "        (count == prev_count - 1);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (no_overflow);\n",
    "    assert property (no_underflow);\n",
    "    assert property (count_max);\n",
    "    assert property (empty_full_mutex);\n",
    "    assert property (empty_when_zero);\n",
    "    assert property (full_when_max);\n",
    "    assert property (count_increment);\n",
    "    assert property (count_decrement);\n",
    "    \n",
    "    // Coverage\n",
    "    cover property (@(posedge clk) push && pop && !full && !empty);  // Simultaneous\n",
    "    cover property (@(posedge clk) full);  // Full condition\n",
    "    cover property (@(posedge clk) empty);  // Empty condition\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "287374f9",
   "metadata": {},
   "source": [
    "#### Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e4baf625",
   "metadata": {},
   "source": [
    "##### Assertion Writing Guidelines\n",
    "\n",
    "```systemverilog\n",
    "// GOOD: Clear, specific assertion\n",
    "property good_timeout;\n",
    "    @(posedge clk) disable iff (!reset_n)\n",
    "    start_req |-> ##[1:MAX_TIMEOUT_CYCLES] ack_resp;\n",
    "endproperty\n",
    "\n",
    "// BAD: Vague, hard to debug\n",
    "property bad_timeout;\n",
    "    @(posedge clk) start_req |-> ##[1:1000] ack_resp;\n",
    "endproperty\n",
    "\n",
    "// GOOD: Named sequences for reusability\n",
    "sequence valid_handshake;\n",
    "    @(posedge clk) valid ##1 ready;\n",
    "endsequence\n",
    "\n",
    "property protocol_check;\n",
    "    @(posedge clk) disable iff (!reset_n)\n",
    "    start |-> valid_handshake;\n",
    "endproperty\n",
    "\n",
    "// GOOD: Appropriate use of local variables\n",
    "property data_consistency;\n",
    "    logic [31:0] saved_data;\n",
    "    @(posedge clk) disable iff (!reset_n)\n",
    "    (write_req, saved_data = write_data) |->\n",
    "    ##[1:5] (read_req && (read_data == saved_data));\n",
    "endproperty\n",
    "\n",
    "// GOOD: Comprehensive disable conditions\n",
    "property robust_assertion;\n",
    "    @(posedge clk) disable iff (!reset_n || error_state || debug_mode)\n",
    "    normal_operation |-> expected_response;\n",
    "endproperty\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1e6334c3",
   "metadata": {},
   "source": [
    "##### Performance Considerations\n",
    "\n",
    "```systemverilog\n",
    "module performance_tips;\n",
    "    logic clk, reset_n, a, b, c;\n",
    "    \n",
    "    // GOOD: Efficient range specification\n",
    "    property efficient_range;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        a |-> ##[1:5] b;  // Bounded range\n",
    "    endproperty\n",
    "    \n",
    "    // BAD: Unbounded eventually (expensive)\n",
    "    property expensive_eventually;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        a |-> ##[1:$] b;  // Use sparingly\n",
    "    endproperty\n",
    "    \n",
    "    // GOOD: Use first_match for efficiency\n",
    "    property efficient_first_match;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        a |-> first_match(##[1:10] b);\n",
    "    endproperty\n",
    "    \n",
    "    // GOOD: Avoid complex expressions in hot paths\n",
    "    logic complex_condition;\n",
    "    always_comb complex_condition = (a && b) || (c && !a);\n",
    "    \n",
    "    property efficient_complex;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        complex_condition |-> ##1 b;\n",
    "    endproperty\n",
    "    \n",
    "    // BAD: Complex expression inline\n",
    "    property inefficient_complex;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        ((a && b) || (c && !a)) |-> ##1 b;\n",
    "    endproperty\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a89712a",
   "metadata": {},
   "source": [
    "#### Debugging Assertions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "69bbbb9b",
   "metadata": {},
   "source": [
    "##### Assertion Debugging Techniques\n",
    "\n",
    "```systemverilog\n",
    "module assertion_debugging;\n",
    "    logic clk, reset_n, req, gnt, valid, ready;\n",
    "    logic [7:0] data;\n",
    "    logic [3:0] state;\n",
    "    \n",
    "    // Add debug information to assertions\n",
    "    property debug_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:3] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (debug_handshake)\n",
    "        $display(\"Handshake completed: req=%b, gnt=%b at time %t\", req, gnt, $time);\n",
    "    else begin\n",
    "        $error(\"Handshake failed: req=%b, gnt=%b, state=%h at time %t\", \n",
    "               req, gnt, state, $time);\n",
    "        $display(\"Additional debug info: valid=%b, ready=%b, data=%h\", \n",
    "                 valid, ready, data);\n",
    "    end\n",
    "    \n",
    "    // Use local variables for debugging\n",
    "    property debug_with_locals;\n",
    "        logic [7:0] captured_data;\n",
    "        int start_time;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (valid, captured_data = data, start_time = $time) |->\n",
    "        ##[1:5] (ready && (data == captured_data));\n",
    "    endproperty\n",
    "    \n",
    "    assert property (debug_with_locals)\n",
    "        $display(\"Data transfer OK: data=%h, duration=%0d cycles\", \n",
    "                 data, ($time - start_time)/10);\n",
    "    else\n",
    "        $error(\"Data mismatch or timeout: expected=%h, got=%h, time=%0d\", \n",
    "               captured_data, data, $time - start_time);\n",
    "    \n",
    "    // Incremental assertion building\n",
    "    sequence req_phase;\n",
    "        @(posedge clk) req && !gnt;\n",
    "    endsequence\n",
    "    \n",
    "    sequence wait_phase;\n",
    "        @(posedge clk) ##[1:2] 1;\n",
    "    endsequence\n",
    "    \n",
    "    sequence gnt_phase;\n",
    "        @(posedge clk) gnt;\n",
    "    endsequence\n",
    "    \n",
    "    property incremental_debug;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req_phase ##0 wait_phase ##0 gnt_phase;\n",
    "    endproperty\n",
    "    \n",
    "    // Cover intermediate steps for debugging\n",
    "    cover property (@(posedge clk) req_phase);\n",
    "    cover property (@(posedge clk) req_phase ##0 wait_phase);\n",
    "    cover property (@(posedge clk) incremental_debug);\n",
    "    \n",
    "    assert property (incremental_debug);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aaaf3099",
   "metadata": {},
   "source": [
    "##### Assertion Reporting and Analysis\n",
    "\n",
    "```systemverilog\n",
    "module assertion_reporting;\n",
    "    logic clk, reset_n, start, done, error;\n",
    "    logic [15:0] transaction_count;\n",
    "    \n",
    "    // Custom severity levels\n",
    "    `define ASSERT_ERROR(prop, msg) \\\n",
    "        assert property (prop) else begin \\\n",
    "            $error(\"[ASSERTION_ERROR] %s at time %t\", msg, $time); \\\n",
    "            error_count++; \\\n",
    "        end\n",
    "    \n",
    "    `define ASSERT_WARNING(prop, msg) \\\n",
    "        assert property (prop) else \\\n",
    "            $warning(\"[ASSERTION_WARNING] %s at time %t\", msg, $time);\n",
    "    \n",
    "    `define ASSERT_INFO(prop, msg) \\\n",
    "        assert property (prop) else \\\n",
    "            $info(\"[ASSERTION_INFO] %s at time %t\", msg, $time);\n",
    "    \n",
    "    int error_count = 0;\n",
    "    int warning_count = 0;\n",
    "    \n",
    "    // Usage examples\n",
    "    property critical_timing;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##[2:4] done;\n",
    "    endproperty\n",
    "    \n",
    "    property performance_hint;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##[1:2] done;  // Prefer faster completion\n",
    "    endproperty\n",
    "    \n",
    "    `ASSERT_ERROR(critical_timing, \"Critical timing violation\")\n",
    "    `ASSERT_WARNING(performance_hint, \"Performance could be improved\")\n",
    "    \n",
    "    // Assertion statistics\n",
    "    always @(posedge clk) begin\n",
    "        if (reset_n && done) begin\n",
    "            transaction_count++;\n",
    "            if (transaction_count % 1000 == 0) begin\n",
    "                $display(\"Progress: %0d transactions completed\", transaction_count);\n",
    "                $display(\"Assertion stats: %0d errors, %0d warnings\", \n",
    "                         error_count, warning_count);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Final report\n",
    "    final begin\n",
    "        $display(\"=== ASSERTION SUMMARY ===\");\n",
    "        $display(\"Total transactions: %0d\", transaction_count);\n",
    "        $display(\"Total errors: %0d\", error_count);\n",
    "        $display(\"Total warnings: %0d\", warning_count);\n",
    "        if (error_count > 0) begin\n",
    "            $display(\" TEST FAILED with %0d assertion errors \", error_count);\n",
    "        end else begin\n",
    "            $display(\" TEST PASSED - No assertion errors \");\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "589f452e",
   "metadata": {},
   "source": [
    "#### Formal Verification with Assertions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5033ad6b",
   "metadata": {},
   "source": [
    "##### Formal-Friendly Assertions\n",
    "\n",
    "```systemverilog\n",
    "module formal_verification_example;\n",
    "    logic clk, reset_n;\n",
    "    logic [3:0] counter;\n",
    "    logic enable, overflow;\n",
    "    \n",
    "    // Counter implementation\n",
    "    always @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            counter <= 4'b0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            if (counter == 4'hF) begin\n",
    "                counter <= 4'b0;\n",
    "                overflow <= 1'b1;\n",
    "            end else begin\n",
    "                counter <= counter + 1'b1;\n",
    "                overflow <= 1'b0;\n",
    "            end\n",
    "        end else begin\n",
    "            overflow <= 1'b0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Formal verification properties\n",
    "    \n",
    "    // Safety property: counter never exceeds maximum\n",
    "    property counter_bound;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        counter <= 4'hF;\n",
    "    endproperty\n",
    "    \n",
    "    // Liveness property: if enabled, counter eventually reaches max\n",
    "    property counter_progress;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        enable |-> ##[1:16] (counter == 4'hF);\n",
    "    endproperty\n",
    "    \n",
    "    // Invariant: overflow only when counter wraps\n",
    "    property overflow_condition;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        overflow |-> ($past(counter) == 4'hF && $past(enable));\n",
    "    endproperty\n",
    "    \n",
    "    // Reset property\n",
    "    property reset_behavior;\n",
    "        @(posedge clk) !reset_n |=> (counter == 4'b0 && !overflow);\n",
    "    endproperty\n",
    "    \n",
    "    // Formal directives\n",
    "    assert property (counter_bound);\n",
    "    assert property (overflow_condition);\n",
    "    assert property (reset_behavior);\n",
    "    \n",
    "    // For bounded model checking\n",
    "    assume property (@(posedge clk) disable iff (!reset_n) \n",
    "                    enable |-> ##[1:5] !enable);  // Bound enable duration\n",
    "    \n",
    "    // Cover properties for formal exploration\n",
    "    cover property (@(posedge clk) counter == 4'hF);\n",
    "    cover property (@(posedge clk) overflow);\n",
    "    cover property (@(posedge clk) counter == 4'h0 && enable);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "483e38ec",
   "metadata": {},
   "source": [
    "#### Common Assertion Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "50b9cd32",
   "metadata": {},
   "source": [
    "##### Standard Protocol Patterns\n",
    "\n",
    "```systemverilog\n",
    "module common_assertion_patterns;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Pattern 1: Request-Acknowledge\n",
    "    logic req, ack;\n",
    "    \n",
    "    // Basic handshake\n",
    "    property req_ack_basic;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:$] ack;\n",
    "    endproperty\n",
    "    \n",
    "    // Persistent request\n",
    "    property req_until_ack;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req && !ack |=> req until ack;\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 2: Valid-Ready Protocol\n",
    "    logic valid, ready;\n",
    "    logic [31:0] data;\n",
    "    \n",
    "    // Valid-ready handshake\n",
    "    property valid_ready_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid && !ready |=> $stable(valid) && $stable(data);\n",
    "    endproperty\n",
    "    \n",
    "    property ready_response;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> ##[0:MAX_READY_DELAY] ready;\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 3: Credit-based flow control\n",
    "    logic [3:0] credits;\n",
    "    logic send, receive;\n",
    "    \n",
    "    property credit_conservation;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        credits <= MAX_CREDITS;\n",
    "    endproperty\n",
    "    \n",
    "    property no_send_without_credit;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        send |-> (credits > 0);\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 4: State machine assertions\n",
    "    typedef enum logic [1:0] {IDLE, ACTIVE, WAIT, DONE} state_t;\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    property valid_state_transitions;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (current_state == IDLE && next_state != IDLE) |-> \n",
    "        (next_state == ACTIVE);\n",
    "    endproperty\n",
    "    \n",
    "    property state_coverage;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        current_state inside {IDLE, ACTIVE, WAIT, DONE};\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 5: Mutex and resource sharing\n",
    "    logic [3:0] resource_grant;\n",
    "    \n",
    "    property mutex_exclusive;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        $onehot0(resource_grant);  // At most one grant\n",
    "    endproperty\n",
    "    \n",
    "    property no_grant_without_request;\n",
    "        logic [3:0] resource_req;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        |(resource_grant) |-> |(resource_req);\n",
    "    endproperty\n",
    "    \n",
    "    // Define MAX constants for compilation\n",
    "    parameter MAX_READY_DELAY = 10;\n",
    "    parameter MAX_CREDITS = 8;\n",
    "    \n",
    "    // Assert all patterns\n",
    "    assert property (req_ack_basic);\n",
    "    assert property (req_until_ack);\n",
    "    assert property (valid_ready_handshake);\n",
    "    assert property (ready_response);\n",
    "    assert property (credit_conservation);\n",
    "    assert property (no_send_without_credit);\n",
    "    assert property (valid_state_transitions);\n",
    "    assert property (state_coverage);\n",
    "    assert property (mutex_exclusive);\n",
    "    assert property (no_grant_without_request);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0c946630",
   "metadata": {},
   "source": [
    "#### Summary and Key Takeaways\n",
    "\n",
    "SystemVerilog Assertions provide a powerful mechanism for specification and verification of design behavior. Key points to remember:\n",
    "\n",
    "**Immediate vs Concurrent Assertions:**\n",
    "- Immediate assertions: Evaluated like procedural code, good for simple checks\n",
    "- Concurrent assertions: Evaluated over time, essential for temporal relationships\n",
    "\n",
    "**Building Blocks:**\n",
    "- **Sequences**: Define temporal patterns, highly reusable\n",
    "- **Properties**: Combine sequences with logical relationships\n",
    "- **Assertions**: Assert, assume, or cover properties\n",
    "\n",
    "**Best Practices:**\n",
    "1. Use meaningful names for assertions and properties\n",
    "2. Include appropriate disable conditions (reset, error states)\n",
    "3. Add informative error messages and debugging information\n",
    "4. Start simple and build complex assertions incrementally\n",
    "5. Use local variables to capture data for comparison\n",
    "6. Consider performance implications of unbounded operators\n",
    "7. Write both positive and negative test cases\n",
    "8. Use cover statements to ensure assertions are exercised\n",
    "\n",
    "**Common Applications:**\n",
    "- Protocol verification (handshakes, state machines)\n",
    "- Data integrity checking\n",
    "- Timing constraint verification\n",
    "- Resource sharing and mutex verification\n",
    "- Interface compliance checking\n",
    "\n",
    "**Tools Integration:**\n",
    "- Simulation: Runtime checking and coverage collection\n",
    "- Formal verification: Mathematical proof of properties\n",
    "- Lint tools: Static analysis of assertion syntax and semantics\n",
    "\n",
    "Assertions are essential for modern verification methodologies, enabling early bug detection, comprehensive coverage analysis, and formal verification. They serve as executable specifications that bridge the gap between design intent and implementation verification."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
