{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 22:20:25 2023 " "Info: Processing started: Mon Jun 26 22:20:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off insttruction_memory -c insttruction_memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off insttruction_memory -c insttruction_memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register nextpc\[0\]~reg0 register nextpc\[31\]~reg0 231.37 MHz 4.322 ns Internal " "Info: Clock \"clk\" has Internal fmax of 231.37 MHz between source register \"nextpc\[0\]~reg0\" and destination register \"nextpc\[31\]~reg0\" (period= 4.322 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.087 ns + Longest register register " "Info: + Longest register to register delay is 4.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nextpc\[0\]~reg0 1 REG LCFF_X7_Y17_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y17_N1; Fanout = 19; REG Node = 'nextpc\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc[0]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.495 ns) 0.864 ns nextpc\[0\]~65 2 COMB LCCOMB_X7_Y17_N0 2 " "Info: 2: + IC(0.369 ns) + CELL(0.495 ns) = 0.864 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 2; COMB Node = 'nextpc\[0\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { nextpc[0]~reg0 nextpc[0]~65 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.944 ns nextpc\[1\]~67 3 COMB LCCOMB_X7_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.944 ns; Loc. = LCCOMB_X7_Y17_N2; Fanout = 2; COMB Node = 'nextpc\[1\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[0]~65 nextpc[1]~67 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.024 ns nextpc\[2\]~69 4 COMB LCCOMB_X7_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.024 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 2; COMB Node = 'nextpc\[2\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[1]~67 nextpc[2]~69 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.104 ns nextpc\[3\]~71 5 COMB LCCOMB_X7_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.104 ns; Loc. = LCCOMB_X7_Y17_N6; Fanout = 2; COMB Node = 'nextpc\[3\]~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[2]~69 nextpc[3]~71 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.184 ns nextpc\[4\]~73 6 COMB LCCOMB_X7_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.184 ns; Loc. = LCCOMB_X7_Y17_N8; Fanout = 2; COMB Node = 'nextpc\[4\]~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[3]~71 nextpc[4]~73 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.264 ns nextpc\[5\]~75 7 COMB LCCOMB_X7_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.264 ns; Loc. = LCCOMB_X7_Y17_N10; Fanout = 2; COMB Node = 'nextpc\[5\]~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[4]~73 nextpc[5]~75 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.344 ns nextpc\[6\]~77 8 COMB LCCOMB_X7_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.344 ns; Loc. = LCCOMB_X7_Y17_N12; Fanout = 2; COMB Node = 'nextpc\[6\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[5]~75 nextpc[6]~77 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.518 ns nextpc\[7\]~79 9 COMB LCCOMB_X7_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.518 ns; Loc. = LCCOMB_X7_Y17_N14; Fanout = 2; COMB Node = 'nextpc\[7\]~79'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { nextpc[6]~77 nextpc[7]~79 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.598 ns nextpc\[8\]~81 10 COMB LCCOMB_X7_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.598 ns; Loc. = LCCOMB_X7_Y17_N16; Fanout = 2; COMB Node = 'nextpc\[8\]~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[7]~79 nextpc[8]~81 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.678 ns nextpc\[9\]~83 11 COMB LCCOMB_X7_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.678 ns; Loc. = LCCOMB_X7_Y17_N18; Fanout = 2; COMB Node = 'nextpc\[9\]~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[8]~81 nextpc[9]~83 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.758 ns nextpc\[10\]~85 12 COMB LCCOMB_X7_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.758 ns; Loc. = LCCOMB_X7_Y17_N20; Fanout = 2; COMB Node = 'nextpc\[10\]~85'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[9]~83 nextpc[10]~85 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.838 ns nextpc\[11\]~87 13 COMB LCCOMB_X7_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.838 ns; Loc. = LCCOMB_X7_Y17_N22; Fanout = 2; COMB Node = 'nextpc\[11\]~87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[10]~85 nextpc[11]~87 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.918 ns nextpc\[12\]~89 14 COMB LCCOMB_X7_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 1.918 ns; Loc. = LCCOMB_X7_Y17_N24; Fanout = 2; COMB Node = 'nextpc\[12\]~89'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[11]~87 nextpc[12]~89 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.998 ns nextpc\[13\]~91 15 COMB LCCOMB_X7_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 1.998 ns; Loc. = LCCOMB_X7_Y17_N26; Fanout = 2; COMB Node = 'nextpc\[13\]~91'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[12]~89 nextpc[13]~91 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.078 ns nextpc\[14\]~93 16 COMB LCCOMB_X7_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.078 ns; Loc. = LCCOMB_X7_Y17_N28; Fanout = 2; COMB Node = 'nextpc\[14\]~93'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[13]~91 nextpc[14]~93 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.239 ns nextpc\[15\]~95 17 COMB LCCOMB_X7_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.239 ns; Loc. = LCCOMB_X7_Y17_N30; Fanout = 2; COMB Node = 'nextpc\[15\]~95'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { nextpc[14]~93 nextpc[15]~95 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.319 ns nextpc\[16\]~97 18 COMB LCCOMB_X7_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.319 ns; Loc. = LCCOMB_X7_Y16_N0; Fanout = 2; COMB Node = 'nextpc\[16\]~97'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[15]~95 nextpc[16]~97 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.399 ns nextpc\[17\]~99 19 COMB LCCOMB_X7_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.399 ns; Loc. = LCCOMB_X7_Y16_N2; Fanout = 2; COMB Node = 'nextpc\[17\]~99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[16]~97 nextpc[17]~99 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.479 ns nextpc\[18\]~101 20 COMB LCCOMB_X7_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.479 ns; Loc. = LCCOMB_X7_Y16_N4; Fanout = 2; COMB Node = 'nextpc\[18\]~101'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[17]~99 nextpc[18]~101 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.559 ns nextpc\[19\]~103 21 COMB LCCOMB_X7_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.559 ns; Loc. = LCCOMB_X7_Y16_N6; Fanout = 2; COMB Node = 'nextpc\[19\]~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[18]~101 nextpc[19]~103 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.639 ns nextpc\[20\]~105 22 COMB LCCOMB_X7_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.639 ns; Loc. = LCCOMB_X7_Y16_N8; Fanout = 2; COMB Node = 'nextpc\[20\]~105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[19]~103 nextpc[20]~105 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.719 ns nextpc\[21\]~107 23 COMB LCCOMB_X7_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.719 ns; Loc. = LCCOMB_X7_Y16_N10; Fanout = 2; COMB Node = 'nextpc\[21\]~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[20]~105 nextpc[21]~107 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.799 ns nextpc\[22\]~109 24 COMB LCCOMB_X7_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 2.799 ns; Loc. = LCCOMB_X7_Y16_N12; Fanout = 2; COMB Node = 'nextpc\[22\]~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[21]~107 nextpc[22]~109 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.973 ns nextpc\[23\]~111 25 COMB LCCOMB_X7_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 2.973 ns; Loc. = LCCOMB_X7_Y16_N14; Fanout = 2; COMB Node = 'nextpc\[23\]~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { nextpc[22]~109 nextpc[23]~111 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.053 ns nextpc\[24\]~113 26 COMB LCCOMB_X7_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.053 ns; Loc. = LCCOMB_X7_Y16_N16; Fanout = 2; COMB Node = 'nextpc\[24\]~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[23]~111 nextpc[24]~113 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.133 ns nextpc\[25\]~115 27 COMB LCCOMB_X7_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.133 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 2; COMB Node = 'nextpc\[25\]~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[24]~113 nextpc[25]~115 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.213 ns nextpc\[26\]~117 28 COMB LCCOMB_X7_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.213 ns; Loc. = LCCOMB_X7_Y16_N20; Fanout = 2; COMB Node = 'nextpc\[26\]~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[25]~115 nextpc[26]~117 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.293 ns nextpc\[27\]~119 29 COMB LCCOMB_X7_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.293 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 2; COMB Node = 'nextpc\[27\]~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[26]~117 nextpc[27]~119 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.373 ns nextpc\[28\]~121 30 COMB LCCOMB_X7_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.373 ns; Loc. = LCCOMB_X7_Y16_N24; Fanout = 2; COMB Node = 'nextpc\[28\]~121'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[27]~119 nextpc[28]~121 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.453 ns nextpc\[29\]~123 31 COMB LCCOMB_X7_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.453 ns; Loc. = LCCOMB_X7_Y16_N26; Fanout = 2; COMB Node = 'nextpc\[29\]~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[28]~121 nextpc[29]~123 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.533 ns nextpc\[30\]~125 32 COMB LCCOMB_X7_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 3.533 ns; Loc. = LCCOMB_X7_Y16_N28; Fanout = 1; COMB Node = 'nextpc\[30\]~125'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[29]~123 nextpc[30]~125 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.991 ns nextpc\[31\]~126 33 COMB LCCOMB_X7_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 3.991 ns; Loc. = LCCOMB_X7_Y16_N30; Fanout = 1; COMB Node = 'nextpc\[31\]~126'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { nextpc[30]~125 nextpc[31]~126 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.087 ns nextpc\[31\]~reg0 34 REG LCFF_X7_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.096 ns) = 4.087 ns; Loc. = LCFF_X7_Y16_N31; Fanout = 2; REG Node = 'nextpc\[31\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { nextpc[31]~126 nextpc[31]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.718 ns ( 90.97 % ) " "Info: Total cell delay = 3.718 ns ( 90.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.369 ns ( 9.03 % ) " "Info: Total interconnect delay = 0.369 ns ( 9.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { nextpc[0]~reg0 nextpc[0]~65 nextpc[1]~67 nextpc[2]~69 nextpc[3]~71 nextpc[4]~73 nextpc[5]~75 nextpc[6]~77 nextpc[7]~79 nextpc[8]~81 nextpc[9]~83 nextpc[10]~85 nextpc[11]~87 nextpc[12]~89 nextpc[13]~91 nextpc[14]~93 nextpc[15]~95 nextpc[16]~97 nextpc[17]~99 nextpc[18]~101 nextpc[19]~103 nextpc[20]~105 nextpc[21]~107 nextpc[22]~109 nextpc[23]~111 nextpc[24]~113 nextpc[25]~115 nextpc[26]~117 nextpc[27]~119 nextpc[28]~121 nextpc[29]~123 nextpc[30]~125 nextpc[31]~126 nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { nextpc[0]~reg0 {} nextpc[0]~65 {} nextpc[1]~67 {} nextpc[2]~69 {} nextpc[3]~71 {} nextpc[4]~73 {} nextpc[5]~75 {} nextpc[6]~77 {} nextpc[7]~79 {} nextpc[8]~81 {} nextpc[9]~83 {} nextpc[10]~85 {} nextpc[11]~87 {} nextpc[12]~89 {} nextpc[13]~91 {} nextpc[14]~93 {} nextpc[15]~95 {} nextpc[16]~97 {} nextpc[17]~99 {} nextpc[18]~101 {} nextpc[19]~103 {} nextpc[20]~105 {} nextpc[21]~107 {} nextpc[22]~109 {} nextpc[23]~111 {} nextpc[24]~113 {} nextpc[25]~115 {} nextpc[26]~117 {} nextpc[27]~119 {} nextpc[28]~121 {} nextpc[29]~123 {} nextpc[30]~125 {} nextpc[31]~126 {} nextpc[31]~reg0 {} } { 0.000ns 0.369ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns nextpc\[31\]~reg0 3 REG LCFF_X7_Y16_N31 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X7_Y16_N31; Fanout = 2; REG Node = 'nextpc\[31\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.851 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns nextpc\[0\]~reg0 3 REG LCFF_X7_Y17_N1 19 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X7_Y17_N1; Fanout = 19; REG Node = 'nextpc\[0\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk~clkctrl nextpc[0]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl nextpc[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl nextpc[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.087 ns" { nextpc[0]~reg0 nextpc[0]~65 nextpc[1]~67 nextpc[2]~69 nextpc[3]~71 nextpc[4]~73 nextpc[5]~75 nextpc[6]~77 nextpc[7]~79 nextpc[8]~81 nextpc[9]~83 nextpc[10]~85 nextpc[11]~87 nextpc[12]~89 nextpc[13]~91 nextpc[14]~93 nextpc[15]~95 nextpc[16]~97 nextpc[17]~99 nextpc[18]~101 nextpc[19]~103 nextpc[20]~105 nextpc[21]~107 nextpc[22]~109 nextpc[23]~111 nextpc[24]~113 nextpc[25]~115 nextpc[26]~117 nextpc[27]~119 nextpc[28]~121 nextpc[29]~123 nextpc[30]~125 nextpc[31]~126 nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.087 ns" { nextpc[0]~reg0 {} nextpc[0]~65 {} nextpc[1]~67 {} nextpc[2]~69 {} nextpc[3]~71 {} nextpc[4]~73 {} nextpc[5]~75 {} nextpc[6]~77 {} nextpc[7]~79 {} nextpc[8]~81 {} nextpc[9]~83 {} nextpc[10]~85 {} nextpc[11]~87 {} nextpc[12]~89 {} nextpc[13]~91 {} nextpc[14]~93 {} nextpc[15]~95 {} nextpc[16]~97 {} nextpc[17]~99 {} nextpc[18]~101 {} nextpc[19]~103 {} nextpc[20]~105 {} nextpc[21]~107 {} nextpc[22]~109 {} nextpc[23]~111 {} nextpc[24]~113 {} nextpc[25]~115 {} nextpc[26]~117 {} nextpc[27]~119 {} nextpc[28]~121 {} nextpc[29]~123 {} nextpc[30]~125 {} nextpc[31]~126 {} nextpc[31]~reg0 {} } { 0.000ns 0.369ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl nextpc[0]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "nextpc\[31\]~reg0 PCSrc\[0\] clk 9.282 ns register " "Info: tsu for register \"nextpc\[31\]~reg0\" (data pin = \"PCSrc\[0\]\", clock pin = \"clk\") is 9.282 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.175 ns + Longest pin register " "Info: + Longest pin to register delay is 12.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns PCSrc\[0\] 1 PIN PIN_P3 32 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P3; Fanout = 32; PIN Node = 'PCSrc\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSrc[0] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.264 ns) + CELL(0.544 ns) 7.662 ns Add0~1 2 COMB LCCOMB_X8_Y17_N8 2 " "Info: 2: + IC(6.264 ns) + CELL(0.544 ns) = 7.662 ns; Loc. = LCCOMB_X8_Y17_N8; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { PCSrc[0] Add0~1 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.517 ns) 8.952 ns nextpc\[0\]~65 3 COMB LCCOMB_X7_Y17_N0 2 " "Info: 3: + IC(0.773 ns) + CELL(0.517 ns) = 8.952 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 2; COMB Node = 'nextpc\[0\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { Add0~1 nextpc[0]~65 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.032 ns nextpc\[1\]~67 4 COMB LCCOMB_X7_Y17_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.032 ns; Loc. = LCCOMB_X7_Y17_N2; Fanout = 2; COMB Node = 'nextpc\[1\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[0]~65 nextpc[1]~67 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.112 ns nextpc\[2\]~69 5 COMB LCCOMB_X7_Y17_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.112 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 2; COMB Node = 'nextpc\[2\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[1]~67 nextpc[2]~69 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.192 ns nextpc\[3\]~71 6 COMB LCCOMB_X7_Y17_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 9.192 ns; Loc. = LCCOMB_X7_Y17_N6; Fanout = 2; COMB Node = 'nextpc\[3\]~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[2]~69 nextpc[3]~71 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.272 ns nextpc\[4\]~73 7 COMB LCCOMB_X7_Y17_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.272 ns; Loc. = LCCOMB_X7_Y17_N8; Fanout = 2; COMB Node = 'nextpc\[4\]~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[3]~71 nextpc[4]~73 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.352 ns nextpc\[5\]~75 8 COMB LCCOMB_X7_Y17_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.352 ns; Loc. = LCCOMB_X7_Y17_N10; Fanout = 2; COMB Node = 'nextpc\[5\]~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[4]~73 nextpc[5]~75 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.432 ns nextpc\[6\]~77 9 COMB LCCOMB_X7_Y17_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 9.432 ns; Loc. = LCCOMB_X7_Y17_N12; Fanout = 2; COMB Node = 'nextpc\[6\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[5]~75 nextpc[6]~77 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.606 ns nextpc\[7\]~79 10 COMB LCCOMB_X7_Y17_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 9.606 ns; Loc. = LCCOMB_X7_Y17_N14; Fanout = 2; COMB Node = 'nextpc\[7\]~79'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { nextpc[6]~77 nextpc[7]~79 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.686 ns nextpc\[8\]~81 11 COMB LCCOMB_X7_Y17_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.686 ns; Loc. = LCCOMB_X7_Y17_N16; Fanout = 2; COMB Node = 'nextpc\[8\]~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[7]~79 nextpc[8]~81 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.766 ns nextpc\[9\]~83 12 COMB LCCOMB_X7_Y17_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.766 ns; Loc. = LCCOMB_X7_Y17_N18; Fanout = 2; COMB Node = 'nextpc\[9\]~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[8]~81 nextpc[9]~83 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.846 ns nextpc\[10\]~85 13 COMB LCCOMB_X7_Y17_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.846 ns; Loc. = LCCOMB_X7_Y17_N20; Fanout = 2; COMB Node = 'nextpc\[10\]~85'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[9]~83 nextpc[10]~85 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.926 ns nextpc\[11\]~87 14 COMB LCCOMB_X7_Y17_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.926 ns; Loc. = LCCOMB_X7_Y17_N22; Fanout = 2; COMB Node = 'nextpc\[11\]~87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[10]~85 nextpc[11]~87 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.006 ns nextpc\[12\]~89 15 COMB LCCOMB_X7_Y17_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.006 ns; Loc. = LCCOMB_X7_Y17_N24; Fanout = 2; COMB Node = 'nextpc\[12\]~89'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[11]~87 nextpc[12]~89 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.086 ns nextpc\[13\]~91 16 COMB LCCOMB_X7_Y17_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.086 ns; Loc. = LCCOMB_X7_Y17_N26; Fanout = 2; COMB Node = 'nextpc\[13\]~91'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[12]~89 nextpc[13]~91 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.166 ns nextpc\[14\]~93 17 COMB LCCOMB_X7_Y17_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.166 ns; Loc. = LCCOMB_X7_Y17_N28; Fanout = 2; COMB Node = 'nextpc\[14\]~93'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[13]~91 nextpc[14]~93 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 10.327 ns nextpc\[15\]~95 18 COMB LCCOMB_X7_Y17_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.161 ns) = 10.327 ns; Loc. = LCCOMB_X7_Y17_N30; Fanout = 2; COMB Node = 'nextpc\[15\]~95'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { nextpc[14]~93 nextpc[15]~95 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.407 ns nextpc\[16\]~97 19 COMB LCCOMB_X7_Y16_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.407 ns; Loc. = LCCOMB_X7_Y16_N0; Fanout = 2; COMB Node = 'nextpc\[16\]~97'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[15]~95 nextpc[16]~97 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.487 ns nextpc\[17\]~99 20 COMB LCCOMB_X7_Y16_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.487 ns; Loc. = LCCOMB_X7_Y16_N2; Fanout = 2; COMB Node = 'nextpc\[17\]~99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[16]~97 nextpc[17]~99 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.567 ns nextpc\[18\]~101 21 COMB LCCOMB_X7_Y16_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.567 ns; Loc. = LCCOMB_X7_Y16_N4; Fanout = 2; COMB Node = 'nextpc\[18\]~101'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[17]~99 nextpc[18]~101 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.647 ns nextpc\[19\]~103 22 COMB LCCOMB_X7_Y16_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.647 ns; Loc. = LCCOMB_X7_Y16_N6; Fanout = 2; COMB Node = 'nextpc\[19\]~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[18]~101 nextpc[19]~103 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.727 ns nextpc\[20\]~105 23 COMB LCCOMB_X7_Y16_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.727 ns; Loc. = LCCOMB_X7_Y16_N8; Fanout = 2; COMB Node = 'nextpc\[20\]~105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[19]~103 nextpc[20]~105 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.807 ns nextpc\[21\]~107 24 COMB LCCOMB_X7_Y16_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.807 ns; Loc. = LCCOMB_X7_Y16_N10; Fanout = 2; COMB Node = 'nextpc\[21\]~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[20]~105 nextpc[21]~107 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.887 ns nextpc\[22\]~109 25 COMB LCCOMB_X7_Y16_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.887 ns; Loc. = LCCOMB_X7_Y16_N12; Fanout = 2; COMB Node = 'nextpc\[22\]~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[21]~107 nextpc[22]~109 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.061 ns nextpc\[23\]~111 26 COMB LCCOMB_X7_Y16_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.174 ns) = 11.061 ns; Loc. = LCCOMB_X7_Y16_N14; Fanout = 2; COMB Node = 'nextpc\[23\]~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { nextpc[22]~109 nextpc[23]~111 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.141 ns nextpc\[24\]~113 27 COMB LCCOMB_X7_Y16_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 11.141 ns; Loc. = LCCOMB_X7_Y16_N16; Fanout = 2; COMB Node = 'nextpc\[24\]~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[23]~111 nextpc[24]~113 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.221 ns nextpc\[25\]~115 28 COMB LCCOMB_X7_Y16_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.221 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 2; COMB Node = 'nextpc\[25\]~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[24]~113 nextpc[25]~115 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.301 ns nextpc\[26\]~117 29 COMB LCCOMB_X7_Y16_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.301 ns; Loc. = LCCOMB_X7_Y16_N20; Fanout = 2; COMB Node = 'nextpc\[26\]~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[25]~115 nextpc[26]~117 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.381 ns nextpc\[27\]~119 30 COMB LCCOMB_X7_Y16_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 11.381 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 2; COMB Node = 'nextpc\[27\]~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[26]~117 nextpc[27]~119 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.461 ns nextpc\[28\]~121 31 COMB LCCOMB_X7_Y16_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 11.461 ns; Loc. = LCCOMB_X7_Y16_N24; Fanout = 2; COMB Node = 'nextpc\[28\]~121'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[27]~119 nextpc[28]~121 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.541 ns nextpc\[29\]~123 32 COMB LCCOMB_X7_Y16_N26 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 11.541 ns; Loc. = LCCOMB_X7_Y16_N26; Fanout = 2; COMB Node = 'nextpc\[29\]~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[28]~121 nextpc[29]~123 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.621 ns nextpc\[30\]~125 33 COMB LCCOMB_X7_Y16_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 11.621 ns; Loc. = LCCOMB_X7_Y16_N28; Fanout = 1; COMB Node = 'nextpc\[30\]~125'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { nextpc[29]~123 nextpc[30]~125 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.079 ns nextpc\[31\]~126 34 COMB LCCOMB_X7_Y16_N30 1 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 12.079 ns; Loc. = LCCOMB_X7_Y16_N30; Fanout = 1; COMB Node = 'nextpc\[31\]~126'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { nextpc[30]~125 nextpc[31]~126 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.175 ns nextpc\[31\]~reg0 35 REG LCFF_X7_Y16_N31 2 " "Info: 35: + IC(0.000 ns) + CELL(0.096 ns) = 12.175 ns; Loc. = LCFF_X7_Y16_N31; Fanout = 2; REG Node = 'nextpc\[31\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { nextpc[31]~126 nextpc[31]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.138 ns ( 42.20 % ) " "Info: Total cell delay = 5.138 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.037 ns ( 57.80 % ) " "Info: Total interconnect delay = 7.037 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.175 ns" { PCSrc[0] Add0~1 nextpc[0]~65 nextpc[1]~67 nextpc[2]~69 nextpc[3]~71 nextpc[4]~73 nextpc[5]~75 nextpc[6]~77 nextpc[7]~79 nextpc[8]~81 nextpc[9]~83 nextpc[10]~85 nextpc[11]~87 nextpc[12]~89 nextpc[13]~91 nextpc[14]~93 nextpc[15]~95 nextpc[16]~97 nextpc[17]~99 nextpc[18]~101 nextpc[19]~103 nextpc[20]~105 nextpc[21]~107 nextpc[22]~109 nextpc[23]~111 nextpc[24]~113 nextpc[25]~115 nextpc[26]~117 nextpc[27]~119 nextpc[28]~121 nextpc[29]~123 nextpc[30]~125 nextpc[31]~126 nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.175 ns" { PCSrc[0] {} PCSrc[0]~combout {} Add0~1 {} nextpc[0]~65 {} nextpc[1]~67 {} nextpc[2]~69 {} nextpc[3]~71 {} nextpc[4]~73 {} nextpc[5]~75 {} nextpc[6]~77 {} nextpc[7]~79 {} nextpc[8]~81 {} nextpc[9]~83 {} nextpc[10]~85 {} nextpc[11]~87 {} nextpc[12]~89 {} nextpc[13]~91 {} nextpc[14]~93 {} nextpc[15]~95 {} nextpc[16]~97 {} nextpc[17]~99 {} nextpc[18]~101 {} nextpc[19]~103 {} nextpc[20]~105 {} nextpc[21]~107 {} nextpc[22]~109 {} nextpc[23]~111 {} nextpc[24]~113 {} nextpc[25]~115 {} nextpc[26]~117 {} nextpc[27]~119 {} nextpc[28]~121 {} nextpc[29]~123 {} nextpc[30]~125 {} nextpc[31]~126 {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 6.264ns 0.773ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.854ns 0.544ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns nextpc\[31\]~reg0 3 REG LCFF_X7_Y16_N31 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X7_Y16_N31; Fanout = 2; REG Node = 'nextpc\[31\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.175 ns" { PCSrc[0] Add0~1 nextpc[0]~65 nextpc[1]~67 nextpc[2]~69 nextpc[3]~71 nextpc[4]~73 nextpc[5]~75 nextpc[6]~77 nextpc[7]~79 nextpc[8]~81 nextpc[9]~83 nextpc[10]~85 nextpc[11]~87 nextpc[12]~89 nextpc[13]~91 nextpc[14]~93 nextpc[15]~95 nextpc[16]~97 nextpc[17]~99 nextpc[18]~101 nextpc[19]~103 nextpc[20]~105 nextpc[21]~107 nextpc[22]~109 nextpc[23]~111 nextpc[24]~113 nextpc[25]~115 nextpc[26]~117 nextpc[27]~119 nextpc[28]~121 nextpc[29]~123 nextpc[30]~125 nextpc[31]~126 nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.175 ns" { PCSrc[0] {} PCSrc[0]~combout {} Add0~1 {} nextpc[0]~65 {} nextpc[1]~67 {} nextpc[2]~69 {} nextpc[3]~71 {} nextpc[4]~73 {} nextpc[5]~75 {} nextpc[6]~77 {} nextpc[7]~79 {} nextpc[8]~81 {} nextpc[9]~83 {} nextpc[10]~85 {} nextpc[11]~87 {} nextpc[12]~89 {} nextpc[13]~91 {} nextpc[14]~93 {} nextpc[15]~95 {} nextpc[16]~97 {} nextpc[17]~99 {} nextpc[18]~101 {} nextpc[19]~103 {} nextpc[20]~105 {} nextpc[21]~107 {} nextpc[22]~109 {} nextpc[23]~111 {} nextpc[24]~113 {} nextpc[25]~115 {} nextpc[26]~117 {} nextpc[27]~119 {} nextpc[28]~121 {} nextpc[29]~123 {} nextpc[30]~125 {} nextpc[31]~126 {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 6.264ns 0.773ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.854ns 0.544ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[31]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[31]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk nextpc\[24\] nextpc\[24\]~reg0 8.640 ns register " "Info: tco from clock \"clk\" to destination pin \"nextpc\[24\]\" through register \"nextpc\[24\]~reg0\" is 8.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns nextpc\[24\]~reg0 3 REG LCFF_X7_Y16_N17 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X7_Y16_N17; Fanout = 3; REG Node = 'nextpc\[24\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl nextpc[24]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[24]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[24]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.508 ns + Longest register pin " "Info: + Longest register to pin delay is 5.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nextpc\[24\]~reg0 1 REG LCFF_X7_Y16_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y16_N17; Fanout = 3; REG Node = 'nextpc\[24\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextpc[24]~reg0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.512 ns) + CELL(2.996 ns) 5.508 ns nextpc\[24\] 2 PIN PIN_T7 0 " "Info: 2: + IC(2.512 ns) + CELL(2.996 ns) = 5.508 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'nextpc\[24\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { nextpc[24]~reg0 nextpc[24] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 54.39 % ) " "Info: Total cell delay = 2.996 ns ( 54.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.512 ns ( 45.61 % ) " "Info: Total interconnect delay = 2.512 ns ( 45.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { nextpc[24]~reg0 nextpc[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { nextpc[24]~reg0 {} nextpc[24] {} } { 0.000ns 2.512ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl nextpc[24]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} nextpc[24]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { nextpc[24]~reg0 nextpc[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { nextpc[24]~reg0 {} nextpc[24] {} } { 0.000ns 2.512ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fetchValidReg reset clk -3.733 ns register " "Info: th for register \"fetchValidReg\" (data pin = \"reset\", clock pin = \"clk\") is -3.733 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.838 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 2.838 ns fetchValidReg 3 REG LCFF_X3_Y20_N31 1 " "Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X3_Y20_N31; Fanout = 1; REG Node = 'fetchValidReg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl fetchValidReg } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.36 % ) " "Info: Total cell delay = 1.628 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl fetchValidReg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} fetchValidReg {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_H3 51 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H3; Fanout = 51; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.575 ns) + CELL(0.322 ns) 6.761 ns fetchValidReg~0 2 COMB LCCOMB_X3_Y20_N30 1 " "Info: 2: + IC(5.575 ns) + CELL(0.322 ns) = 6.761 ns; Loc. = LCCOMB_X3_Y20_N30; Fanout = 1; COMB Node = 'fetchValidReg~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { reset fetchValidReg~0 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.857 ns fetchValidReg 3 REG LCFF_X3_Y20_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.857 ns; Loc. = LCFF_X3_Y20_N31; Fanout = 1; REG Node = 'fetchValidReg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { fetchValidReg~0 fetchValidReg } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.282 ns ( 18.70 % ) " "Info: Total cell delay = 1.282 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 81.30 % ) " "Info: Total interconnect delay = 5.575 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { reset fetchValidReg~0 fetchValidReg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { reset {} reset~combout {} fetchValidReg~0 {} fetchValidReg {} } { 0.000ns 0.000ns 5.575ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl fetchValidReg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} fetchValidReg {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { reset fetchValidReg~0 fetchValidReg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { reset {} reset~combout {} fetchValidReg~0 {} fetchValidReg {} } { 0.000ns 0.000ns 5.575ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 22:20:26 2023 " "Info: Processing ended: Mon Jun 26 22:20:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
