<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li><li class="navelem"><a class="el" href="dir_01936f0ac99a25b61f7f8770fcd2356f.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMMCCodeEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMMCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARM/ARMMCCodeEmitter.cpp - Convert ARM code to machine code -------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the ARMMCCodeEmitter class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMFixupKinds_8h.html">MCTargetDesc/ARMFixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMCExpr_8h.html">MCTargetDesc/ARMMCExpr.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APFloat_8h.html">llvm/ADT/APFloat.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCCodeEmitter_8h.html">llvm/MC/MCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixup_8h.html">llvm/MC/MCFixup.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="ARMMCCodeEmitter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   43</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mccodeemitter&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MCNumEmitted, <span class="stringliteral">&quot;Number of MC instructions emitted.&quot;</span>);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(MCNumCPRelocations, <span class="stringliteral">&quot;Number of constant pool relocations created.&quot;</span>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span>ARMMCCodeEmitter : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;CTX;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">bool</span> IsLittleEndian;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  ARMMCCodeEmitter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;mcii, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;ctx, <span class="keywordtype">bool</span> IsLittle)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    : MCII(mcii), CTX(ctx), IsLittleEndian(IsLittle) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  ARMMCCodeEmitter(<span class="keyword">const</span> ARMMCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  ARMMCCodeEmitter &amp;operator=(<span class="keyword">const</span> ARMMCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  ~ARMMCCodeEmitter() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[ARM::ModeThumb];</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">bool</span> isThumb2(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a>(STI) &amp;&amp; STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[ARM::FeatureThumb2];</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> isTargetMachO(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a> = STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> TT.<a class="code" href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>();</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">unsigned</span> getMachineSoImmOpValue(<span class="keywordtype">unsigned</span> SoImm) <span class="keyword">const</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// getBinaryCodeForInstr - TableGen&#39;erated function for getting the</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// binary encoding for an instruction.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  uint64_t getBinaryCodeForInstr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// getMachineOpValue - Return binary encoding of operand. If the machine</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// operand requires relocation, record the relocation and return zero.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getMachineOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// getHiLo16ImmOpValue - Return the encoding for the hi / low 16-bit of</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// the specified operand. This is used for operands with :lower16: and</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// :upper16: prefixes.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getHiLo16ImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> EncodeAddrModeOpValues(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> &amp;Imm,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// getThumbBLTargetOpValue - Return encoding info for Thumb immediate</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// BL branch target.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbBLTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// getThumbBLXTargetOpValue - Return encoding info for Thumb immediate</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// BLX branch target.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbBLXTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  /// getThumbBRTargetOpValue - Return encoding info for Thumb branch target.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbBRTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// getThumbBCCTargetOpValue - Return encoding info for Thumb branch target.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbBCCTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// getThumbCBTargetOpValue - Return encoding info for Thumb branch target.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbCBTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// getBranchTargetOpValue - Return encoding info for 24-bit immediate</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// branch target.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">getBranchTargetOpValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// getThumbBranchTargetOpValue - Return encoding info for 24-bit</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// immediate Thumb2 direct branch target.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbBranchTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// getARMBranchTargetOpValue - Return encoding info for 24-bit immediate</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// branch target.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getARMBranchTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getARMBLTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getARMBLXTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// getAdrLabelOpValue - Return encoding info for 12-bit immediate</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// ADR label target.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAdrLabelOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbAdrLabelOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getT2AdrLabelOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getITMaskOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// getMVEShiftImmOpValue - Return encoding info for the &#39;sz:imm5&#39;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getMVEShiftImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  /// getAddrModeImm12OpValue - Return encoding info for &#39;reg +/- imm12&#39;</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrModeImm12OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// getThumbAddrModeRegRegOpValue - Return encoding for &#39;reg + reg&#39; operand.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getThumbAddrModeRegRegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// getT2AddrModeImm8s4OpValue - Return encoding info for &#39;reg +/- imm8&lt;&lt;2&#39;</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getT2AddrModeImm8s4OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// getT2AddrModeImm7s4OpValue - Return encoding info for &#39;reg +/- imm7&lt;&lt;2&#39;</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getT2AddrModeImm7s4OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// getT2AddrModeImm0_1020s4OpValue - Return encoding info for &#39;reg + imm8&lt;&lt;2&#39;</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getT2AddrModeImm0_1020s4OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// getT2ScaledImmOpValue - Return encoding info for &#39;+/- immX&lt;&lt;Y&#39;</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> Bits, <span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getT2ScaledImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// getMveAddrModeRQOpValue - Return encoding info for &#39;reg, vreg&#39;</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getMveAddrModeRQOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// getMveAddrModeQOpValue - Return encoding info for &#39;reg +/- imm7&lt;&lt;{shift}&#39;</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> shift&gt;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getMveAddrModeQOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// getLdStSORegOpValue - Return encoding info for &#39;reg +/- reg shop imm&#39;</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  /// operand as needed by load/store instructions.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getLdStSORegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// getLdStmModeOpValue - Return encoding for load/store multiple mode.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getLdStmModeOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">ARM_AM::AMSubMode</a> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a> = (<a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">ARM_AM::AMSubMode</a>)MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown addressing sub-mode!&quot;</span>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>: <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>: <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// getShiftOp - Return the shift opcode (bit[6:5]) of the immediate value.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getShiftOp(<a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOpc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">switch</span> (ShOpc) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>: <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a>: <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">ARM_AM::asr</a>: <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaf9bc4030b576764b9de7211577c98460">ARM_AM::ror</a>:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">ARM_AM::rrx</a>: <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid ShiftOpc!&quot;</span>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// getAddrMode2OffsetOpValue - Return encoding for am2offset operands.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrMode2OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// getPostIdxRegOpValue - Return encoding for postidx_reg operands.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getPostIdxRegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// getAddrMode3OffsetOpValue - Return encoding for am3offset operands.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrMode3OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// getAddrMode3OpValue - Return encoding for addrmode3 operands.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrMode3OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// getAddrModeThumbSPOpValue - Return encoding info for &#39;reg +/- imm12&#39;</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// operand.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrModeThumbSPOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// getAddrModeISOpValue - Encode the t_addrmode_is# operands.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrModeISOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// getAddrModePCOpValue - Return encoding for t_addrmode_pc operands.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrModePCOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// getAddrMode5OpValue - Return encoding info for &#39;reg +/- (imm8 &lt;&lt; 2)&#39; operand.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrMode5OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// getAddrMode5FP16OpValue - Return encoding info for &#39;reg +/- (imm8 &lt;&lt; 1)&#39; operand.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getAddrMode5FP16OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// getCCOutOpValue - Return encoding of the &#39;s&#39; bit.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getCCOutOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// The operand is either reg0 or CPSR. The &#39;s&#39; bit is encoded as &#39;0&#39; or</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// &#39;1&#39; respectively.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == ARM::CPSR;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordtype">unsigned</span> getModImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// Support for fixups (MCFixup)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="comment">// Fixups resolve to plain values that need to be encoded.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0ad8333a61d51a1a24c7282773e6099667">ARM::fixup_arm_mod_imm</a>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// Immediate is already in its encoded format</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// getT2SOImmOpValue - Return an encoded 12-bit shifted-immediate value.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getT2SOImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="comment">// Support for fixups (MCFixup)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="comment">// Fixups resolve to plain values that need to be encoded.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0aeebc6c5e4e32b0c507045b954dd187b5">ARM::fixup_t2_so_imm</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordtype">unsigned</span> SoImm = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">unsigned</span> Encoded =  <a class="code" href="namespacellvm_1_1ARM__AM.html#a3d6b5f20dd274d971ef924f3e2a29d1a">ARM_AM::getT2SOImmVal</a>(SoImm);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Encoded != ~0U &amp;&amp; <span class="stringliteral">&quot;Not a Thumb2 so_imm value?&quot;</span>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">return</span> Encoded;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordtype">unsigned</span> getT2AddrModeSORegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> Bits, <span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordtype">unsigned</span> getT2AddrModeImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordtype">unsigned</span> getT2AddrModeImm8OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// getSORegOpValue - Return an encoded so_reg shifted register value.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSORegRegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordtype">unsigned</span> getSORegImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">unsigned</span> getT2SORegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordtype">unsigned</span> getNEONVcvtImm32OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">return</span> 64 - MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">unsigned</span> getBitfieldInvertedMaskOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordtype">unsigned</span> getRegisterListOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">unsigned</span> getAddrMode6AddressOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordtype">unsigned</span> getAddrMode6OneLane32AddressOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">unsigned</span> getAddrMode6DupAddressOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordtype">unsigned</span> getAddrMode6OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">unsigned</span> getShiftRight8Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordtype">unsigned</span> getShiftRight16Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordtype">unsigned</span> getShiftRight32Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordtype">unsigned</span> getShiftRight64Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">unsigned</span> getThumbSRImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keyword">template</span> &lt;u<span class="keywordtype">int</span>8_t shift, <span class="keywordtype">bool</span> invert&gt;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordtype">unsigned</span> getExpandedImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    static_assert(shift &lt;= 32, <span class="stringliteral">&quot;Shift count must be less than or equal to 32.&quot;</span>);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> (invert ? (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() ^ 0xff) : MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) &gt;&gt; shift;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">unsigned</span> NEONThumb2DataIPostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                      <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordtype">unsigned</span> NEONThumb2LoadStorePostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                          <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordtype">unsigned</span> NEONThumb2DupPostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                    <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">unsigned</span> NEONThumb2V8PostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                   <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordtype">unsigned</span> VFPThumb2PostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getPowerTwoOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordtype">void</span> EmitByte(<span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    OS &lt;&lt; (<a class="code" href="classchar.html">char</a>)C;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordtype">void</span> EmitConstant(uint64_t Val, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">// Output the constant in little endian byte order.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>; ++i) {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="keywordtype">unsigned</span> Shift = IsLittleEndian ? i * 8 : (Size - 1 - i) * 8;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      EmitByte((Val &gt;&gt; Shift) &amp; 0xff, OS);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordtype">void</span> encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">bool</span> isNeg, ARM::Fixups fixup&gt;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getBFTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getBFAfterTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getVPTMaskOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getRestrictedCondCodeOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> size&gt;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> getMVEPairVectorIndexOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;};</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/// NEONThumb2DataIPostEncoder - Post-process encoded NEON data-processing</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/// instructions, and rewrite them to their Thumb2 form if we are currently in</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/// Thumb2 mode.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::NEONThumb2DataIPostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                                 <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">if</span> (isThumb2(STI)) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">// NEON Thumb2 data-processsing encodings are very simple: bit 24 is moved</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="comment">// to bit 12 of the high half-word (i.e. bit 28), and bits 27-24 are</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// set to 1111.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordtype">unsigned</span> Bit24 = EncodedValue &amp; 0x01000000;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordtype">unsigned</span> Bit28 = Bit24 &lt;&lt; 4;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    EncodedValue &amp;= 0xEFFFFFFF;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    EncodedValue |= Bit28;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    EncodedValue |= 0x0F000000;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">return</span> EncodedValue;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;}</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/// NEONThumb2LoadStorePostEncoder - Post-process encoded NEON load/store</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/// instructions, and rewrite them to their Thumb2 form if we are currently in</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/// Thumb2 mode.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::NEONThumb2LoadStorePostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                                 <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">if</span> (isThumb2(STI)) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    EncodedValue &amp;= 0xF0FFFFFF;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    EncodedValue |= 0x09000000;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">return</span> EncodedValue;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;}</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/// NEONThumb2DupPostEncoder - Post-process encoded NEON vdup</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/// instructions, and rewrite them to their Thumb2 form if we are currently in</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/// Thumb2 mode.</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::NEONThumb2DupPostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                                 <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">if</span> (isThumb2(STI)) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    EncodedValue &amp;= 0x00FFFFFF;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    EncodedValue |= 0xEE000000;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">return</span> EncodedValue;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;}</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/// Post-process encoded NEON v8 instructions, and rewrite them to Thumb2 form</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">/// if we are in Thumb2.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::NEONThumb2V8PostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                                 <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">if</span> (isThumb2(STI)) {</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    EncodedValue |= 0xC000000; <span class="comment">// Set bits 27-26</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">return</span> EncodedValue;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;}</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/// VFPThumb2PostEncoder - Post-process encoded VFP instructions and rewrite</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/// them to their Thumb2 form if we are currently in Thumb2 mode.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;VFPThumb2PostEncoder(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> EncodedValue,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">if</span> (isThumb2(STI)) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    EncodedValue &amp;= 0x0FFFFFFF;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    EncodedValue |= 0xE0000000;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">return</span> EncodedValue;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;}</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/// getMachineOpValue - Return binary encoding of operand. If the machine</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/// operand requires relocation, record the relocation and return zero.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;getMachineOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordtype">unsigned</span> RegNo = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Reg);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="comment">// In NEON, Q registers are encoded as 2x their register number,</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="comment">// because they&#39;re using the same indices as the D registers they</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">// overlap. In MVE, there are no 64-bit vector instructions, so</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">// the encodings all refer to Q-registers by their literal</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="comment">// register number.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[ARM::HasMVEIntegerOps])</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="keywordflow">return</span> RegNo;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keywordflow">return</span> RegNo;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">case</span> ARM::Q0:  <span class="keywordflow">case</span> ARM::Q1:  <span class="keywordflow">case</span> ARM::Q2:  <span class="keywordflow">case</span> ARM::Q3:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">case</span> ARM::Q4:  <span class="keywordflow">case</span> ARM::Q5:  <span class="keywordflow">case</span> ARM::Q6:  <span class="keywordflow">case</span> ARM::Q7:</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">case</span> ARM::Q8:  <span class="keywordflow">case</span> ARM::Q9:  <span class="keywordflow">case</span> ARM::Q10: <span class="keywordflow">case</span> ARM::Q11:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">case</span> ARM::Q12: <span class="keywordflow">case</span> ARM::Q13: <span class="keywordflow">case</span> ARM::Q14: <span class="keywordflow">case</span> ARM::Q15:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">return</span> 2 * RegNo;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">isFPImm</a>()) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">APFloat</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">getFPImm</a>())</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                     .bitcastToAPInt().getHiBits(32).getLimitedValue());</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unable to encode MCOperand!&quot;</span>);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;}</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/// getAddrModeImmOpValue - Return encoding info for &#39;reg +/- imm&#39; operand.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMMCCodeEmitter::</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;EncodeAddrModeOpValues(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx, <span class="keywordtype">unsigned</span> &amp;Reg,</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                       <span class="keywordtype">unsigned</span> &amp;Imm, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO  = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  Reg = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  int32_t SImm = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordtype">bool</span> isAdd = <span class="keyword">true</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="comment">// Special value for #-0</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">if</span> (SImm == INT32_MIN) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    SImm = 0;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    isAdd = <span class="keyword">false</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  }</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">if</span> (SImm &lt; 0) {</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    SImm = -SImm;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    isAdd = <span class="keyword">false</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  Imm = SImm;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">return</span> isAdd;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;}</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/// getBranchTargetOpValue - Helper function to get the branch target operand,</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/// which is either an immediate or requires a fixup.</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">  626</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">getBranchTargetOpValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">FixupKind</a>,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="comment">// If the destination is an immediate, we have nothing to do.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected branch target type!&quot;</span>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(FixupKind);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="comment">// All of the information is in the fixup.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;}</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// Thumb BL and BLX use a strange offset encoding where bits 22 and 21 are</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// determined by negating them and XOR&#39;ing them with bit 23.</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="ARMMCCodeEmitter_8cpp.html#ab947196869d4c2d094c9bb9e5ad71800">  645</a></span>&#160;<span class="keyword">static</span> int32_t <a class="code" href="ARMMCCodeEmitter_8cpp.html#ab947196869d4c2d094c9bb9e5ad71800">encodeThumbBLOffset</a>(int32_t offset) {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  offset &gt;&gt;= 1;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> S  = (offset &amp; 0x800000) &gt;&gt; 23;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> J1 = (offset &amp; 0x400000) &gt;&gt; 22;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> J2 = (offset &amp; 0x200000) &gt;&gt; 21;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  J1 = (~J1 &amp; 0x1);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  J2 = (~J2 &amp; 0x1);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  J1 ^= S;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  J2 ^= S;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  offset &amp;= ~0x600000;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  offset |= J1 &lt;&lt; 22;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  offset |= J2 &lt;&lt; 21;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">return</span> offset;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/// getThumbBLTargetOpValue - Return encoding info for immediate branch target.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;getThumbBLTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0adb86ef3fcfce8098efef7cb48f3ae98d">ARM::fixup_arm_thumb_bl</a>,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ARMMCCodeEmitter_8cpp.html#ab947196869d4c2d094c9bb9e5ad71800">encodeThumbBLOffset</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/// getThumbBLXTargetOpValue - Return encoding info for Thumb immediate</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">/// BLX branch target.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;getThumbBLXTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a78f923cec6a90c05ba09b4cf99112b93">ARM::fixup_arm_thumb_blx</a>,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="ARMMCCodeEmitter_8cpp.html#ab947196869d4c2d094c9bb9e5ad71800">encodeThumbBLOffset</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/// getThumbBRTargetOpValue - Return encoding info for Thumb branch target.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;getThumbBRTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a02e738702c5e86913f9f7df2f83480b3">ARM::fixup_arm_thumb_br</a>,</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">return</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;}</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/// getThumbBCCTargetOpValue - Return encoding info for Thumb branch target.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;getThumbBCCTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a9ad27f8b55ac56d16b5e0c378bad0051">ARM::fixup_arm_thumb_bcc</a>,</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">return</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/// getThumbCBTargetOpValue - Return encoding info for Thumb branch target.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;getThumbCBTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a293bb495311c0764277085879d15c057">ARM::fixup_arm_thumb_cb</a>, Fixups, STI);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">return</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/// Return true if this branch has a non-always predication</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="ARMMCCodeEmitter_8cpp.html#a56251b58f5363a93fdd15de343d3b7eb">  723</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMMCCodeEmitter_8cpp.html#a56251b58f5363a93fdd15de343d3b7eb">HasConditionalBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI) {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordtype">int</span> NumOp = MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>();</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">if</span> (NumOp &gt;= 2) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; NumOp-1; ++i) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MCOp1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(i);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MCOp2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(i + 1);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">if</span> (MCOp1.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; MCOp2.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          (MCOp2.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0 || MCOp2.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == ARM::CPSR)) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>(MCOp1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) != <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>)</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  }</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;}</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/// getBranchTargetOpValue - Return encoding info for 24-bit immediate branch</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/// target.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">ARMMCCodeEmitter::</a></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">getBranchTargetOpValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// FIXME: This really, really shouldn&#39;t use TargetMachine. We don&#39;t want</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">// coupling between MC and TM anywhere we can help it.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">if</span> (isThumb2(STI))</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return</a></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">      ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0abd8de06471430072373886fe44229083">ARM::fixup_t2_condbranch</a>, Fixups, STI);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">return</span> getARMBranchTargetOpValue(MI, OpIdx, Fixups, STI);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;}</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/// getBranchTargetOpValue - Return encoding info for 24-bit immediate branch</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/// target.</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;getARMBranchTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMMCCodeEmitter_8cpp.html#a56251b58f5363a93fdd15de343d3b7eb">HasConditionalBranch</a>(MI))</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx,</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                      <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0afbaadabc6e1f4ff4ddacc0b8ddf61872">ARM::fixup_arm_condbranch</a>, Fixups, STI);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx,</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                                    <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a1f91bda8769d2b0c0a7e9d6e813334b8">ARM::fixup_arm_uncondbranch</a>, Fixups, STI);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 2;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;}</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;getARMBLTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMMCCodeEmitter_8cpp.html#a56251b58f5363a93fdd15de343d3b7eb">HasConditionalBranch</a>(MI))</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx,</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                                      <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0ac101b88c74df376a53087a2a12829576">ARM::fixup_arm_condbl</a>, Fixups, STI);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a8b3ea0884f12a07077ecb6fd18395467">ARM::fixup_arm_uncondbl</a>, Fixups, STI);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 2;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;getARMBLXTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a92999538a175673cea0e806d24285585">ARM::fixup_arm_blx</a>, Fixups, STI);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;}</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">/// getUnconditionalBranchTargetOpValue - Return encoding info for 24-bit</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/// immediate branch target.</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::getThumbBranchTargetOpValue(</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordtype">unsigned</span> Val = 0;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">if</span>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a81dbbcf6c6a3e2c7c87af5dc5b9301d3">ARM::fixup_t2_uncondbranch</a>, Fixups, STI);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    Val = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>  = (Val &amp; 0x800000);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordtype">bool</span> J1 = (Val &amp; 0x400000);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordtype">bool</span> J2 = (Val &amp; 0x200000);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">if</span> (I ^ J1)</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    Val &amp;= ~0x400000;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    Val |= 0x400000;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">if</span> (I ^ J2)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    Val &amp;= ~0x200000;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    Val |= 0x200000;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">/// getAdrLabelOpValue - Return encoding info for 12-bit shifted-immediate</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/// ADR label target.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;getAdrLabelOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a0d7591bd8aae60a8151c5015a61f000b">ARM::fixup_arm_adr_pcrel_12</a>,</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  int64_t offset = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Val = 0x2000;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordtype">int</span> SoImmVal;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">if</span> (offset == INT32_MIN) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    Val = 0x1000;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    SoImmVal = 0;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (offset &lt; 0) {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    Val = 0x1000;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    offset *= -1;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    SoImmVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">ARM_AM::getSOImmVal</a>(offset);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">if</span>(SoImmVal == -1) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      Val = 0x2000;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      offset *= -1;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      SoImmVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">ARM_AM::getSOImmVal</a>(offset);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    SoImmVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">ARM_AM::getSOImmVal</a>(offset);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">if</span>(SoImmVal == -1) {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      Val = 0x1000;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      offset *= -1;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      SoImmVal = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">ARM_AM::getSOImmVal</a>(offset);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    }</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  }</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SoImmVal != -1 &amp;&amp; <span class="stringliteral">&quot;Not a valid so_imm value!&quot;</span>);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  Val |= SoImmVal;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;}</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/// getT2AdrLabelOpValue - Return encoding info for 12-bit immediate ADR label</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/// target.</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;getT2AdrLabelOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0aac71630154c96f2f6b3e2e324a40037c">ARM::fixup_t2_adr_pcrel_12</a>,</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  int32_t Val = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">if</span> (Val == INT32_MIN)</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    Val = 0x1000;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Val &lt; 0) {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    Val *= -1;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    Val |= 0x1000;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;}</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/// getITMaskOpValue - Return the architectural encoding of an IT</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/// predication mask, given the MCOperand format.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;getITMaskOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MaskMO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MaskMO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type!&quot;</span>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = MaskMO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="comment">// IT masks are encoded as a sequence of replacement low-order bits</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="comment">// for the condition code. So if the low bit of the starting</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="comment">// condition code is 1, then we have to flip all the bits above the</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="comment">// terminating bit (which is the lowest 1 bit).</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpIdx &gt; 0 &amp;&amp; <span class="stringliteral">&quot;IT mask appears first!&quot;</span>);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> CondMO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx-1);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondMO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type!&quot;</span>);</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">if</span> (CondMO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 1) {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordtype">unsigned</span> LowBit = Mask &amp; -<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordtype">unsigned</span> BitsAboveLowBit = 0xF &amp; (-LowBit &lt;&lt; 1);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    Mask ^= BitsAboveLowBit;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  }</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;}</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">/// getThumbAdrLabelOpValue - Return encoding info for 8-bit immediate ADR label</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/// target.</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;getThumbAdrLabelOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a09a9168eafc337c15e7de013524a1532">ARM::fixup_thumb_adr_pcrel_10</a>,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                    Fixups, STI);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;}</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/// getThumbAddrModeRegRegOpValue - Return encoding info for &#39;reg + reg&#39;</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/// operand.</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;getThumbAddrModeRegRegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;,</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="comment">// [Rn, Rm]</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="comment">//   {5-3} = Rm</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="comment">//   {2-0} = Rn</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordtype">unsigned</span> Rn = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordtype">unsigned</span> Rm = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="keywordflow">return</span> (Rm &lt;&lt; 3) | Rn;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;}</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/// getMVEShiftImmOpValue - Return encoding info for the &#39;sz:imm5&#39;</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/// operand.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;ARMMCCodeEmitter::getMVEShiftImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="comment">// {4-0} = szimm5</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="comment">// The value we are trying to encode is an immediate between either the</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">// range of [1-7] or [1-15] depending on whether we are dealing with the</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="comment">// u8/s8 or the u16/s16 variants respectively.</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="comment">// This value is encoded as follows, if ShiftImm is the value within those</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="comment">// ranges then the encoding szimm5 = ShiftImm + size, where size is either 8</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="comment">// or 16.</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, ShiftImm;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">switch</span>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()) {</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_imms16bh:</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_imms16th:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_immu16bh:</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_immu16th:</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      Size = 16;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_imms8bh:</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_imms8th:</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_immu8bh:</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordflow">case</span> ARM::MVE_VSHLL_immu8th:</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      Size = 8;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Use of operand not supported by this instruction&quot;</span>);</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  ShiftImm = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">return</span> Size + ShiftImm;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;}</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/// getAddrModeImm12OpValue - Return encoding info for &#39;reg +/- imm12&#39; operand.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;getAddrModeImm12OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">// {17-13} = reg</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">// {12}    = (U)nsigned (add == &#39;1&#39;, sub == &#39;0&#39;)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="comment">// {11-0}  = imm12</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, Imm12;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordtype">bool</span> isAdd = <span class="keyword">true</span>;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="comment">// If The first operand isn&#39;t a register, we have a label reference.</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    Reg = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(ARM::PC);   <span class="comment">// Rn is PC.</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    Imm12 = 0;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      isAdd = <a class="code" href="AliasAnalysis_8cpp.html#a59771df77981e87ed0a09221f120f759">false</a> ; <span class="comment">// &#39;U&#39; bit is set as part of the fixup.</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      <span class="keywordflow">if</span> (isThumb2(STI))</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a336d5f4419eb0ef8073bbac49a84de19">ARM::fixup_t2_ldst_pcrel_12</a>);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0ac8226e9dee163f040579c8cd8e5eb8c5">ARM::fixup_arm_ldst_pcrel_12</a>);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      ++MCNumCPRelocations;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      Reg = ARM::PC;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      int32_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">if</span> (Offset == INT32_MIN) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        Offset = 0;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        isAdd = <span class="keyword">false</span>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Offset &lt; 0) {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        Offset *= -1;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        isAdd = <span class="keyword">false</span>;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;      }</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      Imm12 = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    }</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm12, Fixups, STI);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = Imm12 &amp; 0xfff;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    Binary |= (1 &lt;&lt; 12);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  Binary |= (Reg &lt;&lt; 13);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;}</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> Bits, <span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;getT2ScaledImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="comment">// FIXME: The immediate operand should have already been encoded like this</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="comment">// before ever getting here. The encoder method should just need to combine</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="comment">// the MI operands for the register and the offset into a single</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="comment">// representation for the complex operand in the .td file. This isn&#39;t just</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="comment">// style, unfortunately. As-is, we can&#39;t represent the distinct encoding</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="comment">// for #-0.</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="comment">// {Bits}    = (U)nsigned (add == &#39;1&#39;, sub == &#39;0&#39;)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="comment">// {(Bits-1)-0}  = immediate</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  int32_t Imm = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordtype">bool</span> isAdd = Imm &gt;= 0;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">if</span> (Imm &lt; 0)</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    Imm = -(<a class="code" href="classuint32__t.html">uint32_t</a>)Imm;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  Imm &gt;&gt;= Shift;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = Imm &amp; ((1U &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) - 1);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    Binary |= (1U &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/// getMveAddrModeRQOpValue - Return encoding info for &#39;reg, vreg&#39;</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/// operand.</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;getMveAddrModeRQOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="comment">// {6-3} Rn</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="comment">// {2-0} Qm</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;M0 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;M1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordtype">unsigned</span> Rn = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(M0.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="keywordtype">unsigned</span> Qm = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(M1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Qm &lt; 8 &amp;&amp; <span class="stringliteral">&quot;Qm is supposed to be encodable in 3 bits&quot;</span>);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> (Rn &lt;&lt; 3) | Qm;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;}</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/// getMveAddrModeRQOpValue - Return encoding info for &#39;reg, vreg&#39;</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/// operand.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment"></span><span class="keyword">template</span>&lt;<span class="keywordtype">int</span> shift&gt;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;getMveAddrModeQOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="comment">// {10-8} Qm</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="comment">// {7-0} Imm</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;M0 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;M1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordtype">unsigned</span> Qm = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(M0.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    int32_t Imm = M1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordtype">bool</span> isAdd = Imm &gt;= 0;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    Imm &gt;&gt;= shift;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">if</span> (!isAdd)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      Imm = -(<a class="code" href="classuint32__t.html">uint32_t</a>)Imm;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    Imm &amp;= 0x7f;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      Imm |= 0x80;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Qm &lt; 8 &amp;&amp; <span class="stringliteral">&quot;Qm is supposed to be encodable in 3 bits&quot;</span>);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">return</span> (Qm &lt;&lt; 8) | Imm;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/// getT2AddrModeImm8s4OpValue - Return encoding info for</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/// &#39;reg +/- imm8&lt;&lt;2&#39; operand.</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;getT2AddrModeImm8s4OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="comment">// {12-9} = reg</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="comment">// {8}    = (U)nsigned (add == &#39;1&#39;, sub == &#39;0&#39;)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="comment">// {7-0}  = imm8</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordtype">bool</span> isAdd = <span class="keyword">true</span>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="comment">// If The first operand isn&#39;t a register, we have a label reference.</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    Reg = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(ARM::PC);   <span class="comment">// Rn is PC.</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    Imm8 = 0;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    isAdd = <a class="code" href="AliasAnalysis_8cpp.html#a59771df77981e87ed0a09221f120f759">false</a> ; <span class="comment">// &#39;U&#39; bit is set as part of the fixup.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected machine operand type!&quot;</span>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a6d87443e7775d51eaf0708da110f352a">ARM::fixup_t2_pcrel_10</a>);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    ++MCNumCPRelocations;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm8, Fixups, STI);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="comment">// FIXME: The immediate operand should have already been encoded like this</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="comment">// before ever getting here. The encoder method should just need to combine</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">// the MI operands for the register and the offset into a single</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="comment">// representation for the complex operand in the .td file. This isn&#39;t just</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="comment">// style, unfortunately. As-is, we can&#39;t represent the distinct encoding</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="comment">// for #-0.</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = (Imm8 &gt;&gt; 2) &amp; 0xff;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    Binary |= (1 &lt;&lt; 8);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  Binary |= (Reg &lt;&lt; 9);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;}</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">/// getT2AddrModeImm7s4OpValue - Return encoding info for</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">/// &#39;reg +/- imm7&lt;&lt;2&#39; operand.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;ARMMCCodeEmitter::getT2AddrModeImm7s4OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="comment">// {11-8} = reg</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="comment">// {7}    = (A)dd (add == &#39;1&#39;, sub == &#39;0&#39;)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="comment">// {6-0}  = imm7</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, Imm7;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="comment">// If The first operand isn&#39;t a register, we have a label reference.</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="keywordtype">bool</span> isAdd = EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm7, Fixups, STI);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="comment">// FIXME: The immediate operand should have already been encoded like this</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="comment">// before ever getting here. The encoder method should just need to combine</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="comment">// the MI operands for the register and the offset into a single</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="comment">// representation for the complex operand in the .td file. This isn&#39;t just</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="comment">// style, unfortunately. As-is, we can&#39;t represent the distinct encoding</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="comment">// for #-0.</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = (Imm7 &gt;&gt; 2) &amp; 0xff;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;A&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    Binary |= (1 &lt;&lt; 7);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  Binary |= (Reg &lt;&lt; 8);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;}</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/// getT2AddrModeImm0_1020s4OpValue - Return encoding info for</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">/// &#39;reg + imm8&lt;&lt;2&#39; operand.</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;getT2AddrModeImm0_1020s4OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="comment">// {11-8} = reg</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="comment">// {7-0}  = imm8</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordtype">unsigned</span> Reg = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a> = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">return</span> (Reg &lt;&lt; 8) | <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a>;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;ARMMCCodeEmitter::getHiLo16ImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="comment">// {20-16} = imm{15-12}</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="comment">// {11-0}  = imm{11-0}</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="comment">// Hi / lo 16 bits already extracted during earlier passes.</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">return</span> static_cast&lt;unsigned&gt;(MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">// Handle :upper16: and :lower16: assembly prefixes.</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">if</span> (E-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() == <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55">MCExpr::Target</a>) {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMMCExpr.html">ARMMCExpr</a> *ARM16Expr = cast&lt;ARMMCExpr&gt;(<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    E = ARM16Expr-&gt;<a class="code" href="classllvm_1_1ARMMCExpr.html#af7d1d5822ce3e8ade03e2e37b24a1254">getSubExpr</a>();</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCConstantExpr.html">MCConstantExpr</a> *MCE = dyn_cast&lt;MCConstantExpr&gt;(E)) {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      <span class="keyword">const</span> int64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = MCE-&gt;getValue();</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;      <span class="keywordflow">if</span> (Value &gt; UINT32_MAX)</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;constant value truncated (limited to 32-bit)&quot;</span>);</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      <span class="keywordflow">switch</span> (ARM16Expr-&gt;<a class="code" href="classllvm_1_1ARMMCExpr.html#a027a4b922b7cd848265077a71c0206cf">getKind</a>()) {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMMCExpr.html#acec6f9906f36fe65bb12580ad5914bffafca5fd8fd089e33284a6fc6c62489f02">ARMMCExpr::VK_ARM_HI16</a>:</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        <span class="keywordflow">return</span> (int32_t(Value) &amp; 0xffff0000) &gt;&gt; 16;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMMCExpr.html#acec6f9906f36fe65bb12580ad5914bffa20af63e771eafbfcbeb2ccfd27528ba4">ARMMCExpr::VK_ARM_LO16</a>:</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;        <span class="keywordflow">return</span> (int32_t(Value) &amp; 0x0000ffff);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported ARMFixup&quot;</span>);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    }</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordflow">switch</span> (ARM16Expr-&gt;<a class="code" href="classllvm_1_1ARMMCExpr.html#a027a4b922b7cd848265077a71c0206cf">getKind</a>()) {</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported ARMFixup&quot;</span>);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMMCExpr.html#acec6f9906f36fe65bb12580ad5914bffafca5fd8fd089e33284a6fc6c62489f02">ARMMCExpr::VK_ARM_HI16</a>:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a>(STI) ? <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a3175e012a680bfa04176f1073d837f78">ARM::fixup_t2_movt_hi16</a></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                                      : <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a551a7051fef9738a64327579574a84f1">ARM::fixup_arm_movt_hi16</a>);</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMMCExpr.html#acec6f9906f36fe65bb12580ad5914bffa20af63e771eafbfcbeb2ccfd27528ba4">ARMMCExpr::VK_ARM_LO16</a>:</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a>(STI) ? <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0af29359bd1f79d7f6aec8e2c9275f44d1">ARM::fixup_t2_movw_lo16</a></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                      : <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a2b8a01780fc474ad24becf86799f112b">ARM::fixup_arm_movw_lo16</a>);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    }</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, E, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  }</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="comment">// If the expression doesn&#39;t have :upper16: or :lower16: on it,</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="comment">// it&#39;s just a plain immediate expression, previously those evaluated to</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">// the lower 16 bits of the expression regardless of whether</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="comment">// we have a movt or a movw, but that led to misleadingly results.</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="comment">// This is disallowed in the AsmParser in validateInstruction()</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="comment">// so this should never happen.</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;expression without :upper16: or :lower16:&quot;</span>);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;}</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;getLdStSORegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+1);</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+2);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordtype">unsigned</span> Rn = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordtype">unsigned</span> Rm = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordtype">unsigned</span> ShImm = <a class="code" href="namespacellvm_1_1ARM__AM.html#a29a2545f60f5e7f7cffd5e66b0d4cf87">ARM_AM::getAM2Offset</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordtype">bool</span> isAdd = <a class="code" href="namespacellvm_1_1ARM__AM.html#acda0e957b0c23c9beaa0d98238e140f3">ARM_AM::getAM2Op</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOp = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f978e0398d511ac5d13a41269b2f5fe">ARM_AM::getAM2ShiftOpc</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordtype">unsigned</span> SBits = getShiftOp(ShOp);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="comment">// While &quot;lsr #32&quot; and &quot;asr #32&quot; exist, they are encoded with a 0 in the shift</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">// amount. However, it would be an easy mistake to make so check here.</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((ShImm &amp; ~0x1f) == 0 &amp;&amp; <span class="stringliteral">&quot;Out of range shift amount&quot;</span>);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="comment">// {16-13} = Rn</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">// {12}    = isAdd</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="comment">// {11-0}  = shifter</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="comment">//  {3-0}  = Rm</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="comment">//  {4}    = 0</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="comment">//  {6-5}  = type</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="comment">//  {11-7} = imm</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = Rm;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  Binary |= Rn &lt;&lt; 13;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  Binary |= SBits &lt;&lt; 5;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  Binary |= ShImm &lt;&lt; 7;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    Binary |= 1 &lt;&lt; 12;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;getAddrMode2OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="comment">// {13}     1 == imm12, 0 == Rm</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="comment">// {12}     isAdd</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="comment">// {11-0}   imm12/Rm</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+1);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordtype">bool</span> isAdd = <a class="code" href="namespacellvm_1_1ARM__AM.html#acda0e957b0c23c9beaa0d98238e140f3">ARM_AM::getAM2Op</a>(Imm) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != 0;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = <a class="code" href="namespacellvm_1_1ARM__AM.html#a29a2545f60f5e7f7cffd5e66b0d4cf87">ARM_AM::getAM2Offset</a>(Imm);</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">// if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm12</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">if</span> (isReg) {</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> ShOp = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0f978e0398d511ac5d13a41269b2f5fe">ARM_AM::getAM2ShiftOpc</a>(Imm);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    Binary &lt;&lt;= 7;                    <span class="comment">// Shift amount is bits [11:7]</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    Binary |= getShiftOp(ShOp) &lt;&lt; 5; <span class="comment">// Shift type is bits [6:5]</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    Binary |= CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()); <span class="comment">// Rm is bits [3:0]</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  }</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">return</span> Binary | (isAdd &lt;&lt; 12) | (isReg &lt;&lt; 13);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;}</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;getPostIdxRegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="comment">// {4}      isAdd</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="comment">// {3-0}    Rm</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+1);</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordtype">bool</span> isAdd = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() != 0;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">return</span> CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()) | (isAdd &lt;&lt; 4);</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;}</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;getAddrMode3OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="comment">// {9}      1 == imm8, 0 == Rm</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="comment">// {8}      isAdd</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="comment">// {7-4}    imm7_4/zero</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="comment">// {3-0}    imm3_0/Rm</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+1);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordtype">bool</span> isAdd = <a class="code" href="namespacellvm_1_1ARM__AM.html#acf54dffc0ef46cbffcaace8bcf2a3758">ARM_AM::getAM3Op</a>(Imm) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordtype">bool</span> isImm = MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a> = <a class="code" href="namespacellvm_1_1ARM__AM.html#a05a5f8eaf559ab55d1c8f7f9a7826a87">ARM_AM::getAM3Offset</a>(Imm);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="comment">// if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">if</span> (!isImm)</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    Imm8 = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordflow">return</span> Imm8 | (isAdd &lt;&lt; 8) | (isImm &lt;&lt; 9);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;}</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;getAddrMode3OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="comment">// {13}     1 == imm8, 0 == Rm</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="comment">// {12-9}   Rn</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="comment">// {8}      isAdd</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="comment">// {7-4}    imm7_4/zero</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="comment">// {3-0}    imm3_0/Rm</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+1);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx+2);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="comment">// If The first operand isn&#39;t a register, we have a label reference.</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordtype">unsigned</span> Rn = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(ARM::PC);   <span class="comment">// Rn is PC.</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected machine operand type!&quot;</span>);</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a8c5b03f8ae59e84ef4b8301c9cf246b3">ARM::fixup_arm_pcrel_10_unscaled</a>);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    ++MCNumCPRelocations;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">return</span> (Rn &lt;&lt; 9) | (1 &lt;&lt; 13);</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  }</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordtype">unsigned</span> Rn = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordtype">bool</span> isAdd = <a class="code" href="namespacellvm_1_1ARM__AM.html#acf54dffc0ef46cbffcaace8bcf2a3758">ARM_AM::getAM3Op</a>(Imm) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordtype">bool</span> isImm = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a> = <a class="code" href="namespacellvm_1_1ARM__AM.html#a05a5f8eaf559ab55d1c8f7f9a7826a87">ARM_AM::getAM3Offset</a>(Imm);</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="comment">// if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordflow">if</span> (!isImm)</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    Imm8 = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">return</span> (Rn &lt;&lt; 9) | Imm8 | (isAdd &lt;&lt; 8) | (isImm &lt;&lt; 13);</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;}</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/// getAddrModeThumbSPOpValue - Encode the t_addrmode_sp operands.</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;getAddrModeThumbSPOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// [SP, #imm]</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="comment">//   {7-0} = imm8</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == ARM::SP &amp;&amp;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;         <span class="stringliteral">&quot;Unexpected base register!&quot;</span>);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="comment">// The immediate is already shifted for the implicit zeroes, so no change</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="comment">// here.</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">return</span> MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xff;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;}</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">/// getAddrModeISOpValue - Encode the t_addrmode_is# operands.</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;getAddrModeISOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="comment">// [Rn, #imm]</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="comment">//   {7-3} = imm5</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="comment">//   {2-0} = Rn</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keywordtype">unsigned</span> Rn = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordtype">unsigned</span> Imm5 = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordflow">return</span> ((Imm5 &amp; 0x1f) &lt;&lt; 3) | Rn;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;}</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">/// getAddrModePCOpValue - Return encoding for t_addrmode_pc operands.</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;getAddrModePCOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a7b3659cc67fef8cc53f589860b2f1299">ARM::fixup_arm_thumb_cp</a>, Fixups, STI);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">return</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 2);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;}</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">/// getAddrMode5OpValue - Return encoding info for &#39;reg +/- (imm8 &lt;&lt; 2)&#39; operand.</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;getAddrMode5OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="comment">// {12-9} = reg</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">// {8}    = (U)nsigned (add == &#39;1&#39;, sub == &#39;0&#39;)</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="comment">// {7-0}  = imm8</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a>;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordtype">bool</span> isAdd;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="comment">// If The first operand isn&#39;t a register, we have a label reference.</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    Reg = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(ARM::PC);   <span class="comment">// Rn is PC.</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    Imm8 = 0;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    isAdd = <span class="keyword">false</span>; <span class="comment">// &#39;U&#39; bit is handled as part of the fixup.</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected machine operand type!&quot;</span>);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">if</span> (isThumb2(STI))</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a6d87443e7775d51eaf0708da110f352a">ARM::fixup_t2_pcrel_10</a>);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a1eea621a676048b22be7958e8be8a714">ARM::fixup_arm_pcrel_10</a>);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    ++MCNumCPRelocations;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm8, Fixups, STI);</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    isAdd = <a class="code" href="namespacellvm_1_1ARM__AM.html#a55a750d304cec7fccaa832e298b0ea23">ARM_AM::getAM5Op</a>(Imm8) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  }</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = <a class="code" href="namespacellvm_1_1ARM__AM.html#abba23061634d5885171053eadb065aab">ARM_AM::getAM5Offset</a>(Imm8);</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    Binary |= (1 &lt;&lt; 8);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  Binary |= (Reg &lt;&lt; 9);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;}</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">/// getAddrMode5FP16OpValue - Return encoding info for &#39;reg +/- (imm8 &lt;&lt; 1)&#39; operand.</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment"></span><a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;getAddrMode5FP16OpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="comment">// {12-9} = reg</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="comment">// {8}    = (U)nsigned (add == &#39;1&#39;, sub == &#39;0&#39;)</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="comment">// {7-0}  = imm8</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">Imm8</a>;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="keywordtype">bool</span> isAdd;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="comment">// If The first operand isn&#39;t a register, we have a label reference.</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    Reg = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(ARM::PC);   <span class="comment">// Rn is PC.</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    Imm8 = 0;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    isAdd = <span class="keyword">false</span>; <span class="comment">// &#39;U&#39; bit is handled as part of the fixup.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected machine operand type!&quot;</span>);</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <span class="keywordflow">if</span> (isThumb2(STI))</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a602810052128acb5e2f15572370533bf">ARM::fixup_t2_pcrel_9</a>);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a4e8f8786070cb526f59e12e7141d0b3d">ARM::fixup_arm_pcrel_9</a>);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    ++MCNumCPRelocations;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    EncodeAddrModeOpValues(MI, OpIdx, Reg, Imm8, Fixups, STI);</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    isAdd = <a class="code" href="namespacellvm_1_1ARM__AM.html#a55a750d304cec7fccaa832e298b0ea23">ARM_AM::getAM5Op</a>(Imm8) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  }</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = <a class="code" href="namespacellvm_1_1ARM__AM.html#abba23061634d5885171053eadb065aab">ARM_AM::getAM5Offset</a>(Imm8);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="comment">// Immediate is always encoded as positive. The &#39;U&#39; bit controls add vs sub.</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <span class="keywordflow">if</span> (isAdd)</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    Binary |= (1 &lt;&lt; 8);</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  Binary |= (Reg &lt;&lt; 9);</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;}</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;getSORegRegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="comment">// Sub-operands are [reg, reg, imm]. The first register is Rm, the reg to be</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="comment">// shifted. The second is Rs, the amount to shift by, and the third specifies</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="comment">// the type of the shift.</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="comment">// {3-0} = Rm.</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="comment">// {4}   = 1</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="comment">// {6-5} = type</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="comment">// {11-8} = Rs</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="comment">// {7}    = 0</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO  = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 2);</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> SOpc = <a class="code" href="namespacellvm_1_1ARM__AM.html#a552f0f6a6cad1279707100bfe7fc3e97">ARM_AM::getSORegShOp</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="comment">// Encode Rm.</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="keywordtype">unsigned</span> Binary = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="comment">// Encode the shift opcode.</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordtype">unsigned</span> SBits = 0;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordtype">unsigned</span> Rs = MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="keywordflow">if</span> (Rs) {</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    <span class="comment">// Set shift operand (bit[7:4]).</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <span class="comment">// LSL - 0001</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="comment">// LSR - 0011</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="comment">// ASR - 0101</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="comment">// ROR - 0111</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="keywordflow">switch</span> (SOpc) {</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown shift opc!&quot;</span>);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>: SBits = 0x1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a>: SBits = 0x3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">ARM_AM::asr</a>: SBits = 0x5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaf9bc4030b576764b9de7211577c98460">ARM_AM::ror</a>: SBits = 0x7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    }</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  }</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  Binary |= SBits &lt;&lt; 4;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="comment">// Encode the shift operation Rs.</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="comment">// Encode Rs bit[11:8].</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM__AM.html#a0d941a5b2ae5980beb76d03048a24eb3">ARM_AM::getSORegOffset</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) == 0);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">return</span> Binary | (CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Rs) &lt;&lt; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5a9f2608a8d94538cd4232d031fca8bb46">ARMII::RegRsShift</a>);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;}</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;getSORegImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="comment">// Sub-operands are [reg, imm]. The first register is Rm, the reg to be</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="comment">// shifted. The second is the amount to shift by.</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="comment">// {3-0} = Rm.</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="comment">// {4}   = 0</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="comment">// {6-5} = type</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="comment">// {11-7} = imm</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO  = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> SOpc = <a class="code" href="namespacellvm_1_1ARM__AM.html#a552f0f6a6cad1279707100bfe7fc3e97">ARM_AM::getSORegShOp</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="comment">// Encode Rm.</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordtype">unsigned</span> Binary = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="comment">// Encode the shift opcode.</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="keywordtype">unsigned</span> SBits = 0;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="comment">// Set shift operand (bit[6:4]).</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="comment">// LSL - 000</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="comment">// LSR - 010</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="comment">// ASR - 100</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="comment">// ROR - 110</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <span class="comment">// RRX - 110 and bit[11:8] clear.</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">switch</span> (SOpc) {</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown shift opc!&quot;</span>);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>: SBits = 0x0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a>: SBits = 0x2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">ARM_AM::asr</a>: SBits = 0x4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaf9bc4030b576764b9de7211577c98460">ARM_AM::ror</a>: SBits = 0x6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">ARM_AM::rrx</a>:</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    Binary |= 0x60;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  }</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <span class="comment">// Encode shift_imm bit[11:7].</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  Binary |= SBits &lt;&lt; 4;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <a class="code" href="namespacellvm_1_1ARM__AM.html#a0d941a5b2ae5980beb76d03048a24eb3">ARM_AM::getSORegOffset</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset &lt; 32 &amp;&amp; <span class="stringliteral">&quot;Offset must be in range 0-31!&quot;</span>);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">return</span> Binary | (Offset &lt;&lt; 7);</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;}</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;getT2AddrModeSORegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum+1);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO3 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum+2);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="comment">// Encoded as [Rn, Rm, imm].</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="comment">// FIXME: Needs fixup support.</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Value.html">Value</a> = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  Value &lt;&lt;= 4;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  Value |= CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO2.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  Value &lt;&lt;= 2;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  Value |= MO3.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> Bits, <span class="keywordtype">unsigned</span> Shift&gt;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;getT2AddrModeImmOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO2 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum+1);</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="comment">// FIXME: Needs fixup support.</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Value.html">Value</a> = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="comment">// If the immediate is B bits long, we need B+1 bits in order</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="comment">// to represent the (inverse of the) sign bit.</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  Value &lt;&lt;= (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> + 1);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  int32_t tmp = (int32_t)MO2.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="keywordflow">if</span> (tmp == INT32_MIN) { <span class="comment">// represents subtracting zero rather than adding it</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    tmp = 0;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp &lt; 0) {</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    tmp = <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">abs</a>(tmp);</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    Value |= (1U &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>); <span class="comment">// Set the ADD bit</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  }</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  Value |= (tmp &gt;&gt; Shift) &amp; ((1U &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) - 1);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;}</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;getT2AddrModeImm8OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNum);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="comment">// FIXME: Needs fixup support.</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Value.html">Value</a> = 0;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  int32_t tmp = (int32_t)MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="keywordflow">if</span> (tmp &lt; 0)</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    tmp = <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">abs</a>(tmp);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    Value |= 256; <span class="comment">// Set the ADD bit</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  Value |= tmp &amp; 255;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;}</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;getT2SORegOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="comment">// Sub-operands are [reg, imm]. The first register is Rm, the reg to be</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="comment">// shifted. The second is the amount to shift by.</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="comment">// {3-0} = Rm.</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="comment">// {4}   = 0</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="comment">// {6-5} = type</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="comment">// {11-7} = imm</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO  = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO1 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx + 1);</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ARM_AM::ShiftOpc</a> SOpc = <a class="code" href="namespacellvm_1_1ARM__AM.html#a552f0f6a6cad1279707100bfe7fc3e97">ARM_AM::getSORegShOp</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="comment">// Encode Rm.</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordtype">unsigned</span> Binary = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <span class="comment">// Encode the shift opcode.</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordtype">unsigned</span> SBits = 0;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="comment">// Set shift operand (bit[6:4]).</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <span class="comment">// LSL - 000</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="comment">// LSR - 010</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="comment">// ASR - 100</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <span class="comment">// ROR - 110</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordflow">switch</span> (SOpc) {</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown shift opc!&quot;</span>);</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">ARM_AM::lsl</a>: SBits = 0x0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">ARM_AM::lsr</a>: SBits = 0x2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">ARM_AM::asr</a>: SBits = 0x4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">ARM_AM::rrx</a>: <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaf9bc4030b576764b9de7211577c98460">ARM_AM::ror</a>: SBits = 0x6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  }</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  Binary |= SBits &lt;&lt; 4;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordflow">if</span> (SOpc == <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">ARM_AM::rrx</a>)</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;    <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="comment">// Encode shift_imm bit[11:7].</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">return</span> Binary | <a class="code" href="namespacellvm_1_1ARM__AM.html#a0d941a5b2ae5980beb76d03048a24eb3">ARM_AM::getSORegOffset</a>(MO1.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) &lt;&lt; 7;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;getBitfieldInvertedMaskOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="comment">// 10 bits. lower 5 bits are the lsb of the mask, high five bits are the</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="comment">// msb of the mask.</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> v = ~MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> lsb = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(v);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> msb = (32 - <a class="code" href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">countLeadingZeros</a> (v)) - 1;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(v != 0 &amp;&amp; lsb &lt; 32 &amp;&amp; msb &lt; 32 &amp;&amp; <span class="stringliteral">&quot;Illegal bitfield mask!&quot;</span>);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">return</span> lsb | (msb &lt;&lt; 5);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;}</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;getRegisterListOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="comment">// VLDM/VSTM/VSCCLRM:</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <span class="comment">//   {12-8} = Vd</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="comment">//   {7-0}  = Number of registers</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="comment">// LDM/STM:</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="comment">//   {15-0}  = Bitfield of GPRs.</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="keywordtype">unsigned</span> Reg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordtype">bool</span> SPRRegs = ARMMCRegisterClasses[ARM::SPRRegClassID].contains(Reg);</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordtype">bool</span> DPRRegs = ARMMCRegisterClasses[ARM::DPRRegClassID].contains(Reg);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordtype">unsigned</span> Binary = 0;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">if</span> (SPRRegs || DPRRegs) {</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="comment">// VLDM/VSTM/VSCCLRM</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keywordtype">unsigned</span> RegNo = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Reg);</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = (MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) &amp; 0xff;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    Binary |= (RegNo &amp; 0x1f) &lt;&lt; 8;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="comment">// Ignore VPR</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == ARM::VSCCLRMD || MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == ARM::VSCCLRMS)</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;      --NumRegs;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">if</span> (SPRRegs)</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;      Binary |= NumRegs;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;      Binary |= NumRegs * 2;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>();</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(std::is_sorted(MI.<a class="code" href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">begin</a>() + <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, MI.<a class="code" href="classllvm_1_1MCInst.html#ad815f3f5c7e6106ca7ba4926d143c2cf">end</a>(),</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                          [&amp;](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;LHS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;RHS) {</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                            <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(LHS.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()) &lt;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                              MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(RHS.getReg());</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                          }));</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Op, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;      <span class="keywordtype">unsigned</span> RegNo = MRI.<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      Binary |= 1 &lt;&lt; RegNo;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    }</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  }</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <span class="keywordflow">return</span> Binary;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;}</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/// getAddrMode6AddressOpValue - Encode an addrmode6 register number along</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/// with the alignment operand.</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;getAddrMode6AddressOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Reg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Imm = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + 1);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="keywordtype">unsigned</span> RegNo = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Reg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = 0;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="keywordflow">switch</span> (Imm.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  <span class="keywordflow">case</span> 8:  Align = 0x01; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">case</span> 16: Align = 0x02; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <span class="keywordflow">case</span> 32: Align = 0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  }</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keywordflow">return</span> RegNo | (Align &lt;&lt; 4);</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;}</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/// getAddrMode6OneLane32AddressOpValue - Encode an addrmode6 register number</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/// along  with the alignment operand for use in VST1 and VLD1 with size 32.</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;getAddrMode6OneLane32AddressOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Reg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Imm = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + 1);</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="keywordtype">unsigned</span> RegNo = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Reg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = 0;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="keywordflow">switch</span> (Imm.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="keywordflow">case</span> 32: <span class="comment">// Default &#39;0&#39; value for invalid alignments of 8, 16, 32 bytes.</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordflow">case</span> 2: Align = 0x00; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="keywordflow">case</span> 4: Align = 0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  }</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">return</span> RegNo | (Align &lt;&lt; 4);</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;}</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/// getAddrMode6DupAddressOpValue - Encode an addrmode6 register number and</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/// alignment operand for use in VLD-dup instructions.  This is the same as</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">/// getAddrMode6AddressOpValue except for the alignment encoding, which is</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">/// different for VLD4-dup.</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;getAddrMode6DupAddressOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Reg = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Imm = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op + 1);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordtype">unsigned</span> RegNo = CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(Reg.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = 0;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">switch</span> (Imm.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">case</span> 8:  Align = 0x01; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">case</span> 16: Align = 0x03; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  }</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">return</span> RegNo | (Align &lt;&lt; 4);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;}</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;getAddrMode6OffsetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() == 0) <span class="keywordflow">return</span> 0x0D;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="keywordflow">return</span> CTX.<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">getEncodingValue</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;getShiftRight8Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="keywordflow">return</span> 8 - MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;}</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;getShiftRight16Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <span class="keywordflow">return</span> 16 - MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;}</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;getShiftRight32Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <span class="keywordflow">return</span> 32 - MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;}</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="keywordtype">unsigned</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;getShiftRight64Imm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="keywordflow">return</span> 64 - MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Op).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;}</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="keywordtype">void</span> ARMMCCodeEmitter::</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="comment">// Pseudo instructions don&#39;t get encoded.</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  uint64_t TSFlags = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="keywordflow">if</span> ((TSFlags &amp; <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5a2adb030227483dbcc19765434c480053">ARMII::FormMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aed92c669415789f4004e04ce570c8f1c">ARMII::Pseudo</a>)</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="keywordflow">if</span> (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>() == 2 || Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>() == 4)</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    Size = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected instruction size!&quot;</span>);</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Binary = getBinaryCodeForInstr(MI, Fixups, STI);</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="comment">// Thumb 32-bit wide instructions need to emit the high order halfword</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <span class="comment">// first.</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a>(STI) &amp;&amp; Size == 4) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    EmitConstant(Binary &gt;&gt; 16, 2, OS);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    EmitConstant(Binary &amp; 0xffff, 2, OS);</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    EmitConstant(Binary, Size, OS);</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  ++MCNumEmitted;  <span class="comment">// Keep track of the # of mi&#39;s emitted.</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;}</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">bool</span> isNeg, ARM::Fixups fixup&gt;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;ARMMCCodeEmitter::getBFTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>())</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <a class="code" href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">return ::getBranchTargetOpValue</a>(MI, OpIdx, <a class="code" href="namespaceadjust_1_1ldi.html#a06201bf9c9511e494a43d2007ff433f9">fixup</a>, Fixups, STI);</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="keywordflow">return</span> isNeg ? -(MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1) : (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &gt;&gt; 1);</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;}</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;ARMMCCodeEmitter::getBFAfterTargetOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;                                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> BranchMO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0);</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BranchMO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>());</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *DiffExpr = <a class="code" href="classllvm_1_1MCBinaryExpr.html#aeb486a557befb75f998c127a1116501b">MCBinaryExpr::createSub</a>(</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;        MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(), BranchMO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(), CTX);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>(<a class="code" href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0aa605fdc6a8c29df27b40b4d327c98b6f">ARM::fixup_bfcsel_else_target</a>);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a>(0, DiffExpr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  }</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; BranchMO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>());</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <span class="keywordtype">int</span> Diff = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() - BranchMO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Diff == 4 || Diff == 2);</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <span class="keywordflow">return</span> Diff == 4;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;}</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::getVPTMaskOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;                                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword">const </span>{</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type!&quot;</span>);</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <span class="keywordtype">int</span> Imm = 0;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="comment">// VPT Masks are actually encoded as a series of invert/don&#39;t invert bits,</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="comment">// rather than true/false bits.</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordtype">unsigned</span> PrevBit = 0;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 3; i &gt;= 0; --i) {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = (Value &gt;&gt; i) &amp; 1;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;    <span class="comment">// Check if we are at the end of the mask.</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="keywordflow">if</span> ((Value &amp; ~(~0U &lt;&lt; i)) == 0) {</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;      Imm |= (1 &lt;&lt; i);</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    }</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="comment">// Convert the bit in the mask based on the previous bit.</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="keywordflow">if</span> (Bit != PrevBit)</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;      Imm |= (1 &lt;&lt; i);</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    PrevBit = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  }</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <span class="keywordflow">return</span> Imm;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;}</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::getRestrictedCondCodeOpValue(</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type!&quot;</span>);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>()) {</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(0 &amp;&amp; <span class="stringliteral">&quot;Unexpected Condition!&quot;</span>);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a038249ad0a9ef6d79cc3506c96dd3c1f">ARMCC::HS</a>:</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">ARMCC::EQ</a>:</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a7ed629585c923f434528020bd892bb97">ARMCC::HI</a>:</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">ARMCC::NE</a>:</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a802d63db44042a459a19b9f89b5b470c">ARMCC::GE</a>:</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a5f1f4297ecf2dafb48ff1cb0597faea8">ARMCC::LT</a>:</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ace020af050937ea3b758ed0f2c07af50">ARMCC::GT</a>:</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    <span class="keywordflow">return</span> 6;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a59df2d2242b1477e41d1d160980ed371">ARMCC::LE</a>:</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keywordflow">return</span> 7;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  }</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;}</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;getPowerTwoOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type!&quot;</span>);</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>((uint64_t)MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;}</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> start&gt;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> ARMMCCodeEmitter::</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;getMVEPairVectorIndexOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpIdx,</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpIdx);</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected operand type!&quot;</span>);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <span class="keywordflow">return</span> Value - start;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;}</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#include &quot;ARMGenMCCodeEmitter.inc&quot;</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="namespacellvm.html#af7f5c87d4ca29c43c410336bd0d1e33d"> 2009</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#af7f5c87d4ca29c43c410336bd0d1e33d">llvm::createARMLEMCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;                                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMMCCodeEmitter(MCII, Ctx, <span class="keyword">true</span>);</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;}</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3b6b4ef87ebe9da4ffafb245c3797425"> 2015</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#a3b6b4ef87ebe9da4ffafb245c3797425">llvm::createARMBEMCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;                                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMMCCodeEmitter(MCII, Ctx, <span class="keyword">false</span>);</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;}</div><div class="ttc" id="MipsInstPrinter_8cpp_html_a85e8dc708ae90b1129b892cb8ae1500f"><div class="ttname"><a href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg</a></div><div class="ttdeci">static bool isReg(const MCInst &amp;MI, unsigned OpNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsInstPrinter_8cpp_source.html#l00031">MipsInstPrinter.cpp:31</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a602810052128acb5e2f15572370533bf"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a602810052128acb5e2f15572370533bf">llvm::ARM::fixup_t2_pcrel_9</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00038">ARMFixupKinds.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ad815f3f5c7e6106ca7ba4926d143c2cf"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad815f3f5c7e6106ca7ba4926d143c2cf">llvm::MCInst::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00195">MCInst.h:195</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ad7df02a018c3a01d74738d5ba3a09e93"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">llvm::MCInst::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00193">MCInst.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_a21776434ecdfaabe268361d930e7abb5a9f2608a8d94538cd4232d031fca8bb46"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5a9f2608a8d94538cd4232d031fca8bb46">llvm::ARMII::RegRsShift</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00423">ARMBaseInfo.h:423</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a336d5f4419eb0ef8073bbac49a84de19"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a336d5f4419eb0ef8073bbac49a84de19">llvm::ARM::fixup_t2_ldst_pcrel_12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00021">ARMFixupKinds.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCConstantExpr_html"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html">llvm::MCConstantExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00131">MCExpr.h:131</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00017">AArch64FixupKinds.h:17</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1ARMMCExpr_html_a027a4b922b7cd848265077a71c0206cf"><div class="ttname"><a href="classllvm_1_1ARMMCExpr.html#a027a4b922b7cd848265077a71c0206cf">llvm::ARMMCExpr::getKind</a></div><div class="ttdeci">VariantKind getKind() const</div><div class="ttdoc">getOpcode - Get the kind of this expression. </div><div class="ttdef"><b>Definition:</b> <a href="ARMMCExpr_8h_source.html#l00051">ARMMCExpr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239ef"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">llvm::ARM_AM::ShiftOpc</a></div><div class="ttdeci">ShiftOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00027">ARMAddressingModes.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a92999538a175673cea0e806d24285585"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a92999538a175673cea0e806d24285585">llvm::ARM::fixup_arm_blx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00076">ARMFixupKinds.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_a21776434ecdfaabe268361d930e7abb5aed92c669415789f4004e04ce570c8f1c"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5aed92c669415789f4004e04ce570c8f1c">llvm::ARMII::Pseudo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00314">ARMBaseInfo.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00039">ARMAddressingModes.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a8b3ea0884f12a07077ecb6fd18395467"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a8b3ea0884f12a07077ecb6fd18395467">llvm::ARM::fixup_arm_uncondbl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00070">ARMFixupKinds.h:70</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="Triple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a4f1d9a9a0660bc80837984980c7ba402">llvm::ARMCC::EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00031">ARMBaseInfo.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a02e738702c5e86913f9f7df2f83480b3"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a02e738702c5e86913f9f7df2f83480b3">llvm::ARM::fixup_arm_thumb_br</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00058">ARMFixupKinds.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0afbaadabc6e1f4ff4ddacc0b8ddf61872"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0afbaadabc6e1f4ff4ddacc0b8ddf61872">llvm::ARM::fixup_arm_condbranch</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00047">ARMFixupKinds.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">llvm::ARM_AM::ia</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00068">ARMAddressingModes.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0aeebc6c5e4e32b0c507045b954dd187b5"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0aeebc6c5e4e32b0c507045b954dd187b5">llvm::ARM::fixup_t2_so_imm</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00104">ARMFixupKinds.h:104</a></div></div>
<div class="ttc" id="namespacellvm_html_a7d3d3a355228d2f64fa312abbd7abfbf"><div class="ttname"><a href="namespacellvm.html#a7d3d3a355228d2f64fa312abbd7abfbf">llvm::FixupKind</a></div><div class="ttdeci">static Lanai::Fixups FixupKind(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="LanaiMCCodeEmitter_8cpp_source.html#l00090">LanaiMCCodeEmitter.cpp:90</a></div></div>
<div class="ttc" id="ARMAsmPrinter_8cpp_html_ac74d5e6c2cf6e4a41c5cd533e7f88fad"><div class="ttname"><a href="ARMAsmPrinter_8cpp.html#ac74d5e6c2cf6e4a41c5cd533e7f88fad">isThumb</a></div><div class="ttdeci">static bool isThumb(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAsmPrinter_8cpp_source.html#l00460">ARMAsmPrinter.cpp:460</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a4e8f8786070cb526f59e12e7141d0b3d"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a4e8f8786070cb526f59e12e7141d0b3d">llvm::ARM::fixup_arm_pcrel_9</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00035">ARMFixupKinds.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_ade49ed181f638745d20791212153660d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">llvm::MCSubtargetInfo::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00104">MCSubtargetInfo.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a1f91bda8769d2b0c0a7e9d6e813334b8"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a1f91bda8769d2b0c0a7e9d6e813334b8">llvm::ARM::fixup_arm_uncondbranch</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00049">ARMFixupKinds.h:49</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0ac101b88c74df376a53087a2a12829576"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0ac101b88c74df376a53087a2a12829576">llvm::ARM::fixup_arm_condbl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00073">ARMFixupKinds.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a0f978e0398d511ac5d13a41269b2f5fe"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a0f978e0398d511ac5d13a41269b2f5fe">llvm::ARM_AM::getAM2ShiftOpc</a></div><div class="ttdeci">ShiftOpc getAM2ShiftOpc(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00411">ARMAddressingModes.h:411</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">llvm::ARM_AM::da</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00070">ARMAddressingModes.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">llvm::ARM_AM::db</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00071">ARMAddressingModes.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ARMMCExpr_html"><div class="ttname"><a href="classllvm_1_1ARMMCExpr.html">llvm::ARMMCExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMMCExpr_8h_source.html#l00016">ARMMCExpr.h:16</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a2b8a01780fc474ad24becf86799f112b"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a2b8a01780fc474ad24becf86799f112b">llvm::ARM::fixup_arm_movw_lo16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00096">ARMFixupKinds.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a7ed629585c923f434528020bd892bb97"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a7ed629585c923f434528020bd892bb97">llvm::ARMCC::HI</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00039">ARMBaseInfo.h:39</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a0d7591bd8aae60a8151c5015a61f000b"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a0d7591bd8aae60a8151c5015a61f000b">llvm::ARM::fixup_arm_adr_pcrel_12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00043">ARMFixupKinds.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_aeb486a557befb75f998c127a1116501b"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#aeb486a557befb75f998c127a1116501b">llvm::MCBinaryExpr::createSub</a></div><div class="ttdeci">static const MCBinaryExpr * createSub(const MCExpr *LHS, const MCExpr *RHS, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00552">MCExpr.h:552</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a05a5f8eaf559ab55d1c8f7f9a7826a87"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a05a5f8eaf559ab55d1c8f7f9a7826a87">llvm::ARM_AM::getAM3Offset</a></div><div class="ttdeci">unsigned char getAM3Offset(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00436">ARMAddressingModes.h:436</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a802d63db44042a459a19b9f89b5b470c"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a802d63db44042a459a19b9f89b5b470c">llvm::ARMCC::GE</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00041">ARMBaseInfo.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0abd8de06471430072373886fe44229083"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0abd8de06471430072373886fe44229083">llvm::ARM::fixup_t2_condbranch</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00052">ARMFixupKinds.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="ARMFixupKinds_8h_html"><div class="ttname"><a href="ARMFixupKinds_8h.html">ARMFixupKinds.h</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1lltok_html_af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a"><div class="ttname"><a href="namespacellvm_1_1lltok.html#af353621f14cb4b4b3af5ffaff84076b1a56697632782c9ab774d6c132a955674a">llvm::lltok::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="LLToken_8h_source.html#l00470">LLToken.h:470</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">llvm::ARM_AM::AMSubMode</a></div><div class="ttdeci">AMSubMode</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00066">ARMAddressingModes.h:66</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_acda0e957b0c23c9beaa0d98238e140f3"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#acda0e957b0c23c9beaa0d98238e140f3">llvm::ARM_AM::getAM2Op</a></div><div class="ttdeci">AddrOpc getAM2Op(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00408">ARMAddressingModes.h:408</a></div></div>
<div class="ttc" id="MCCodeEmitter_8h_html"><div class="ttname"><a href="MCCodeEmitter_8h.html">MCCodeEmitter.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_abba23061634d5885171053eadb065aab"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#abba23061634d5885171053eadb065aab">llvm::ARM_AM::getAM5Offset</a></div><div class="ttdeci">unsigned char getAM5Offset(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00479">ARMAddressingModes.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_acf54dffc0ef46cbffcaace8bcf2a3758"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#acf54dffc0ef46cbffcaace8bcf2a3758">llvm::ARM_AM::getAM3Op</a></div><div class="ttdeci">AddrOpc getAM3Op(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00437">ARMAddressingModes.h:437</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a0d941a5b2ae5980beb76d03048a24eb3"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a0d941a5b2ae5980beb76d03048a24eb3">llvm::ARM_AM::getSORegOffset</a></div><div class="ttdeci">unsigned getSORegOffset(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00115">ARMAddressingModes.h:115</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ae08639a6e0f682daf9d9b4809ee0cf7c">llvm::ARMCC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00032">ARMBaseInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_aa7aceb7ad4b48227d5610a99178df869"><div class="ttname"><a href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">llvm::MCOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00059">MCInst.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaafeb1424944dafbde8a990bce1f5bd84">llvm::ARM_AM::lsl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00030">ARMAddressingModes.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="APFloat_8h_html"><div class="ttname"><a href="APFloat_8h.html">APFloat.h</a></div><div class="ttdoc">This file declares a class to represent arbitrary precision floating point values and provide a varie...</div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efaf9bc4030b576764b9de7211577c98460"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efaf9bc4030b576764b9de7211577c98460">llvm::ARM_AM::ror</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00032">ARMAddressingModes.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a3d6b5f20dd274d971ef924f3e2a29d1a"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a3d6b5f20dd274d971ef924f3e2a29d1a">llvm::ARM_AM::getT2SOImmVal</a></div><div class="ttdeci">int getT2SOImmVal(unsigned Arg)</div><div class="ttdoc">getT2SOImmVal - Given a 32-bit immediate, if it is something that can fit into a Thumb-2 shifter_oper...</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00306">ARMAddressingModes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a09a9168eafc337c15e7de013524a1532"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a09a9168eafc337c15e7de013524a1532">llvm::ARM::fixup_thumb_adr_pcrel_10</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00041">ARMFixupKinds.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">llvm::ARM_AM::ib</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00069">ARMAddressingModes.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a8ce9439c5f364d8b85930e0ee689bbb8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a8ce9439c5f364d8b85930e0ee689bbb8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(MCRegister RegNo) const</div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00546">MCRegisterInfo.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a444e46ff0a17a6c9480eb151bd42c9bc"><div class="ttname"><a href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">llvm::Triple::isOSBinFormatMachO</a></div><div class="ttdeci">bool isOSBinFormatMachO() const</div><div class="ttdoc">Tests whether the environment is MachO. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00634">Triple.h:634</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7baa17e18db7296e9011b46e04360745760">llvm::X86II::Imm8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00779">X86BaseInfo.h:779</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_abdf37854fa6eb68017b96486df443a32"><div class="ttname"><a href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a></div><div class="ttdeci">static MCFixup create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00093">MCFixup.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_a21776434ecdfaabe268361d930e7abb5a2adb030227483dbcc19765434c480053"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#a21776434ecdfaabe268361d930e7abb5a2adb030227483dbcc19765434c480053">llvm::ARMII::FormMask</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00311">ARMBaseInfo.h:311</a></div></div>
<div class="ttc" id="namespacellvm_html_a6aa081e4a6739103c56ec536b663c2e4"><div class="ttname"><a href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">llvm::countLeadingZeros</a></div><div class="ttdeci">unsigned countLeadingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the most significant bit to the least stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00225">MathExtras.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a3175e012a680bfa04176f1073d837f78"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a3175e012a680bfa04176f1073d837f78">llvm::ARM::fixup_t2_movt_hi16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00097">ARMFixupKinds.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0ad8333a61d51a1a24c7282773e6099667"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0ad8333a61d51a1a24c7282773e6099667">llvm::ARM::fixup_arm_mod_imm</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00101">ARMFixupKinds.h:101</a></div></div>
<div class="ttc" id="ARMMCCodeEmitter_8cpp_html_ab947196869d4c2d094c9bb9e5ad71800"><div class="ttname"><a href="ARMMCCodeEmitter_8cpp.html#ab947196869d4c2d094c9bb9e5ad71800">encodeThumbBLOffset</a></div><div class="ttdeci">static int32_t encodeThumbBLOffset(int32_t offset)</div><div class="ttdef"><b>Definition:</b> <a href="ARMMCCodeEmitter_8cpp_source.html#l00645">ARMMCCodeEmitter.cpp:645</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a59df2d2242b1477e41d1d160980ed371"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a59df2d2242b1477e41d1d160980ed371">llvm::ARMCC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00044">ARMBaseInfo.h:44</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a1eea621a676048b22be7958e8be8a714"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a1eea621a676048b22be7958e8be8a714">llvm::ARM::fixup_arm_pcrel_10</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00029">ARMFixupKinds.h:29</a></div></div>
<div class="ttc" id="ARMMCCodeEmitter_8cpp_html_a56251b58f5363a93fdd15de343d3b7eb"><div class="ttname"><a href="ARMMCCodeEmitter_8cpp.html#a56251b58f5363a93fdd15de343d3b7eb">HasConditionalBranch</a></div><div class="ttdeci">static bool HasConditionalBranch(const MCInst &amp;MI)</div><div class="ttdoc">Return true if this branch has a non-always predication. </div><div class="ttdef"><b>Definition:</b> <a href="ARMMCCodeEmitter_8cpp_source.html#l00723">ARMMCCodeEmitter.cpp:723</a></div></div>
<div class="ttc" id="classllvm_1_1ARMMCExpr_html_acec6f9906f36fe65bb12580ad5914bffafca5fd8fd089e33284a6fc6c62489f02"><div class="ttname"><a href="classllvm_1_1ARMMCExpr.html#acec6f9906f36fe65bb12580ad5914bffafca5fd8fd089e33284a6fc6c62489f02">llvm::ARMMCExpr::VK_ARM_HI16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMMCExpr_8h_source.html#l00020">ARMMCExpr.h:20</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a9ad27f8b55ac56d16b5e0c378bad0051"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a9ad27f8b55ac56d16b5e0c378bad0051">llvm::ARM::fixup_arm_thumb_bcc</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00091">ARMFixupKinds.h:91</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa325f4baf722ab35ea203950c4e3c5e5a">llvm::ARM_AM::asr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00029">ARMAddressingModes.h:29</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a0f3447f06da0010c13eeb865004f71ca"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a0f3447f06da0010c13eeb865004f71ca">llvm::ARM_AM::getSOImmVal</a></div><div class="ttdeci">int getSOImmVal(unsigned Arg)</div><div class="ttdoc">getSOImmVal - Given a 32-bit immediate, if it is something that can fit into an shifter_operand immed...</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00163">ARMAddressingModes.h:163</a></div></div>
<div class="ttc" id="namespaceadjust_1_1ldi_html_a06201bf9c9511e494a43d2007ff433f9"><div class="ttname"><a href="namespaceadjust_1_1ldi.html#a06201bf9c9511e494a43d2007ff433f9">adjust::ldi::fixup</a></div><div class="ttdeci">void fixup(unsigned Size, const MCFixup &amp;Fixup, uint64_t &amp;Value, MCContext *Ctx=nullptr)</div><div class="ttdoc">Adjusts a value to fix up the immediate of an LDI Rd, K instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AVRAsmBackend_8cpp_source.html#l00192">AVRAsmBackend.cpp:192</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_af5d6e67c11188675c1309e098afac194"><div class="ttname"><a href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">llvm::MCExpr::getKind</a></div><div class="ttdeci">ExprKind getKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00068">MCExpr.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a038249ad0a9ef6d79cc3506c96dd3c1f"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a038249ad0a9ef6d79cc3506c96dd3c1f">llvm::ARMCC::HS</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00033">ARMBaseInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a29a2545f60f5e7f7cffd5e66b0d4cf87"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a29a2545f60f5e7f7cffd5e66b0d4cf87">llvm::ARM_AM::getAM2Offset</a></div><div class="ttdeci">unsigned getAM2Offset(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00405">ARMAddressingModes.h:405</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0af29359bd1f79d7f6aec8e2c9275f44d1"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0af29359bd1f79d7f6aec8e2c9275f44d1">llvm::ARM::fixup_t2_movw_lo16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00098">ARMFixupKinds.h:98</a></div></div>
<div class="ttc" id="ARMMCExpr_8h_html"><div class="ttname"><a href="ARMMCExpr_8h.html">ARMMCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0aac71630154c96f2f6b3e2e324a40037c"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0aac71630154c96f2f6b3e2e324a40037c">llvm::ARM::fixup_t2_adr_pcrel_12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00045">ARMFixupKinds.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a40c7fb73978096ed317dd71fb8a84cf4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">llvm::MCInst::getLoc</a></div><div class="ttdeci">SMLoc getLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00178">MCInst.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0ac8226e9dee163f040579c8cd8e5eb8c5"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0ac8226e9dee163f040579c8cd8e5eb8c5">llvm::ARM::fixup_arm_ldst_pcrel_12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00018">ARMFixupKinds.h:18</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efabf251272bdeee23065eaf39227adfe88">llvm::ARM_AM::rrx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00033">ARMAddressingModes.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a552f0f6a6cad1279707100bfe7fc3e97"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a552f0f6a6cad1279707100bfe7fc3e97">llvm::ARM_AM::getSORegShOp</a></div><div class="ttdeci">ShiftOpc getSORegShOp(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00116">ARMAddressingModes.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1ARMMCExpr_html_acec6f9906f36fe65bb12580ad5914bffa20af63e771eafbfcbeb2ccfd27528ba4"><div class="ttname"><a href="classllvm_1_1ARMMCExpr.html#acec6f9906f36fe65bb12580ad5914bffa20af63e771eafbfcbeb2ccfd27528ba4">llvm::ARMMCExpr::VK_ARM_LO16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMMCExpr_8h_source.html#l00021">ARMMCExpr.h:21</a></div></div>
<div class="ttc" id="namespacellvm_html_af7f5c87d4ca29c43c410336bd0d1e33d"><div class="ttname"><a href="namespacellvm.html#af7f5c87d4ca29c43c410336bd0d1e33d">llvm::createARMLEMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createARMLEMCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="ARMMCCodeEmitter_8cpp_source.html#l02009">ARMMCCodeEmitter.cpp:2009</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">llvm::ARM_AM::no_shift</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00028">ARMAddressingModes.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a6d87443e7775d51eaf0708da110f352a"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a6d87443e7775d51eaf0708da110f352a">llvm::ARM::fixup_t2_pcrel_10</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00032">ARMFixupKinds.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a5f1f4297ecf2dafb48ff1cb0597faea8"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a5f1f4297ecf2dafb48ff1cb0597faea8">llvm::ARMCC::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00042">ARMBaseInfo.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa25f26a9f4d00c9ac425953111519c041">llvm::ARM_AM::lsr</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00031">ARMAddressingModes.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1ARMMCExpr_html_af7d1d5822ce3e8ade03e2e37b24a1254"><div class="ttname"><a href="classllvm_1_1ARMMCExpr.html#af7d1d5822ce3e8ade03e2e37b24a1254">llvm::ARMMCExpr::getSubExpr</a></div><div class="ttdeci">const MCExpr * getSubExpr() const</div><div class="ttdoc">getSubExpr - Get the child of this expression. </div><div class="ttdef"><b>Definition:</b> <a href="ARMMCExpr_8h_source.html#l00054">ARMMCExpr.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0aa605fdc6a8c29df27b40b4d327c98b6f"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0aa605fdc6a8c29df27b40b4d327c98b6f">llvm::ARM::fixup_bfcsel_else_target</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00111">ARMFixupKinds.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">llvm::tgtok::Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6ace020af050937ea3b758ed0f2c07af50"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6ace020af050937ea3b758ed0f2c07af50">llvm::ARMCC::GT</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00043">ARMBaseInfo.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a78f923cec6a90c05ba09b4cf99112b93"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a78f923cec6a90c05ba09b4cf99112b93">llvm::ARM::fixup_arm_thumb_blx</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00082">ARMFixupKinds.h:82</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_a2816e84a08c108d18bc4665bc1817e01"><div class="ttname"><a href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">llvm::abs</a></div><div class="ttdeci">APFloat abs(APFloat X)</div><div class="ttdoc">Returns the absolute value of the argument. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01233">APFloat.h:1233</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a551a7051fef9738a64327579574a84f1"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a551a7051fef9738a64327579574a84f1">llvm::ARM::fixup_arm_movt_hi16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00095">ARMFixupKinds.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00045">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="ARMMCCodeEmitter_8cpp_html_ac71adedf5a7e045a327f230a16a3984d"><div class="ttname"><a href="ARMMCCodeEmitter_8cpp.html#ac71adedf5a7e045a327f230a16a3984d">getBranchTargetOpValue</a></div><div class="ttdeci">static uint32_t getBranchTargetOpValue(const MCInst &amp;MI, unsigned OpIdx, unsigned FixupKind, SmallVectorImpl&lt; MCFixup &gt; &amp;Fixups, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">getBranchTargetOpValue - Helper function to get the branch target operand, which is either an immedia...</div><div class="ttdef"><b>Definition:</b> <a href="ARMMCCodeEmitter_8cpp_source.html#l00626">ARMMCCodeEmitter.cpp:626</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a81dbbcf6c6a3e2c7c87af5dc5b9301d3"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a81dbbcf6c6a3e2c7c87af5dc5b9301d3">llvm::ARM::fixup_t2_uncondbranch</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00055">ARMFixupKinds.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a8c5b03f8ae59e84ef4b8301c9cf246b3"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a8c5b03f8ae59e84ef4b8301c9cf246b3">llvm::ARM::fixup_arm_pcrel_10_unscaled</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00025">ARMFixupKinds.h:25</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a293bb495311c0764277085879d15c057"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a293bb495311c0764277085879d15c057">llvm::ARM::fixup_arm_thumb_cb</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00085">ARMFixupKinds.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0adb86ef3fcfce8098efef7cb48f3ae98d"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0adb86ef3fcfce8098efef7cb48f3ae98d">llvm::ARM::fixup_arm_thumb_bl</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00079">ARMFixupKinds.h:79</a></div></div>
<div class="ttc" id="classchar_html"><div class="ttname"><a href="classchar.html">char</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_a4c59f0784e520b79b9965b489ab21ceb"><div class="ttname"><a href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00320">MCContext.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55">llvm::MCExpr::Target</a></div><div class="ttdoc">Target specific expression. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00042">MCExpr.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a55a750d304cec7fccaa832e298b0ea23"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a55a750d304cec7fccaa832e298b0ea23">llvm::ARM_AM::getAM5Op</a></div><div class="ttdeci">AddrOpc getAM5Op(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00480">ARMAddressingModes.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_a3b6b4ef87ebe9da4ffafb245c3797425"><div class="ttname"><a href="namespacellvm.html#a3b6b4ef87ebe9da4ffafb245c3797425">llvm::createARMBEMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createARMBEMCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="ARMMCCodeEmitter_8cpp_source.html#l02015">ARMMCCodeEmitter.cpp:2015</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a59771df77981e87ed0a09221f120f759"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a59771df77981e87ed0a09221f120f759">false</a></div><div class="ttdeci">Function Alias Analysis false</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="MCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_ad950a20a6062ddd7f336a9eede28bdf0a7b3659cc67fef8cc53f589860b2f1299"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ad950a20a6062ddd7f336a9eede28bdf0a7b3659cc67fef8cc53f589860b2f1299">llvm::ARM::fixup_arm_thumb_cp</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFixupKinds_8h_source.html#l00088">ARMFixupKinds.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_acbd988411b2f4c9261c968d9922ecc9c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#acbd988411b2f4c9261c968d9922ecc9c">llvm::MCOperand::getFPImm</a></div><div class="ttdeci">double getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00085">MCInst.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad675c21464eb38c355e73c7f72f8160b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00623">MCInstrDesc.h:623</a></div></div>
<div class="ttc" id="MCFixup_8h_html"><div class="ttname"><a href="MCFixup_8h.html">MCFixup.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
