[18:09:44.81] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069eea5061164a898209ca82bbda58325a9da73eb6ddaf230aa49f93a5ef511cc936bbf7d819629c9c0071f9127123ea0e4f9 -python 0 -command "source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/sim_server_init.tcl" -log /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/primewave_session7_sim_server_job3 -libDefFile /home/argershm/180-voltmeter/Analog/cc/lib.defs
              /c Execution time: Sat Sep  6 18:09:43 2025
              /c Host: claws-compute3.ece.ncsu.edu
              /c Working directory: /home/argershm/180-voltmeter/Analog/cc
              /c 
[18:09:48.85] /m Information: Registering ICV PERC package...
[18:09:49.23] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:09:49.38] /o 
[18:09:49.40] /i source /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/sim_server_init.tcl
[18:09:49.52] /o SimServer socket started on claws-compute3.ece.ncsu.edu:35015
[18:09:49.57] /m Information: Launching Waveform Viewer "cd /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_rqVePw -unique_string 424077b79e1069ee499fe9e1da60ccebd6c7980de498070fc2511cd128a4b2dec1cb7792ad94754215911dea03ed9e1441abcbfbd14f7765cfa45a5add62021b -lic_type 2   -parent_cc_pid 2804298  > /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/logs/viewer.log 2>&1"
[18:09:49.60] /o ==== Received Msg ====
              /c len=197 sourceSoc=sock44e8cd40 msgIndex=84 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/task0/sim_script0.tcl 0 saeSession4 1 overwrite
[18:09:49.60] /o 
[18:09:49.66] /m Information: Info: Waveform format selected is PSF. Synopsys recommends using the WDF format with the <HSPICE/FineSim> simulator.
              /c WDF is an optimal format that improves viewing performance and reduces disk usage while PSF is a 3rd party format and support "as-is".
              /c To change the format, open the Setup -> Environment menu and select the WDF format. (PW-642)
[18:09:50.12] /m Information: "Starting incremental netlisting for design "integrator/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:09:50.15] /o Loading: Callback files...
[18:09:50.15] /o 
              /c [INFO] : Loading display.tcl from /mnt/designkits/gf180MCU/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE
              /c 
              /c  if you wish to Load other display.tcl, please set shell environment valiable "iPDK_load_display_gf180mcu" to value = 0
[18:09:50.15] /o 
[18:09:50.19] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[18:09:50.19] /w Warning: Could not set the value of preference xtEMIRLPEStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[18:09:50.19] /o 	#######################################
[18:09:50.19] /o 	CC-PDK Library Name	: gf180MCU Open
[18:09:50.19] /o 	#######################################
[18:09:50.19] /o 
[18:09:50.20] /o Netlisting
[18:09:50.20] /o Creating output directories
[18:09:50.31] /o No Design Integrity rule violations found in "integrator/tb_main_opamp/schematic"
[18:09:50.31] /o Scanning: integrator/tb_main_opamp/schematic
[18:09:50.48] /o Scanning: integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:09:50.97] /m Information: 
[18:09:50.97] /o Checking "analogLib/ideal_balun/schematic"
[18:09:50.97] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:09:50.97] /o Scanning: analogLib/ideal_balun/schematic
[18:09:51.03] /o Computing terminal lists
[18:09:51.03] /o Processing terminals of module integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:09:51.04] /o Processing terminals of module analogLib/ideal_balun/schematic
[18:09:51.04] /o Processing terminals of module integrator/tb_main_opamp/schematic
[18:09:51.08] /o Starting netlisting
[18:09:51.12] /o Formatting integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:09:51.13] /m Information: "integrator main_ota_88dB_3kHz_TRIAL schematic" renetlisted. (NETLISTING-056)
[18:09:51.15] /m Information: "Netlisting design "integrator/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:09:51.16] /# Composing simulator input file for design "integrator/tb_main_opamp/schematic"...
[18:09:51.27] /# Simulator input file composed successfully for design "integrator/tb_main_opamp/schematic"
[18:09:51.28] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/results/outputs.tcl for AVA evaluation.
[18:09:51.45] /o 
[18:09:51.61] /# Composing simulator input file for design "integrator/tb_main_opamp/schematic" for 11 iterations...
[18:09:51.65] /o                                              sweep:L=0                                              
[18:09:51.69] /o                                             sweep:L=10u                                             
[18:09:51.73] /o                                             sweep:L=20u                                             
[18:09:51.76] /o                                             sweep:L=30u                                             
[18:09:51.80] /o                                             sweep:L=40u                                             
[18:09:51.84] /o                                             sweep:L=50u                                             
[18:09:51.88] /o                                             sweep:L=60u                                             
[18:09:51.92] /o                                             sweep:L=70u                                             
[18:09:51.97] /o                                             sweep:L=80u                                             
[18:09:52.02] /o                                             sweep:L=90u                                             
[18:09:52.04] /# Simulator input file composed successfully for design "integrator/tb_main_opamp/schematic"
[18:09:52.06] /o                                            sweep:L=0.1m                                            
[18:09:52.12] /o                         Launching jobs for testbench diff_mode_gain started                        
[18:09:52.12] /# Starting 11 PrimeSimSPICE simulations for design: integrator/tb_main_opamp/schematic
[18:09:52.13] /o                         Creating jobs for testbench diff_mode_gain (0 / 11)                        
[18:09:52.14] /o                            Launching 11 jobs for testbench diff_mode_gain                           
[18:09:52.98] /# Simulations launched successfully for design: integrator/tb_main_opamp/schematic
[18:09:52.98] /o                         Launching jobs for testbench diff_mode_gain finished                        
[18:09:53.37] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[18:09:55.07] /m Information: Job distribution master (saeSession4,diff_mode_gain.Simulation_Simulation session:session0 testbench:diff_mode_gain) : up to 3 job running workers.
[18:10:02.47] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=20u (PW-653)
[18:10:02.48] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=0 (PW-653)
[18:10:04.27] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=30u (PW-653)
[18:10:04.37] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=40u (PW-653)
[18:10:05.97] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=50u (PW-653)
[18:10:06.07] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=60u (PW-653)
[18:10:07.37] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=10u (PW-653)
[18:10:07.67] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=70u (PW-653)
[18:10:07.77] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=80u (PW-653)
[18:10:09.07] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=90u (PW-653)
[18:10:09.37] /# Simulation failed for design: integrator/tb_main_opamp/schematic point: L=0.1m (PW-653)
[18:10:09.38] /# Netlisting and simulation completed for testbench: diff_mode_gain in 20s
[18:10:09.38] /# Evaluating and plotting outputs...
[18:10:09.46] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:10:10.34] /# Evaluating and plotting completed for testbench: diff_mode_gain in 1s
[18:10:10.38] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[18:10:32.25] /o ==== Received Msg ====
              /c len=1781 sourceSoc=sock44e8cd40 msgIndex=62 rawMsg=ResumeJob /home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=0/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=10u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=20u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=30u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=40u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=50u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=60u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=70u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=80u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=90u/results][/home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/L=0.1m/results 0 
[18:10:32.25] /o 
[18:12:49.81] /o ==== Received Msg ====
              /c len=197 sourceSoc=sock5828d210 msgIndex=85 rawMsg=AppendTask /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/sim_server/custom_compiler.argershm/stb.integrator.tb_main_opamp.schematic.session7/task1/sim_script1.tcl 1 saeSession4 1 overwrite
[18:12:49.81] /o 
[18:12:49.83] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[18:12:49.84] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[18:12:50.43] /m Information: "Starting incremental netlisting for design "integrator/tb_main_opamp/schematic"..." (NETLISTING-010)
[18:12:50.43] /o Netlisting
[18:12:50.43] /o Creating output directories
[18:12:50.52] /o No Design Integrity rule violations found in "integrator/tb_main_opamp/schematic"
[18:12:50.52] /o Scanning: integrator/tb_main_opamp/schematic
[18:12:50.64] /o Scanning: integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:12:51.05] /m Information: 
[18:12:51.05] /o Checking "analogLib/ideal_balun/schematic"
[18:12:51.05] /o No rule violations found in "analogLib/ideal_balun/schematic"
[18:12:51.05] /o Scanning: analogLib/ideal_balun/schematic
[18:12:51.11] /o Computing terminal lists
[18:12:51.11] /o Processing terminals of module integrator/main_ota_88dB_3kHz_TRIAL/schematic
[18:12:51.11] /o Processing terminals of module analogLib/ideal_balun/schematic
[18:12:51.12] /o Processing terminals of module integrator/tb_main_opamp/schematic
[18:12:51.16] /o Starting netlisting
[18:12:51.23] /m Information: "Netlisting design "integrator/tb_main_opamp/schematic" finished successfully." (NETLISTING-012)
[18:12:51.24] /# Composing simulator input file for design "integrator/tb_main_opamp/schematic"...
[18:12:51.32] /# Simulator input file composed successfully for design "integrator/tb_main_opamp/schematic"
[18:12:51.33] /m Information: Save ouputs to /home/argershm/180-voltmeter/Analog/cc/simulation/integrator,tb_main_opamp,schematic/history_1/simulation/diff_mode_gain/PrimeSimSPICE/parametric/results/outputs.tcl for AVA evaluation.
[18:12:51.51] /o 
[18:12:51.67] /# Composing simulator input file for design "integrator/tb_main_opamp/schematic" for 11 iterations...
[18:12:51.71] /o                                              sweep:L=0                                              
[18:12:51.75] /o                                             sweep:L=10u                                             
[18:12:51.79] /o                                             sweep:L=20u                                             
[18:12:51.83] /o                                             sweep:L=30u                                             
[18:12:51.87] /o                                             sweep:L=40u                                             
[18:12:51.91] /o                                             sweep:L=50u                                             
[18:12:51.95] /o                                             sweep:L=60u                                             
[18:12:51.99] /o                                             sweep:L=70u                                             
[18:12:52.03] /o                                             sweep:L=80u                                             
[18:12:52.07] /o                                             sweep:L=90u                                             
[18:12:52.09] /# Simulator input file composed successfully for design "integrator/tb_main_opamp/schematic"
[18:12:52.11] /o                                            sweep:L=0.1m                                            
[18:12:52.15] /o                         Launching jobs for testbench diff_mode_gain started                        
[18:12:52.15] /# Starting 11 PrimeSimSPICE simulations for design: integrator/tb_main_opamp/schematic
[18:12:52.16] /o                         Creating jobs for testbench diff_mode_gain (0 / 11)                        
[18:12:52.17] /o                            Launching 11 jobs for testbench diff_mode_gain                           
[18:12:53.01] /# Simulations launched successfully for design: integrator/tb_main_opamp/schematic
[18:12:53.02] /o                         Launching jobs for testbench diff_mode_gain finished                        
[18:12:53.02] /o 
[18:12:53.19] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[18:12:56.07] /m Information: Job distribution master (saeSession4,diff_mode_gain.Simulation_Simulation session:session1 testbench:diff_mode_gain) : up to 3 job running workers.
[18:13:04.27] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=20u (PW-651)
[18:13:04.37] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=0 (PW-651)
[18:13:06.57] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=30u (PW-651)
[18:13:06.67] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=40u (PW-651)
[18:13:08.87] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=50u (PW-651)
[18:13:08.97] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=60u (PW-651)
[18:13:09.17] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=10u (PW-651)
[18:13:10.39] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock5828d210 msgIndex=63 rawMsg=idleExit
[18:13:10.39] /o 
[18:13:11.17] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=70u (PW-651)
[18:13:11.27] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=80u (PW-651)
[18:13:11.47] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=90u (PW-651)
[18:13:13.57] /# Simulation completed successfully for design: integrator/tb_main_opamp/schematic point: L=0.1m (PW-651)
[18:13:13.58] /# Netlisting and simulation completed for testbench: diff_mode_gain in 23s
[18:13:13.58] /# Evaluating and plotting outputs...
[18:13:13.64] /m Information: Jobs distribution master quit! (PW_GUI-822)
[18:13:14.06] /# Evaluating and plotting completed for testbench: diff_mode_gain in 1s
[18:13:14.07] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[18:13:14.07] /m Information: Exiting simulation server process. (PW_GUI-984)
[18:13:14.88] /o Shutdown time: Sat Sep  6 18:13:14 2025
[18:13:14.88] /o Elapsed session real time: 3.51 minutes
[18:13:14.88] /o Session terminated. Log is at /home/argershm/180-voltmeter/Analog/cc/synopsys_custom/logs/primewave.argershm.2025_9_6_180943_2804298.log
[18:13:14.89] /e Error: {}
