Return-Path: <linux-doc+bounces-93062-lists+linux-doc=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-doc@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id Mo49IIwDOWrHlQcAu9opvQ
	(envelope-from <linux-doc+bounces-93062-lists+linux-doc=lfdr.de@vger.kernel.org>)
	for <lists+linux-doc@lfdr.de>; Mon, 22 Jun 2026 11:42:36 +0200
X-Original-To: lists+linux-doc@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id EAACB6AE5A5
	for <lists+linux-doc@lfdr.de>; Mon, 22 Jun 2026 11:42:35 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=kernel.org header.s=k20260515 header.b=G5TVvaIJ;
	spf=pass (mail.lfdr.de: domain of "linux-doc+bounces-93062-lists+linux-doc=lfdr.de@vger.kernel.org" designates 2600:3c0a:e001:db::12fc:5321 as permitted sender) smtp.mailfrom="linux-doc+bounces-93062-lists+linux-doc=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=quarantine) header.from=kernel.org;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id CB223309F059
	for <lists+linux-doc@lfdr.de>; Mon, 22 Jun 2026 09:27:43 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id DBC5E39C019;
	Mon, 22 Jun 2026 09:27:37 +0000 (UTC)
X-Original-To: linux-doc@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40099378D77;
	Mon, 22 Jun 2026 09:27:36 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782120457; cv=none; b=BXaZBMD4kFGsy3DD/os42AERTNCLLzw0TkEfihP+sVvGT93Iw2H0d/J97kCPrzS0Zi3MpOJP0CfJT+hgZ6U96pOpox71SPENFqf4nJpSKNKSsmLsm8gSDlTOHk1nBS7XRkNo0/LUety8rg3WEwJhVJSqIPYPQg8CJ8NAtfYI7M8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782120457; c=relaxed/simple;
	bh=0GdnO/lq6a51OJFHFbwZSHS64GMvYjbQB1axbyxIzMg=;
	h=Date:From:To:Cc:Subject:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=igHB9pzmytDciKNMXw9jQTUvVbLqwPC8h05ZYWc7rRn2o8NCg42u0EIk2tekONNjUKNR2EUAybWKI8FIJIUQdv0EglExlKbpobeZ5yhj8jJaV6tkFWOverYFupDxXLY1j/NiKoNe18XXm4CaSnJx/ee9tY0UwYdlqutYlSevF1U=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=G5TVvaIJ; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 284451F000E9;
	Mon, 22 Jun 2026 09:27:27 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1782120456;
	bh=4vTOg91y+FZzqgfT2GUqEljyuKVYRYt3GdggKayPfKg=;
	h=Date:From:To:Cc:Subject:In-Reply-To:References;
	b=G5TVvaIJl64ZCDIDQqEbgwSQX97tP9DR72L2TAbS5IPRpgBKFSForDqyr0MY/69XM
	 zQmvDQ6jTB75rVozcbhakXdMRGFA3s9+hb8QdQ84CP/wSXl+RDn0fFImpDn4uAc5Mn
	 LOgG4qYJE6re0azXZXEEMgoMiy9UbZB6hDjTINrUTGPSQ8zh8g2klkIc+I+2atXRpB
	 xcg49qll+BV3n80ZRF7SY9Mry0q1d1ChK/VK74NRqYif8XIzKvUJjyhA0foNVWEfO2
	 cNALfLdJkVfgOySHiCf3fUeEC5j0oXhprLbLZKevD0fN8GgK9t2bc5j74KyDWWQ0M+
	 D5l1Ttb0BpXKg==
Date: Mon, 22 Jun 2026 10:27:22 +0100
From: Jonathan Cameron <jic23@kernel.org>
To: Nuno =?UTF-8?B?U8Oh?= <noname.nuno@gmail.com>
Cc: Conor Dooley <conor@kernel.org>, Janani Sunil <jan.sun97@gmail.com>,
 Rodrigo Alencar <455.rodrigo.alencar@gmail.com>, Janani Sunil
 <janani.sunil@analog.com>, Lars-Peter Clausen <lars@metafoo.de>, Michael
 Hennerich <Michael.Hennerich@analog.com>, David Lechner
 <dlechner@baylibre.com>, Nuno =?UTF-8?B?U8Oh?= <nuno.sa@analog.com>, Andy
 Shevchenko <andy@kernel.org>, Rob Herring <robh@kernel.org>, Krzysztof
 Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, Philipp
 Zabel <p.zabel@pengutronix.de>, Jonathan Corbet <corbet@lwn.net>, Shuah
 Khan <skhan@linuxfoundation.org>, linux-iio@vger.kernel.org,
 devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
 linux-doc@vger.kernel.org, Mark Brown <broonie@kernel.org>
Subject: Re: [PATCH v3 1/2] dt-bindings: iio: dac: Add AD5529R
Message-ID: <20260622102722.5900592f@jic23-huawei>
In-Reply-To: <ajj6nEb4tATM3C7b@nsa>
References: <603473ac-30e6-45e5-8a3b-c9902715cc9e@gmail.com>
	<20260614204455.408c4d40@jic23-huawei>
	<076d7d2d-81a0-49c2-af94-bd65ead66c09@gmail.com>
	<20260619-obstinate-polo-a230bef97fda@spud>
	<20260619-bunch-diocese-dd7805cc17ff@spud>
	<ajU73_TkKrSbqD4f@nsa>
	<20260619-concierge-doozy-9c161533c369@spud>
	<ajVlD-j0nIGrRVow@nsa>
	<20260621153330.79b6600c@jic23-huawei>
	<20260621-nutmeg-coauthor-715189372230@spud>
	<ajj6nEb4tATM3C7b@nsa>
X-Mailer: Claws Mail 4.4.0 (GTK 3.24.52; x86_64-pc-linux-gnu)
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-3.16 / 15.00];
	WHITELIST_SPF_DKIM(-3.00)[kernel.org:d:+,kernel.org:s:+];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20260515];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:noname.nuno@gmail.com,m:conor@kernel.org,m:jan.sun97@gmail.com,m:455.rodrigo.alencar@gmail.com,m:janani.sunil@analog.com,m:lars@metafoo.de,m:Michael.Hennerich@analog.com,m:dlechner@baylibre.com,m:nuno.sa@analog.com,m:andy@kernel.org,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:p.zabel@pengutronix.de,m:corbet@lwn.net,m:skhan@linuxfoundation.org,m:linux-iio@vger.kernel.org,m:devicetree@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:linux-doc@vger.kernel.org,m:broonie@kernel.org,m:nonamenuno@gmail.com,m:jansun97@gmail.com,m:455rodrigoalencar@gmail.com,m:krzk@kernel.org,s:lists@lfdr.de];
	RCVD_COUNT_THREE(0.00)[4];
	TAGGED_FROM(0.00)[bounces-93062-lists,linux-doc=lfdr.de];
	FORWARDED(0.00)[lists@lfdr.de];
	FORGED_SENDER(0.00)[jic23@kernel.org,linux-doc@vger.kernel.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	FREEMAIL_TO(0.00)[gmail.com];
	FROM_HAS_DN(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[21];
	FORGED_SENDER_FORWARDING(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[jic23@kernel.org,linux-doc@vger.kernel.org];
	FREEMAIL_CC(0.00)[kernel.org,gmail.com,analog.com,metafoo.de,baylibre.com,pengutronix.de,lwn.net,linuxfoundation.org,vger.kernel.org];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DKIM_TRACE(0.00)[kernel.org:+];
	TAGGED_RCPT(0.00)[linux-doc,dt];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	TO_DN_SOME(0.00)[]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: EAACB6AE5A5

On Mon, 22 Jun 2026 10:07:01 +0100
Nuno S=C3=A1 <noname.nuno@gmail.com> wrote:

> On Sun, Jun 21, 2026 at 07:35:42PM +0100, Conor Dooley wrote:
> > On Sun, Jun 21, 2026 at 03:33:40PM +0100, Jonathan Cameron wrote: =20
> > > On Fri, 19 Jun 2026 16:54:11 +0100
> > > Nuno S=C3=A1 <noname.nuno@gmail.com> wrote:
> > >  =20
> > > > On Fri, Jun 19, 2026 at 03:12:07PM +0100, Conor Dooley wrote: =20
> > > > > On Fri, Jun 19, 2026 at 02:01:08PM +0100, Nuno S=C3=A1 wrote:   =
=20
> > > > > > On Fri, Jun 19, 2026 at 12:40:54PM +0100, Conor Dooley wrote:  =
 =20
> > > > > > > On Fri, Jun 19, 2026 at 12:36:55PM +0100, Conor Dooley wrote:=
   =20
> > > > > > > > On Fri, Jun 19, 2026 at 12:33:11PM +0200, Janani Sunil wrot=
e:   =20
> > > > > > > > >=20
> > > > > > > > > On 6/14/26 21:44, Jonathan Cameron wrote:   =20
> > > > > > > > > > On Tue, 9 Jun 2026 16:47:23 +0200
> > > > > > > > > > Janani Sunil <jan.sun97@gmail.com> wrote:
> > > > > > > > > >    =20
> > > > > > > > > > > On 5/26/26 15:11, Rodrigo Alencar wrote:   =20
> > > > > > > > > > > > On 26/05/19 05:42PM, Janani Sunil wrote:   =20
> > > > > > > > > > > > > Devicetree bindings for AD5529R 16 channel 12/16 =
bit high voltage,
> > > > > > > > > > > > > buffered voltage output digital-to-analog convert=
er (DAC) with an
> > > > > > > > > > > > > integrated precision reference.   =20
> > > > > > > > > > > > ...
> > > > > > > > > > > > Probably others may comment on that, but...
> > > > > > > > > > > >=20
> > > > > > > > > > > > This parent node may support device addressing for =
multi-device support through
> > > > > > > > > > > > those ID pins. I suppose that each device may have =
its own power supplies or
> > > > > > > > > > > > other resources like the toggle pins or reset and e=
nable.
> > > > > > > > > > > >=20
> > > > > > > > > > > > That way I suppose that an example would look like.=
..   =20
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +patternProperties:
> > > > > > > > > > > > > +  "^channel@([0-9]|1[0-5])$":
> > > > > > > > > > > > > +    type: object
> > > > > > > > > > > > > +    description: Child nodes for individual chan=
nel configuration
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +    properties:
> > > > > > > > > > > > > +      reg:
> > > > > > > > > > > > > +        description: Channel number.
> > > > > > > > > > > > > +        minimum: 0
> > > > > > > > > > > > > +        maximum: 15
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +      adi,output-range-microvolt:
> > > > > > > > > > > > > +        description: |
> > > > > > > > > > > > > +          Output voltage range for this channel =
as [min, max] in microvolts.
> > > > > > > > > > > > > +          If not specified, defaults to 0V to 5V=
 range.
> > > > > > > > > > > > > +        oneOf:
> > > > > > > > > > > > > +          - items:
> > > > > > > > > > > > > +              - const: 0
> > > > > > > > > > > > > +              - enum: [5000000, 10000000, 200000=
00, 40000000]
> > > > > > > > > > > > > +          - items:
> > > > > > > > > > > > > +              - const: -5000000
> > > > > > > > > > > > > +              - const: 5000000
> > > > > > > > > > > > > +          - items:
> > > > > > > > > > > > > +              - const: -10000000
> > > > > > > > > > > > > +              - const: 10000000
> > > > > > > > > > > > > +          - items:
> > > > > > > > > > > > > +              - const: -15000000
> > > > > > > > > > > > > +              - const: 15000000
> > > > > > > > > > > > > +          - items:
> > > > > > > > > > > > > +              - const: -20000000
> > > > > > > > > > > > > +              - const: 20000000
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +    required:
> > > > > > > > > > > > > +      - reg
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +    additionalProperties: false
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +required:
> > > > > > > > > > > > > +  - compatible
> > > > > > > > > > > > > +  - reg
> > > > > > > > > > > > > +  - vdd-supply
> > > > > > > > > > > > > +  - avdd-supply
> > > > > > > > > > > > > +  - hvdd-supply
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +dependencies:
> > > > > > > > > > > > > +  spi-cpha: [ spi-cpol ]
> > > > > > > > > > > > > +  spi-cpol: [ spi-cpha ]
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +allOf:
> > > > > > > > > > > > > +  - $ref: /schemas/spi/spi-peripheral-props.yaml#
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +unevaluatedProperties: false
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +examples:
> > > > > > > > > > > > > +  - |
> > > > > > > > > > > > > +    #include <dt-bindings/gpio/gpio.h>
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +    spi {
> > > > > > > > > > > > > +        #address-cells =3D <1>;
> > > > > > > > > > > > > +        #size-cells =3D <0>;
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +        dac@0 {
> > > > > > > > > > > > > +            compatible =3D "adi,ad5529r-16";
> > > > > > > > > > > > > +            reg =3D <0>;
> > > > > > > > > > > > > +            spi-max-frequency =3D <25000000>;
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +            vdd-supply =3D <&vdd_regulator>;
> > > > > > > > > > > > > +            avdd-supply =3D <&avdd_regulator>;
> > > > > > > > > > > > > +            hvdd-supply =3D <&hvdd_regulator>;
> > > > > > > > > > > > > +            hvss-supply =3D <&hvss_regulator>;
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +            reset-gpios =3D <&gpio0 87 GPIO_ACTI=
VE_LOW>;
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +            #address-cells =3D <1>;
> > > > > > > > > > > > > +            #size-cells =3D <0>;
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +            channel@0 {
> > > > > > > > > > > > > +                reg =3D <0>;
> > > > > > > > > > > > > +                adi,output-range-microvolt =3D <=
0 5000000>;
> > > > > > > > > > > > > +            };
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +            channel@1 {
> > > > > > > > > > > > > +                reg =3D <1>;
> > > > > > > > > > > > > +                adi,output-range-microvolt =3D <=
(-10000000) 10000000>;
> > > > > > > > > > > > > +            };
> > > > > > > > > > > > > +
> > > > > > > > > > > > > +            channel@2 {
> > > > > > > > > > > > > +                reg =3D <2>;
> > > > > > > > > > > > > +                adi,output-range-microvolt =3D <=
0 40000000>;
> > > > > > > > > > > > > +            };
> > > > > > > > > > > > > +        };
> > > > > > > > > > > > > +    };   =20
> > > > > > > > > > > > ...
> > > > > > > > > > > >=20
> > > > > > > > > > > > 	spi {
> > > > > > > > > > > > 		#address-cells =3D <1>;
> > > > > > > > > > > > 		#size-cells =3D <0>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 		multi-dac@0 {
> > > > > > > > > > > > 			compatible =3D "adi,ad5529r-16";
> > > > > > > > > > > > 			reg =3D <0>;
> > > > > > > > > > > > 			spi-max-frequency =3D <25000000>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 			#address-cells =3D <1>;
> > > > > > > > > > > > 			#size-cells =3D <0>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 			dac@0 {
> > > > > > > > > > > > 				reg =3D <0>;
> > > > > > > > > > > > 				vdd-supply =3D <&vdd_regulator>;
> > > > > > > > > > > > 				avdd-supply =3D <&avdd_regulator>;
> > > > > > > > > > > > 				hvdd-supply =3D <&hvdd_regulator>;
> > > > > > > > > > > > 				hvss-supply =3D <&hvss_regulator>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				reset-gpios =3D <&gpio0 87 GPIO_ACTIVE_LOW>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				#address-cells =3D <1>;
> > > > > > > > > > > > 				#size-cells =3D <0>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				channel@0 {
> > > > > > > > > > > > 					reg =3D <0>;
> > > > > > > > > > > > 					adi,output-range-microvolt =3D <0 5000000>;
> > > > > > > > > > > > 				};
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				channel@1 {
> > > > > > > > > > > > 					reg =3D <1>;
> > > > > > > > > > > > 					adi,output-range-microvolt =3D <(-10000000) 10=
000000>;
> > > > > > > > > > > > 				};
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				channel@2 {
> > > > > > > > > > > > 					reg =3D <2>;
> > > > > > > > > > > > 					adi,output-range-microvolt =3D <0 40000000>;
> > > > > > > > > > > > 				};
> > > > > > > > > > > > 			}
> > > > > > > > > > > >=20
> > > > > > > > > > > > 			dac@1 {
> > > > > > > > > > > > 				reg =3D <1>;
> > > > > > > > > > > > 				vdd-supply =3D <&vdd_regulator>;
> > > > > > > > > > > > 				avdd-supply =3D <&avdd_regulator>;
> > > > > > > > > > > > 				hvdd-supply =3D <&hvdd_regulator>;
> > > > > > > > > > > > 				hvss-supply =3D <&hvss_regulator>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				reset-gpios =3D <&gpio0 88 GPIO_ACTIVE_LOW>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				#address-cells =3D <1>;
> > > > > > > > > > > > 				#size-cells =3D <0>;
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				channel@0 {
> > > > > > > > > > > > 					reg =3D <0>;
> > > > > > > > > > > > 					adi,output-range-microvolt =3D <0 5000000>;
> > > > > > > > > > > > 				};
> > > > > > > > > > > >=20
> > > > > > > > > > > > 				channel@1 {
> > > > > > > > > > > > 					reg =3D <1>;
> > > > > > > > > > > > 					adi,output-range-microvolt =3D <(-10000000) 10=
000000>;
> > > > > > > > > > > > 				};
> > > > > > > > > > > > 			}
> > > > > > > > > > > > 		};
> > > > > > > > > > > > 	};
> > > > > > > > > > > >=20
> > > > > > > > > > > > then you might need something like:
> > > > > > > > > > > >=20
> > > > > > > > > > > > 	patternProperties:
> > > > > > > > > > > > 		"^dac@[0-3]$":
> > > > > > > > > > > >=20
> > > > > > > > > > > > and put most of the things under this node pattern.
> > > > > > > > > > > >=20
> > > > > > > > > > > > So the main driver that you're putting together mig=
ht need to handle up to four instances.
> > > > > > > > > > > > Even if your current driver cannot handle this, the=
 dt-bindings might need cover that.
> > > > > > > > > > > >=20
> > > > > > > > > > > > Need to double check if each dac node needs a separ=
ate compatible, so you would maybe populate
> > > > > > > > > > > > a platform data to be shared with the child nodes, =
which would be a separate driver.
> > > > > > > > > > > > (not sure if it would make sense to mix and match a=
d5529r-16 and ad5529r-12).   =20
> > > > > > > > > > > Hi Rodrigo,
> > > > > > > > > > >=20
> > > > > > > > > > > Thank you for looking at this.
> > > > > > > > > > >=20
> > > > > > > > > > > For now, I would prefer to keep the binding scoped to=
 a single AD5529R device instance. The current
> > > > > > > > > > > hardware/use case we have only needs one device node =
and the driver is written around that model as well.
> > > > > > > > > > > While the device addressing pins could allow multi-de=
vice topology, we do not have an actual platform using
> > > > > > > > > > > that configuration at the moment, so I would prefer n=
ot to introduce an extra parent/child binding structure
> > > > > > > > > > > speculatively without a validating use case.   =20
> > > > > > > > > > Interesting feature - kind of similar to address contro=
l on a typical i2c bus device, or
> > > > > > > > > > looking at it another way a kind of distributed SPI mux.
> > > > > > > > > >=20
> > > > > > > > > > Challenge of a binding is we need to anticipate the fut=
ure.  So I think we do need something
> > > > > > > > > > like Rodrigo is suggesting even if we only (for now) su=
pport a single instance in the driver.
> > > > > > > > > > That would leave the path open to supporting the addres=
sing at a later date.
> > > > > > > > > > An alternative might be to look at it like a chained de=
vice setup. In those we pretend there
> > > > > > > > > > is just one device with a lot of channels etc.  The sna=
g is that here things are more loosely
> > > > > > > > > > coupled whereas for those devices it tends to be you ha=
ve to read / write the same register
> > > > > > > > > > in all devices in the chain as one big SPI message.
> > > > > > > > > >=20
> > > > > > > > > > +CC Mark Brown as he may know of some precedence for th=
is feature. For his reference..
> > > > > > > > > > - Each of these device has 2 ID pins.  The SPI transfer=
s have to contain the 2 bit
> > > > > > > > > > value that matches that or they are ignored.  Thus a si=
ngle bus + 1 chip select can
> > > > > > > > > > be used to talk to 4 devices.  Question is what that lo=
oks like in device tree + I guess
> > > > > > > > > > longer term how to support it cleanly in SPI.   =20
> > > > > > > >=20
> > > > > > > > I'd swear I have seen this before, from some Microchip devi=
ces. Let me
> > > > > > > > see if I can find what I am thinking of...   =20
> > > > > > >=20
> > > > > > >=20
> > > > > > > microchip,mcp3911 and microchip,mcp3564 both seem to do this =
with
> > > > > > > slightly different properties.
> > > > > > >=20
> > > > > > >   microchip,device-addr:
> > > > > > >     description: Device address when multiple MCP3911 chips a=
re present on the same SPI bus.
> > > > > > >     $ref: /schemas/types.yaml#/definitions/uint32
> > > > > > >     enum: [0, 1, 2, 3]
> > > > > > >     default: 0
> > > > > > >=20
> > > > > > > and
> > > > > > >=20
> > > > > > >=20
> > > > > > >   microchip,hw-device-address:
> > > > > > >     $ref: /schemas/types.yaml#/definitions/uint32
> > > > > > >     minimum: 0
> > > > > > >     maximum: 3
> > > > > > >     description:
> > > > > > >       The address is set on a per-device basis by fuses in th=
e factory,
> > > > > > >       configured on request. If not requested, the fuses are =
set for 0x1.
> > > > > > >       The device address is part of the device markings to av=
oid
> > > > > > >       potential confusion. This address is coded on two bits,=
 so four possible
> > > > > > >       addresses are available when multiple devices are prese=
nt on the same
> > > > > > >       SPI bus with only one Chip Select line for all devices.
> > > > > > >       Each device communication starts by a CS falling edge, =
followed by the
> > > > > > >       clocking of the device address (BITS[7:6] - top two bit=
s of COMMAND BYTE
> > > > > > >       which is first one on the wire).
> > > > > > >=20
> > > > > > > This sounds exactly like the sort of feature that you're deal=
ing with
> > > > > > > here?
> > > > > > >    =20
> > > > > >=20
> > > > > > The core idea yes but for this chip, things are a bit more anno=
ying (but
> > > > > > Janani can correct me if I'm wrong). Here, each device can, in =
theory,
> > > > > > have it's own supplies, pins and at the very least, channels wi=
th maybe
> > > > > > different scales. That is why Janani is proposing dac nodes. Gi=
ven I
> > > > > > honestly don't like much of that "adi,ad5529r-bus" compatible I=
 wondered
> > > > > > about solving this at the spi level.
> > > > > >=20
> > > > > > Ah and to make it more annoying, we can also mix 12 and 16 bits=
 variants
> > > > > > together in the same bus.   =20
> > > > >=20
> > > > > I'm definitely missing something, because that property for the
> > > > > microchip devices is not impacted what else is on the bus. AFAICT=
, you
> > > > > could have an mcp3911 and an mcp3564 on the same bus even though =
both
> > > > > are completely different devices with different drivers. They have
> > > > > individual device nodes and their own supplies etc etc. These are=
n't
> > > > > per-channel properties on an adc or dac, they're per child device=
 on a
> > > > > spi bus.   =20
> > > >=20
> > > > Maybe I'm the one missing something :). IIRC, spi would not allow t=
wo
> > > > devices on the same CS right? Because for this chip we would need
> > > > something like:
> > > >=20
> > > > spi {
> > > > 	dac@0 {
> > > > 		reg =3D <0>;
> > > > 		adi,pin-id =3D <0>;
> > > > 	};
> > > >=20
> > > > 	dac@1 {
> > > > 		reg =3D <0>; // which seems already problematic?
> > > > 		adi,pin-id <1>;
> > > > 	};
> > > >=20
> > > > 	...
> > > >=20
> > > > 	//up to 4
> > > > }; =20
> > > Yeah. It's not clear to me how that works for the microchip devices
> > > (I suspect it doesn't!)
> > >=20
> > > Just thinking as I type, but could we do something a bit nasty with
> > > a gpio mux that doesn't actually switch but represents the GPIO being
> > > shared?  Given this is all tied to the spi bus that should all happen
> > > under serializing locks.=20
> > >=20
> > > Agreed though that this would be nicer as an SPI thing that let
> > > us specify that a single CS is share by multiple devices and their
> > > is some other signal acting to select which one we are talking to. =20
> >=20
> > Whether it works or not, I think it is the more correct approach. Messi=
ng
> > with gpio muxes seems completely wrong, given the chip select may not be
> > a gpio at all.
> >=20
> > Why do you think the microchip devices won't work? Does the spi core
> > reject multiple devices with the same chip select being registered or
> > something like that? =20
>=20
> Not sure how things work atm. But I'm fairly sure it used to be like
> that. SPI would reject devices on the same controller and CS. Now that
> we support more than one CS per controller, not sure how things work.=20
We always supported more than one per CS per controller. I guess you mean
per device.

>=20
> Janani, maybe you can give it a try?

I think we'd need to get it to work with shared gpio proxy which maybe
will just get set up under the hood.  This used to be opt in, but seems
that changed fairly recently so maybe some of us are working with out
of date knowledge!  I haven't played with it yet, so might not be
that simple.

Jonathan

>=20
> - Nuno S=C3=A1
>=20


