{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:09:25 2023 " "Info: Processing started: Thu Jul 06 21:09:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c revision " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c revision" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "revision EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design revision" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "Warning: No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "full " "Info: Pin full not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { full } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 43 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { full } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty " "Info: Pin empty not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { empty } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 44 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[0\] " "Info: Pin rddata\[0\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[0] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[1\] " "Info: Pin rddata\[1\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[1] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[2\] " "Info: Pin rddata\[2\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[2] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[3\] " "Info: Pin rddata\[3\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[3] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[4\] " "Info: Pin rddata\[4\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[4] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[5\] " "Info: Pin rddata\[5\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[5] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[6\] " "Info: Pin rddata\[6\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[6] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rddata\[7\] " "Info: Pin rddata\[7\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rddata[7] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rddata[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_avail\[0\] " "Info: Pin data_avail\[0\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { data_avail[0] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_avail\[1\] " "Info: Pin data_avail\[1\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { data_avail[1] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_avail\[2\] " "Info: Pin data_avail\[2\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { data_avail[2] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_avail\[3\] " "Info: Pin data_avail\[3\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { data_avail[3] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "room_avail\[0\] " "Info: Pin room_avail\[0\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { room_avail[0] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 47 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { room_avail[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "room_avail\[1\] " "Info: Pin room_avail\[1\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { room_avail[1] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 47 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { room_avail[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "room_avail\[2\] " "Info: Pin room_avail\[2\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { room_avail[2] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 47 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { room_avail[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "room_avail\[3\] " "Info: Pin room_avail\[3\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { room_avail[3] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 47 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { room_avail[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "almost_full " "Info: Pin almost_full not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { almost_full } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 48 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { almost_full } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "almost_empty " "Info: Pin almost_empty not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { almost_empty } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 50 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { almost_empty } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wren } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 39 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rden " "Info: Pin rden not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rden } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 40 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rden } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rst } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 38 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[0\] " "Info: Pin wrdata\[0\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[0] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[1\] " "Info: Pin wrdata\[1\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[1] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[2\] " "Info: Pin wrdata\[2\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[2] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[3\] " "Info: Pin wrdata\[3\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[3] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[4\] " "Info: Pin wrdata\[4\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[4] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[5\] " "Info: Pin wrdata\[5\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[5] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[6\] " "Info: Pin wrdata\[6\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[6] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrdata\[7\] " "Info: Pin wrdata\[7\] not assigned to an exact location on the device" {  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { wrdata[7] } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_avail\[3\]~reg0 " "Info: Destination node data_avail\[3\]~reg0" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[3]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_avail\[2\]~reg0 " "Info: Destination node data_avail\[2\]~reg0" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[2]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_avail\[1\]~reg0 " "Info: Destination node data_avail\[1\]~reg0" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[1]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_avail\[0\]~reg0 " "Info: Destination node data_avail\[0\]~reg0" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[0]~reg0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/applications/quartus/quartus/bin/pin_planner.ppl" { rst } } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 38 -1 0 } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 10 20 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 10 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0 memory dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0 -928 ps " "Info: Slack time is -928 ps between source memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.792 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 0.792 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.238 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 78 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.413 ns) 2.238 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM Unassigned 0 " "Info: 3: + IC(0.697 ns) + CELL(0.413 ns) = 2.238 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 53.62 % ) " "Info: Total cell delay = 1.200 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 46.38 % ) " "Info: Total interconnect delay = 1.038 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.238 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 78 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.413 ns) 2.238 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM Unassigned 0 " "Info: 3: + IC(0.697 ns) + CELL(0.413 ns) = 2.238 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 53.62 % ) " "Info: Total cell delay = 1.200 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 46.38 % ) " "Info: Total interconnect delay = 1.038 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.284 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 78 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.459 ns) 2.284 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.459 ns) = 2.284 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 54.55 % ) " "Info: Total cell delay = 1.246 ns ( 54.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 45.45 % ) " "Info: Total interconnect delay = 1.038 ns ( 45.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.284 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 78 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.459 ns) 2.284 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.459 ns) = 2.284 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 54.55 % ) " "Info: Total cell delay = 1.246 ns ( 54.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 45.45 % ) " "Info: Total interconnect delay = 1.038 ns ( 45.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns   " "Info:   Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns   " "Info:   Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns - Longest memory memory " "Info: - Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM Unassigned 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.720 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X4_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y3; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X4_Y3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y3; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full 0 " "Info: Pin \"full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty 0 " "Info: Pin \"empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[0\] 0 " "Info: Pin \"rddata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[1\] 0 " "Info: Pin \"rddata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[2\] 0 " "Info: Pin \"rddata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[3\] 0 " "Info: Pin \"rddata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[4\] 0 " "Info: Pin \"rddata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[5\] 0 " "Info: Pin \"rddata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[6\] 0 " "Info: Pin \"rddata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rddata\[7\] 0 " "Info: Pin \"rddata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_avail\[0\] 0 " "Info: Pin \"data_avail\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_avail\[1\] 0 " "Info: Pin \"data_avail\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_avail\[2\] 0 " "Info: Pin \"data_avail\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_avail\[3\] 0 " "Info: Pin \"data_avail\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "room_avail\[0\] 0 " "Info: Pin \"room_avail\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "room_avail\[1\] 0 " "Info: Pin \"room_avail\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "room_avail\[2\] 0 " "Info: Pin \"room_avail\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "room_avail\[3\] 0 " "Info: Pin \"room_avail\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "almost_full 0 " "Info: Pin \"almost_full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "almost_empty 0 " "Info: Pin \"almost_empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Applications/Quartus/quartus/revision.fit.smsg " "Info: Generated suppressed messages file D:/Applications/Quartus/quartus/revision.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:09:28 2023 " "Info: Processing ended: Thu Jul 06 21:09:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
