--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml didact_top.twx didact_top.ncd -o didact_top.twr
didact_top.pcf -ucf didact_top.ucf

Design file:              didact_top.ncd
Physical constraint file: didact_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: Inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm1_clk0 = PERIOD TIMEGRP "Inst_dcm1_clk0" TS_clkin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 896 paths analyzed, 154 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.432ns.
--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_8 (SLICE_X6Y20.CX), 47 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_4 (FF)
  Destination:          Inst_vga_int/x_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.149 - 0.161)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_4 to Inst_vga_int/x_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.DQ       Tcko                  0.447   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/x_count_4
    SLICE_X7Y20.B2       net (fanout=19)       0.643   Inst_vga_int/x_count<4>
    SLICE_X7Y20.B        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>121
    SLICE_X7Y20.A2       net (fanout=5)        0.776   Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>12
    SLICE_X7Y20.A        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o<9>1
    SLICE_X6Y19.C4       net (fanout=4)        0.445   Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o
    SLICE_X6Y19.C        Tilo                  0.204   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X4Y20.D5       net (fanout=6)        0.431   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X4Y20.D        Tilo                  0.205   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT91
    SLICE_X6Y20.CX       net (fanout=1)        0.530   Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<8>
    SLICE_X6Y20.CLK      Tdick                 0.086   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.460ns logic, 2.825ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.274 - 0.291)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.AQ       Tcko                  0.391   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X5Y20.D2       net (fanout=15)       0.635   Inst_vga_int/x_count<0>
    SLICE_X5Y20.D        Tilo                  0.259   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW1
    SLICE_X4Y20.A3       net (fanout=1)        0.694   N110
    SLICE_X4Y20.A        Tilo                  0.205   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>21
    SLICE_X6Y19.C3       net (fanout=4)        0.521   Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>2
    SLICE_X6Y19.C        Tilo                  0.204   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X4Y20.D5       net (fanout=6)        0.431   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X4Y20.D        Tilo                  0.205   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT91
    SLICE_X6Y20.CX       net (fanout=1)        0.530   Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<8>
    SLICE_X6Y20.CLK      Tdick                 0.086   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (1.350ns logic, 2.811ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.274 - 0.291)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.AQ       Tcko                  0.391   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X7Y20.B4       net (fanout=15)       0.570   Inst_vga_int/x_count<0>
    SLICE_X7Y20.B        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>121
    SLICE_X7Y20.A2       net (fanout=5)        0.776   Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>12
    SLICE_X7Y20.A        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o<9>1
    SLICE_X6Y19.C4       net (fanout=4)        0.445   Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o
    SLICE_X6Y19.C        Tilo                  0.204   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X4Y20.D5       net (fanout=6)        0.431   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X4Y20.D        Tilo                  0.205   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT91
    SLICE_X6Y20.CX       net (fanout=1)        0.530   Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<8>
    SLICE_X6Y20.CLK      Tdick                 0.086   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/x_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.404ns logic, 2.752ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_2 (SLICE_X5Y20.C2), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_4 (FF)
  Destination:          Inst_vga_int/x_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.277 - 0.291)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_4 to Inst_vga_int/x_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.DQ       Tcko                  0.447   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/x_count_4
    SLICE_X7Y20.B2       net (fanout=19)       0.643   Inst_vga_int/x_count<4>
    SLICE_X7Y20.B        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>121
    SLICE_X7Y20.A2       net (fanout=5)        0.776   Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>12
    SLICE_X7Y20.A        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o<9>1
    SLICE_X6Y20.C3       net (fanout=4)        0.317   Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o
    SLICE_X6Y20.C        Tilo                  0.204   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71_SW1
    SLICE_X5Y20.C2       net (fanout=2)        0.727   N125
    SLICE_X5Y20.CLK      Tas                   0.322   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT31
                                                       Inst_vga_int/x_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.491ns logic, 2.463ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.AQ       Tcko                  0.391   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X5Y20.D2       net (fanout=15)       0.635   Inst_vga_int/x_count<0>
    SLICE_X5Y20.D        Tilo                  0.259   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW1
    SLICE_X4Y20.A3       net (fanout=1)        0.694   N110
    SLICE_X4Y20.A        Tilo                  0.205   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>21
    SLICE_X6Y20.C4       net (fanout=4)        0.467   Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>2
    SLICE_X6Y20.C        Tilo                  0.204   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71_SW1
    SLICE_X5Y20.C2       net (fanout=2)        0.727   N125
    SLICE_X5Y20.CLK      Tas                   0.322   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT31
                                                       Inst_vga_int/x_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.381ns logic, 2.523ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.AQ       Tcko                  0.391   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X7Y20.B4       net (fanout=15)       0.570   Inst_vga_int/x_count<0>
    SLICE_X7Y20.B        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>121
    SLICE_X7Y20.A2       net (fanout=5)        0.776   Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>12
    SLICE_X7Y20.A        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o<9>1
    SLICE_X6Y20.C3       net (fanout=4)        0.317   Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o
    SLICE_X6Y20.C        Tilo                  0.204   Inst_vga_int/x_count<7>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71_SW1
    SLICE_X5Y20.C2       net (fanout=2)        0.727   N125
    SLICE_X5Y20.CLK      Tas                   0.322   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT31
                                                       Inst_vga_int/x_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.435ns logic, 2.390ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/x_count_9 (SLICE_X4Y20.C4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_4 (FF)
  Destination:          Inst_vga_int/x_count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.277 - 0.291)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_4 to Inst_vga_int/x_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y19.DQ       Tcko                  0.447   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/x_count_4
    SLICE_X7Y20.B2       net (fanout=19)       0.643   Inst_vga_int/x_count<4>
    SLICE_X7Y20.B        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>121
    SLICE_X7Y20.A2       net (fanout=5)        0.776   Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>12
    SLICE_X7Y20.A        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o<9>1
    SLICE_X6Y19.C4       net (fanout=4)        0.445   Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o
    SLICE_X6Y19.C        Tilo                  0.204   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X4Y20.C4       net (fanout=6)        0.573   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X4Y20.CLK      Tas                   0.341   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT10
                                                       Inst_vga_int/x_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.510ns logic, 2.437ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.149 - 0.158)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.AQ       Tcko                  0.391   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X5Y20.D2       net (fanout=15)       0.635   Inst_vga_int/x_count<0>
    SLICE_X5Y20.D        Tilo                  0.259   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>1_SW1
    SLICE_X4Y20.A3       net (fanout=1)        0.694   N110
    SLICE_X4Y20.A        Tilo                  0.205   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>21
    SLICE_X6Y19.C3       net (fanout=4)        0.521   Inst_vga_int/GND_140_o_x_count[9]_equal_16_o<9>2
    SLICE_X6Y19.C        Tilo                  0.204   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X4Y20.C4       net (fanout=6)        0.573   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X4Y20.CLK      Tas                   0.341   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT10
                                                       Inst_vga_int/x_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.400ns logic, 2.423ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_int/x_count_0 (FF)
  Destination:          Inst_vga_int/x_count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.149 - 0.158)
  Source Clock:         clk100khz rising at 0.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_vga_int/x_count_0 to Inst_vga_int/x_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.AQ       Tcko                  0.391   Inst_vga_int/x_count<2>
                                                       Inst_vga_int/x_count_0
    SLICE_X7Y20.B4       net (fanout=15)       0.570   Inst_vga_int/x_count<0>
    SLICE_X7Y20.B        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>121
    SLICE_X7Y20.A2       net (fanout=5)        0.776   Inst_vga_int/Madd_x_count[9]_GND_140_o_add_16_OUT_xor<6>12
    SLICE_X7Y20.A        Tilo                  0.259   Inst_vga_int/x_count_1_1
                                                       Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o<9>1
    SLICE_X6Y19.C4       net (fanout=4)        0.445   Inst_vga_int/PWR_9_o_x_count[9]_equal_12_o
    SLICE_X6Y19.C        Tilo                  0.204   Inst_vga_int/x_count<4>
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X4Y20.C4       net (fanout=6)        0.573   Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X4Y20.CLK      Tas                   0.341   Inst_vga_int/x_count_8_1
                                                       Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT10
                                                       Inst_vga_int/x_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.454ns logic, 2.364ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm1_clk0 = PERIOD TIMEGRP "Inst_dcm1_clk0" TS_clkin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/y_count_9 (SLICE_X6Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga_int/line_en (FF)
  Destination:          Inst_vga_int/y_count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.152 - 0.147)
  Source Clock:         clk100khz rising at 10.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_vga_int/line_en to Inst_vga_int/y_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.234   Inst_vga_int/line_en
                                                       Inst_vga_int/line_en
    SLICE_X6Y15.CE       net (fanout=6)        0.261   Inst_vga_int/line_en
    SLICE_X6Y15.CLK      Tckce       (-Th)     0.104   Inst_vga_int/y_count<9>
                                                       Inst_vga_int/y_count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.130ns logic, 0.261ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/y_count_8 (SLICE_X6Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga_int/line_en (FF)
  Destination:          Inst_vga_int/y_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.152 - 0.147)
  Source Clock:         clk100khz rising at 10.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_vga_int/line_en to Inst_vga_int/y_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.234   Inst_vga_int/line_en
                                                       Inst_vga_int/line_en
    SLICE_X6Y15.CE       net (fanout=6)        0.261   Inst_vga_int/line_en
    SLICE_X6Y15.CLK      Tckce       (-Th)     0.102   Inst_vga_int/y_count<9>
                                                       Inst_vga_int/y_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.132ns logic, 0.261ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_vga_int/y_count_7 (SLICE_X6Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_vga_int/line_en (FF)
  Destination:          Inst_vga_int/y_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.152 - 0.147)
  Source Clock:         clk100khz rising at 10.000ns
  Destination Clock:    clk100khz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_vga_int/line_en to Inst_vga_int/y_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.DQ       Tcko                  0.234   Inst_vga_int/line_en
                                                       Inst_vga_int/line_en
    SLICE_X6Y15.CE       net (fanout=6)        0.261   Inst_vga_int/line_en
    SLICE_X6Y15.CLK      Tckce       (-Th)     0.092   Inst_vga_int/y_count<9>
                                                       Inst_vga_int/y_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.142ns logic, 0.261ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm1_clk0 = PERIOD TIMEGRP "Inst_dcm1_clk0" TS_clkin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_dcm1/clkout2_buf/I0
  Logical resource: Inst_dcm1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_dcm1/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_vga_int/v_state_FSM_FFd2/CLK
  Logical resource: Inst_vga_int/v_state_FSM_FFd1/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk100khz
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_vga_int/v_state_FSM_FFd2/CLK
  Logical resource: Inst_vga_int/v_state_FSM_FFd2/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk100khz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" 
TS_clkin / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3669 paths analyzed, 820 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.566ns.
--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau8/tmp_score_6 (SLICE_X26Y36.C6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau8/etatpres_4 (FF)
  Destination:          Inst_msa_hdl_Niveau8/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.261 - 0.263)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau8/etatpres_4 to Inst_msa_hdl_Niveau8/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   Inst_msa_hdl_Niveau8/etatpres<4>
                                                       Inst_msa_hdl_Niveau8/etatpres_4
    SLICE_X19Y45.B2      net (fanout=14)       1.301   Inst_msa_hdl_Niveau8/etatpres<4>
    SLICE_X19Y45.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT921
    SLICE_X24Y37.C5      net (fanout=4)        1.036   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
    SLICE_X24Y37.C       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT15311
    SLICE_X24Y37.B4      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT1531
    SLICE_X24Y37.B       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT21111
    SLICE_X27Y36.B3      net (fanout=2)        0.491   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X26Y36.C6      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
    SLICE_X26Y36.CLK     Tas                   0.289   Inst_msa_hdl_Niveau8/tmp_score<6>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
                                                       Inst_msa_hdl_Niveau8/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (1.625ns logic, 3.396ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau8/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau8/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.993ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.261 - 0.259)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau8/etatpres_0 to Inst_msa_hdl_Niveau8/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau8/etatpres_0
    SLICE_X19Y45.B1      net (fanout=16)       1.290   Inst_msa_hdl_Niveau8/etatpres<0>
    SLICE_X19Y45.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT921
    SLICE_X24Y37.C5      net (fanout=4)        1.036   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
    SLICE_X24Y37.C       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT15311
    SLICE_X24Y37.B4      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT1531
    SLICE_X24Y37.B       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT21111
    SLICE_X27Y36.B3      net (fanout=2)        0.491   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X26Y36.C6      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
    SLICE_X26Y36.CLK     Tas                   0.289   Inst_msa_hdl_Niveau8/tmp_score<6>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
                                                       Inst_msa_hdl_Niveau8/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (1.608ns logic, 3.385ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau8/etatpres_3 (FF)
  Destination:          Inst_msa_hdl_Niveau8/tmp_score_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.710ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.261 - 0.259)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau8/etatpres_3 to Inst_msa_hdl_Niveau8/tmp_score_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.DQ      Tcko                  0.391   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau8/etatpres_3
    SLICE_X19Y45.B4      net (fanout=7)        1.007   Inst_msa_hdl_Niveau8/etatpres<3>
    SLICE_X19Y45.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT921
    SLICE_X24Y37.C5      net (fanout=4)        1.036   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
    SLICE_X24Y37.C       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT15311
    SLICE_X24Y37.B4      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT1531
    SLICE_X24Y37.B       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT21111
    SLICE_X27Y36.B3      net (fanout=2)        0.491   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X26Y36.C6      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
    SLICE_X26Y36.CLK     Tas                   0.289   Inst_msa_hdl_Niveau8/tmp_score<6>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
                                                       Inst_msa_hdl_Niveau8/tmp_score_6
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (1.608ns logic, 3.102ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau8/tmp_score_7 (SLICE_X27Y36.A5), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau8/etatpres_4 (FF)
  Destination:          Inst_msa_hdl_Niveau8/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.962ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.261 - 0.263)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau8/etatpres_4 to Inst_msa_hdl_Niveau8/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.408   Inst_msa_hdl_Niveau8/etatpres<4>
                                                       Inst_msa_hdl_Niveau8/etatpres_4
    SLICE_X19Y45.B2      net (fanout=14)       1.301   Inst_msa_hdl_Niveau8/etatpres<4>
    SLICE_X19Y45.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT921
    SLICE_X24Y37.C5      net (fanout=4)        1.036   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
    SLICE_X24Y37.C       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT15311
    SLICE_X24Y37.B4      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT1531
    SLICE_X24Y37.B       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT21111
    SLICE_X27Y36.B3      net (fanout=2)        0.491   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.A5      net (fanout=2)        0.192   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
    SLICE_X27Y36.CLK     Tas                   0.322   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT241
                                                       Inst_msa_hdl_Niveau8/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.658ns logic, 3.304ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau8/etatpres_0 (FF)
  Destination:          Inst_msa_hdl_Niveau8/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.934ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.261 - 0.259)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau8/etatpres_0 to Inst_msa_hdl_Niveau8/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau8/etatpres_0
    SLICE_X19Y45.B1      net (fanout=16)       1.290   Inst_msa_hdl_Niveau8/etatpres<0>
    SLICE_X19Y45.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT921
    SLICE_X24Y37.C5      net (fanout=4)        1.036   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
    SLICE_X24Y37.C       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT15311
    SLICE_X24Y37.B4      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT1531
    SLICE_X24Y37.B       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT21111
    SLICE_X27Y36.B3      net (fanout=2)        0.491   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.A5      net (fanout=2)        0.192   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
    SLICE_X27Y36.CLK     Tas                   0.322   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT241
                                                       Inst_msa_hdl_Niveau8/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (1.641ns logic, 3.293ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau8/etatpres_3 (FF)
  Destination:          Inst_msa_hdl_Niveau8/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.261 - 0.259)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau8/etatpres_3 to Inst_msa_hdl_Niveau8/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.DQ      Tcko                  0.391   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau8/etatpres_3
    SLICE_X19Y45.B4      net (fanout=7)        1.007   Inst_msa_hdl_Niveau8/etatpres<3>
    SLICE_X19Y45.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT921
    SLICE_X24Y37.C5      net (fanout=4)        1.036   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT92
    SLICE_X24Y37.C       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT15311
    SLICE_X24Y37.B4      net (fanout=2)        0.284   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT1531
    SLICE_X24Y37.B       Tilo                  0.205   N57
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT21111
    SLICE_X27Y36.B3      net (fanout=2)        0.491   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.B       Tilo                  0.259   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT2111
    SLICE_X27Y36.A5      net (fanout=2)        0.192   Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT211
    SLICE_X27Y36.CLK     Tas                   0.322   Inst_msa_hdl_Niveau8/tmp_score<7>
                                                       Inst_msa_hdl_Niveau8/Mmux_etatpres[4]_X_24_o_wide_mux_73_OUT241
                                                       Inst_msa_hdl_Niveau8/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (1.641ns logic, 3.010ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau5/tmp_score_7 (SLICE_X20Y34.D1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_4 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.248 - 0.277)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_4 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.DQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<4>
                                                       Inst_msa_hdl_Niveau5/etatpres_4
    SLICE_X24Y34.D2      net (fanout=12)       0.828   Inst_msa_hdl_Niveau5/etatpres<4>
    SLICE_X24Y34.D       Tilo                  0.205   Inst_msa_hdl_Niveau5/_n0194
                                                       Inst_msa_hdl_Niveau5/_n0194<4>1
    SLICE_X21Y36.C3      net (fanout=5)        0.870   Inst_msa_hdl_Niveau5/_n0194
    SLICE_X21Y36.C       Tilo                  0.259   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X20Y34.C1      net (fanout=7)        0.816   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X20Y34.C       Tilo                  0.205   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X20Y34.D1      net (fanout=2)        0.803   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X20Y34.CLK     Tas                   0.341   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (1.401ns logic, 3.317ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_2 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.248 - 0.269)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_2 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.CQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_2
    SLICE_X24Y34.D3      net (fanout=12)       0.680   Inst_msa_hdl_Niveau5/etatpres<2>
    SLICE_X24Y34.D       Tilo                  0.205   Inst_msa_hdl_Niveau5/_n0194
                                                       Inst_msa_hdl_Niveau5/_n0194<4>1
    SLICE_X21Y36.C3      net (fanout=5)        0.870   Inst_msa_hdl_Niveau5/_n0194
    SLICE_X21Y36.C       Tilo                  0.259   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X20Y34.C1      net (fanout=7)        0.816   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X20Y34.C       Tilo                  0.205   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X20Y34.D1      net (fanout=2)        0.803   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X20Y34.CLK     Tas                   0.341   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.401ns logic, 3.169ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_msa_hdl_Niveau5/etatpres_1 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.565ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.248 - 0.269)
  Source Clock:         clk_dcm1 rising at 0.000ns
  Destination Clock:    clk_dcm1 falling at 31.250ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_msa_hdl_Niveau5/etatpres_1 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y36.BQ      Tcko                  0.391   Inst_msa_hdl_Niveau5/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/etatpres_1
    SLICE_X24Y34.D1      net (fanout=10)       0.675   Inst_msa_hdl_Niveau5/etatpres<1>
    SLICE_X24Y34.D       Tilo                  0.205   Inst_msa_hdl_Niveau5/_n0194
                                                       Inst_msa_hdl_Niveau5/_n0194<4>1
    SLICE_X21Y36.C3      net (fanout=5)        0.870   Inst_msa_hdl_Niveau5/_n0194
    SLICE_X21Y36.C       Tilo                  0.259   Inst_msa_hdl_Niveau8/etatpres<3>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT1011
    SLICE_X20Y34.C1      net (fanout=7)        0.816   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT101
    SLICE_X20Y34.C       Tilo                  0.205   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X20Y34.D1      net (fanout=2)        0.803   Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT163
    SLICE_X20Y34.CLK     Tas                   0.341   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (1.401ns logic, 3.164ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau1/etatsuiv_4 (SLICE_X2Y49.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau1/enable_game (FF)
  Destination:          Inst_msa_hdl_Niveau1/etatsuiv_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_dcm1 falling at 93.750ns
  Destination Clock:    clk_dcm1 falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau1/enable_game to Inst_msa_hdl_Niveau1/etatsuiv_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.AMUX     Tshcko                0.266   Inst_msa_hdl_Niveau1/_n0194<4>11
                                                       Inst_msa_hdl_Niveau1/enable_game
    SLICE_X2Y49.CE       net (fanout=7)        0.144   Inst_msa_hdl_Niveau1/enable_game
    SLICE_X2Y49.CLK      Tckce       (-Th)     0.092   Inst_msa_hdl_Niveau1/etatsuiv<4>
                                                       Inst_msa_hdl_Niveau1/etatsuiv_4
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.174ns logic, 0.144ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_diviseur_clk/clk16hz (SLICE_X8Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_diviseur_clk/div16hz_temp (FF)
  Destination:          inst_diviseur_clk/clk16hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_dcm1 rising at 62.500ns
  Destination Clock:    clk_dcm1 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_diviseur_clk/div16hz_temp to inst_diviseur_clk/clk16hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.198   inst_diviseur_clk/div16hz_temp
                                                       inst_diviseur_clk/div16hz_temp
    SLICE_X8Y28.AX       net (fanout=2)        0.150   inst_diviseur_clk/div16hz_temp
    SLICE_X8Y28.CLK      Tckdi       (-Th)    -0.048   inst_diviseur_clk/clk16hz
                                                       inst_diviseur_clk/clk16hz
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_msa_hdl_Niveau5/tmp_score_7 (SLICE_X20Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Destination:          Inst_msa_hdl_Niveau5/tmp_score_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm1 falling at 93.750ns
  Destination Clock:    clk_dcm1 falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_msa_hdl_Niveau5/tmp_score_7 to Inst_msa_hdl_Niveau5/tmp_score_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.DQ      Tcko                  0.200   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    SLICE_X20Y34.D6      net (fanout=2)        0.022   Inst_msa_hdl_Niveau5/tmp_score<7>
    SLICE_X20Y34.CLK     Tah         (-Th)    -0.190   Inst_msa_hdl_Niveau5/tmp_score<7>
                                                       Inst_msa_hdl_Niveau5/Mmux_etatpres[4]_X_21_o_wide_mux_72_OUT161
                                                       Inst_msa_hdl_Niveau5/tmp_score_7
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm1_clkfx = PERIOD TIMEGRP "Inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 60.770ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_dcm1/clkout1_buf/I0
  Logical resource: Inst_dcm1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_dcm1/clkfx
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt16hz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt16hz_0/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_diviseur_clk/cnt16hz<3>/CLK
  Logical resource: inst_diviseur_clk/cnt16hz_1/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_dcm1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     10.000ns|      5.340ns|      4.432ns|            0|            0|            0|         4565|
| TS_Inst_dcm1_clk0             |     10.000ns|      4.432ns|          N/A|            0|            0|          896|            0|
| TS_Inst_dcm1_clkfx            |     62.500ns|     11.566ns|          N/A|            0|            0|         3669|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    4.495|    2.386|    5.783|    4.766|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4565 paths, 0 nets, and 1779 connections

Design statistics:
   Minimum period:  11.566ns{1}   (Maximum frequency:  86.460MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan 12 15:06:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



