<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml drs4_eval5.twx drs4_eval5.ncd -o drs4_eval5.twr drs4_eval5.pcf

</twCmdLine><twDesign>drs4_eval5.ncd</twDesign><twDesignPath>drs4_eval5.ncd</twDesignPath><twPCF>drs4_eval5.pcf</twPCF><twPcfPath>drs4_eval5.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="tq144"><twDevName>xc3s400</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_P_I_CLK33 = PERIOD TIMEGRP &quot;P_I_CLK33&quot; 32 ns HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>1688</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.895</twMinPer></twConstHead><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks_ps_incdec (SLICE_X9Y17.CE), 49 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.105</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_12</twSrc><twDest BELType="FF">clocks_ps_incdec</twDest><twTotPathDel>10.394</twTotPathDel><twClkSkew dest = "1.914" src = "4.365">2.451</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_12</twSrc><twDest BELType='FF'>clocks_ps_incdec</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X6Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(13)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(11)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(8)(27)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp><twBEL>clocks_ps_incdec_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_incdec</twComp><twBEL>clocks_ps_incdec</twBEL></twPathDel><twLogDel>3.028</twLogDel><twRouteDel>7.366</twRouteDel><twTotDel>10.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.215</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_9</twSrc><twDest BELType="FF">clocks_ps_incdec</twDest><twTotPathDel>10.285</twTotPathDel><twClkSkew dest = "1.914" src = "4.364">2.450</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_9</twSrc><twDest BELType='FF'>clocks_ps_incdec</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X3Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(9)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(9)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(1)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(1)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(1)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(31)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(2)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(11)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(8)(27)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.F1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.499</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp><twBEL>clocks_ps_incdec_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_incdec</twComp><twBEL>clocks_ps_incdec</twBEL></twPathDel><twLogDel>3.296</twLogDel><twRouteDel>6.989</twRouteDel><twTotDel>10.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.364</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_14</twSrc><twDest BELType="FF">clocks_ps_incdec</twDest><twTotPathDel>10.135</twTotPathDel><twClkSkew dest = "1.914" src = "4.365">2.451</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_14</twSrc><twDest BELType='FF'>clocks_ps_incdec</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X6Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.285</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_lut(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>clocks_ps_shadow_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp><twBEL>clocks_ps_incdec_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>clocks_ps_incdec_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_incdec</twComp><twBEL>clocks_ps_incdec</twBEL></twPathDel><twLogDel>2.957</twLogDel><twRouteDel>7.178</twRouteDel><twTotDel>10.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks_ps_enable (SLICE_X9Y16.CE), 49 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.024</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_14</twSrc><twDest BELType="FF">clocks_ps_enable</twDest><twTotPathDel>9.475</twTotPathDel><twClkSkew dest = "1.914" src = "4.365">2.451</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_14</twSrc><twDest BELType='FF'>clocks_ps_enable</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X6Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.285</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_lut(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>clocks_ps_shadow_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_enable_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>clocks_ps_enable_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_enable</twComp><twBEL>clocks_ps_enable</twBEL></twPathDel><twLogDel>3.014</twLogDel><twRouteDel>6.461</twRouteDel><twTotDel>9.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.126</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_12</twSrc><twDest BELType="FF">clocks_ps_enable</twDest><twTotPathDel>9.373</twTotPathDel><twClkSkew dest = "1.914" src = "4.365">2.451</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_12</twSrc><twDest BELType='FF'>clocks_ps_enable</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X6Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(13)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(11)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(8)(27)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.G4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_enable_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>clocks_ps_enable_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_enable</twComp><twBEL>clocks_ps_enable</twBEL></twPathDel><twLogDel>3.085</twLogDel><twRouteDel>6.288</twRouteDel><twTotDel>9.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.200</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_14</twSrc><twDest BELType="FF">clocks_ps_enable</twDest><twTotPathDel>9.299</twTotPathDel><twClkSkew dest = "1.914" src = "4.365">2.451</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_14</twSrc><twDest BELType='FF'>clocks_ps_enable</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X6Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y53.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.285</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y53.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(15)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_ge0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>clocks_ps_shadow_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_enable_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>clocks_ps_enable_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_enable</twComp><twBEL>clocks_ps_enable</twBEL></twPathDel><twLogDel>2.838</twLogDel><twRouteDel>6.461</twRouteDel><twTotDel>9.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks_ps_state_0 (SLICE_X6Y30.CE), 50 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.143</twSlack><twSrc BELType="OTHER">clocks_Inst_dcm3_clk_ps</twSrc><twDest BELType="FF">clocks_ps_state_0</twDest><twTotPathDel>11.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='OTHER'>clocks_Inst_dcm3_clk_ps</twSrc><twDest BELType='FF'>clocks_ps_state_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y0.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">P_I_CLK33_IBUFG</twSrcClk><twPathDel><twSite>DCM_X0Y0.PSDONE</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>clocks_Inst_dcm3_clk_ps</twComp><twBEL>clocks_Inst_dcm3_clk_ps</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">9.900</twDelInfo><twComp>clocks_ps_done</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp><twBEL>clocks_ps_state_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_state_0</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>10.637</twRouteDel><twTotDel>11.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.866</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_12</twSrc><twDest BELType="FF">clocks_ps_state_0</twDest><twTotPathDel>9.120</twTotPathDel><twClkSkew dest = "3.401" src = "4.365">0.964</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_12</twSrc><twDest BELType='FF'>clocks_ps_state_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X6Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(13)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(11)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(8)(27)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp><twBEL>clocks_ps_state_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_state_0</twBEL></twPathDel><twLogDel>3.028</twLogDel><twRouteDel>6.092</twRouteDel><twTotDel>9.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.976</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(5)_9</twSrc><twDest BELType="FF">clocks_ps_state_0</twDest><twTotPathDel>9.011</twTotPathDel><twClkSkew dest = "3.401" src = "4.364">0.963</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(5)_9</twSrc><twDest BELType='FF'>clocks_ps_state_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X3Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(9)</twComp><twBEL>usb2_racc_interface_control_reg_arr(5)_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(9)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y46.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(1)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_lut(1)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(1)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(5)(31)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(2)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(11)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(4)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(8)(27)</twComp><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(6)</twBEL><twBEL>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>clocks_Mcompar_ps_shadow_cmp_gt0000_cy(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp><twBEL>clocks_ps_state_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.737</twDelInfo><twComp>clocks_ps_state_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>clocks_ps_state(0)</twComp><twBEL>clocks_ps_state_0</twBEL></twPathDel><twLogDel>3.296</twLogDel><twRouteDel>5.715</twRouteDel><twTotDel>9.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">P_I_CLK33_IBUFG</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="27"><twPinLimitBanner>Component Switching Limit Checks: TS_P_I_CLK33 = PERIOD TIMEGRP &quot;P_I_CLK33&quot; 32 ns HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="28" type="MAXPERIOD" name="Tdcmpco" slack="11.779" period="16.000" constraintValue="16.000" deviceLimit="27.779" freqLimit="35.998" physResource="clocks_Inst_dcm1_clk132/CLK2X" logResource="clocks_Inst_dcm1_clk132/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="clocks_clk66_dcm1_tmp"/><twPinLimit anchorID="29" type="MINPERIOD" name="Tdcmpco" slack="13.007" period="16.000" constraintValue="16.000" deviceLimit="2.993" freqLimit="334.113" physResource="clocks_Inst_dcm1_clk132/CLK2X" logResource="clocks_Inst_dcm1_clk132/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="clocks_clk66_dcm1_tmp"/><twPinLimit anchorID="30" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="22.000" period="32.000" constraintValue="16.000" deviceLimit="5.000" physResource="clocks_Inst_dcm1_clk132/CLKIN" logResource="clocks_Inst_dcm1_clk132/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk33_nodll"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_I_MMCX_path&quot; TIG;</twConstName><twItemCnt>963</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>342</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point app_O_STATUS_REG_ARR_14_1 (SLICE_X48Y37.CLK), 10 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.525</twTotDel><twSrc BELType="PAD">P_I_ATRG4</twSrc><twDest BELType="FF">app_O_STATUS_REG_ARR_14_1</twDest><twTotPathDel>14.525</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG4</twSrc><twDest BELType='FF'>app_O_STATUS_REG_ARR_14_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>P59.PAD</twSrcSite><twPathDel><twSite>P59.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG4</twComp><twBEL>P_I_ATRG4</twBEL><twBEL>P_I_ATRG4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.276</twDelInfo><twComp>P_I_ATRG4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N585</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>5.452</twLogDel><twRouteDel>9.073</twRouteDel><twTotDel>14.525</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.220</twTotDel><twSrc BELType="PAD">P_I_ATRG1</twSrc><twDest BELType="FF">app_O_STATUS_REG_ARR_14_1</twDest><twTotPathDel>14.220</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG1</twSrc><twDest BELType='FF'>app_O_STATUS_REG_ARR_14_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>P70.PAD</twSrcSite><twPathDel><twSite>P70.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG1</twComp><twBEL>P_I_ATRG1</twBEL><twBEL>P_I_ATRG1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.692</twDelInfo><twComp>P_I_ATRG1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT194</twComp><twBEL>app_drs_hard_inp_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>app_drs_hard_inp(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>4.901</twLogDel><twRouteDel>9.319</twRouteDel><twTotDel>14.220</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.722</twTotDel><twSrc BELType="PAD">P_I_ATRG2</twSrc><twDest BELType="FF">app_O_STATUS_REG_ARR_14_1</twDest><twTotPathDel>13.722</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG2</twSrc><twDest BELType='FF'>app_O_STATUS_REG_ARR_14_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG2</twComp><twBEL>P_I_ATRG2</twBEL><twBEL>P_I_ATRG2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.386</twDelInfo><twComp>P_I_ATRG2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_drs_hard_inp(1)</twComp><twBEL>app_drs_hard_inp_1_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>app_drs_hard_inp(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>4.901</twLogDel><twRouteDel>8.821</twRouteDel><twTotDel>13.722</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point app_O_STATUS_REG_ARR_14_0 (SLICE_X48Y37.CLK), 10 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.525</twTotDel><twSrc BELType="PAD">P_I_ATRG4</twSrc><twDest BELType="FF">app_O_STATUS_REG_ARR_14_0</twDest><twTotPathDel>14.525</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG4</twSrc><twDest BELType='FF'>app_O_STATUS_REG_ARR_14_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>P59.PAD</twSrcSite><twPathDel><twSite>P59.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG4</twComp><twBEL>P_I_ATRG4</twBEL><twBEL>P_I_ATRG4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.276</twDelInfo><twComp>P_I_ATRG4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N585</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>5.452</twLogDel><twRouteDel>9.073</twRouteDel><twTotDel>14.525</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.220</twTotDel><twSrc BELType="PAD">P_I_ATRG1</twSrc><twDest BELType="FF">app_O_STATUS_REG_ARR_14_0</twDest><twTotPathDel>14.220</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG1</twSrc><twDest BELType='FF'>app_O_STATUS_REG_ARR_14_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>P70.PAD</twSrcSite><twPathDel><twSite>P70.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG1</twComp><twBEL>P_I_ATRG1</twBEL><twBEL>P_I_ATRG1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.692</twDelInfo><twComp>P_I_ATRG1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT194</twComp><twBEL>app_drs_hard_inp_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>app_drs_hard_inp(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>4.901</twLogDel><twRouteDel>9.319</twRouteDel><twTotDel>14.220</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.722</twTotDel><twSrc BELType="PAD">P_I_ATRG2</twSrc><twDest BELType="FF">app_O_STATUS_REG_ARR_14_0</twDest><twTotPathDel>13.722</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG2</twSrc><twDest BELType='FF'>app_O_STATUS_REG_ARR_14_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG2</twComp><twBEL>P_I_ATRG2</twBEL><twBEL>P_I_ATRG2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.386</twDelInfo><twComp>P_I_ATRG2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_drs_hard_inp(1)</twComp><twBEL>app_drs_hard_inp_1_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>app_drs_hard_inp(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.968</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>4.901</twLogDel><twRouteDel>8.821</twRouteDel><twTotDel>13.722</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point app_drs_trig_ff (SLICE_X38Y50.CLK), 10 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.498</twTotDel><twSrc BELType="PAD">P_I_ATRG4</twSrc><twDest BELType="FF">app_drs_trig_ff</twDest><twTotPathDel>14.498</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG4</twSrc><twDest BELType='FF'>app_drs_trig_ff</twDest><twLogLvls>7</twLogLvls><twSrcSite>P59.PAD</twSrcSite><twPathDel><twSite>P59.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG4</twComp><twBEL>P_I_ATRG4</twBEL><twBEL>P_I_ATRG4_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.276</twDelInfo><twComp>P_I_ATRG4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_inp_3_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>app_drs_hard_inp(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N585</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.941</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>5.452</twLogDel><twRouteDel>9.046</twRouteDel><twTotDel>14.498</twTotDel><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.193</twTotDel><twSrc BELType="PAD">P_I_ATRG1</twSrc><twDest BELType="FF">app_drs_trig_ff</twDest><twTotPathDel>14.193</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG1</twSrc><twDest BELType='FF'>app_drs_trig_ff</twDest><twLogLvls>6</twLogLvls><twSrcSite>P70.PAD</twSrcSite><twPathDel><twSite>P70.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG1</twComp><twBEL>P_I_ATRG1</twBEL><twBEL>P_I_ATRG1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.692</twDelInfo><twComp>P_I_ATRG1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_IO_ETRG_OUT194</twComp><twBEL>app_drs_hard_inp_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>app_drs_hard_inp(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.941</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>4.901</twLogDel><twRouteDel>9.292</twRouteDel><twTotDel>14.193</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.695</twTotDel><twSrc BELType="PAD">P_I_ATRG2</twSrc><twDest BELType="FF">app_drs_trig_ff</twDest><twTotPathDel>13.695</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_ATRG2</twSrc><twDest BELType='FF'>app_drs_trig_ff</twDest><twLogLvls>6</twLogLvls><twSrcSite>P68.PAD</twSrcSite><twPathDel><twSite>P68.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_ATRG2</twComp><twBEL>P_I_ATRG2</twBEL><twBEL>P_I_ATRG2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.F1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.386</twDelInfo><twComp>P_I_ATRG2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_drs_hard_inp(1)</twComp><twBEL>app_drs_hard_inp_1_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>app_drs_hard_inp(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT14</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>app_IO_ETRG_OUT14</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_drs_hard_trig1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.941</twDelInfo><twComp>app_drs_hard_trig</twComp></twPathDel><twLogDel>4.901</twLogDel><twRouteDel>8.794</twRouteDel><twTotDel>13.695</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="50" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_O_LED_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_LED_GREEN (P132.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.435</twTotDel><twSrc BELType="FF">app_drs_led_green</twSrc><twDest BELType="PAD">P_O_LED_GREEN</twDest><twTotPathDel>8.435</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>app_drs_led_green</twSrc><twDest BELType='PAD'>P_O_LED_GREEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X13Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>app_drs_led_green</twComp><twBEL>app_drs_led_green</twBEL></twPathDel><twPathDel><twSite>P132.O1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.912</twDelInfo><twComp>app_drs_led_green</twComp></twPathDel><twPathDel><twSite>P132.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.803</twDelInfo><twComp>P_O_LED_GREEN</twComp><twBEL>P_O_LED_GREEN_OBUF</twBEL><twBEL>P_O_LED_GREEN</twBEL></twPathDel><twLogDel>5.523</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>8.435</twTotDel><twPctLog>65.5</twPctLog><twPctRoute>34.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_LED_YELLOW (P137.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.743</twTotDel><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_18</twSrc><twDest BELType="PAD">P_O_LED_YELLOW</twDest><twTotPathDel>7.743</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_18</twSrc><twDest BELType='PAD'>P_O_LED_YELLOW</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X17Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(19)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_18</twBEL></twPathDel><twPathDel><twSite>P137.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.220</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(18)</twComp></twPathDel><twPathDel><twSite>P137.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.803</twDelInfo><twComp>P_O_LED_YELLOW</twComp><twBEL>P_O_LED_YELLOW_OBUF</twBEL><twBEL>P_O_LED_YELLOW</twBEL></twPathDel><twLogDel>5.523</twLogDel><twRouteDel>2.220</twRouteDel><twTotDel>7.743</twTotDel><twPctLog>71.3</twPctLog><twPctRoute>28.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="55" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_O_ADCCLK_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_PMC_USR(28) (P135.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.810</twTotDel><twSrc BELType="FF">app_pmc_iofds_inst_bit_41_0_gen[28].FF1</twSrc><twDest BELType="PAD">P_IO_PMC_USR(28)</twDest><twTotPathDel>4.810</twTotPathDel><twDetPath maxSiteLen="8"><twSrc BELType='FF'>app_pmc_iofds_inst_bit_41_0_gen[28].FF1</twSrc><twDest BELType='PAD'>P_IO_PMC_USR(28)</twDest><twLogLvls>0</twLogLvls><twSrcSite>P135.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>P135.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">4.810</twDelInfo><twComp>P_IO_PMC_USR(28)</twComp><twBEL>app_pmc_iofds_inst_bit_41_0_gen[28].FF1</twBEL><twBEL>app_pmc_iofds_inst_bit_41_0_gen[28].U1/OBUFT</twBEL><twBEL>P_IO_PMC_USR(28)</twBEL></twPathDel><twLogDel>4.810</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.810</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk33_tmp = PERIOD TIMEGRP &quot;clocks_clk33_tmp&quot; TS_P_I_CLK33 HIGH 50%         INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>33677</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4541</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>27.780</twMinPer></twConstHead><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_uc_data_o_8 (SLICE_X29Y56.F2), 64 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.110</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_8</twDest><twTotPathDel>13.839</twTotPathDel><twClkSkew dest = "1.823" src = "1.824">0.001</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y29.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.720</twDelInfo><twComp>drs_dpram_block_do_a(1)(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y29.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f530</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_830</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_6_f5_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f530</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f561</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f630</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(8)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>locbus_d_rd(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(8)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(8)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(8)39</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y56.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(8)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(8)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_8</twBEL></twPathDel><twLogDel>4.859</twLogDel><twRouteDel>8.980</twRouteDel><twTotDel>13.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.447</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[0].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_8</twDest><twTotPathDel>12.502</twTotPathDel><twClkSkew dest = "1.823" src = "1.824">0.001</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[0].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y7.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y7.DOA8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[0].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[0].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y29.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.383</twDelInfo><twComp>drs_dpram_block_do_a(0)(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y29.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f530</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_830</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_6_f5_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y28.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f530</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y28.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f561</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f630</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(8)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>locbus_d_rd(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(8)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(8)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(8)39</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y56.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(8)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(8)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_8</twBEL></twPathDel><twLogDel>4.859</twLogDel><twRouteDel>7.643</twRouteDel><twTotDel>12.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.388</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[9].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_8</twDest><twTotPathDel>11.561</twTotPathDel><twClkSkew dest = "1.823" src = "1.824">0.001</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[9].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOA24</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[9].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[9].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.582</twDelInfo><twComp>drs_dpram_block_do_a(9)(24)</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>locbus_d_rd(24)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_751</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_5_f5_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y36.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f534</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y36.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f517</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y37.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f617</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(24)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>locbus_d_rd(24)</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(8)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(8)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(8)39</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y56.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>usb2_racc_interface_uc_data_o(8)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(8)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_8</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>6.645</twRouteDel><twTotDel>11.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_uc_data_o_1 (SLICE_X22Y39.F2), 64 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.289</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_1</twDest><twTotPathDel>13.660</twTotPathDel><twClkSkew dest = "1.804" src = "1.805">0.001</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOA17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[2].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.836</twDelInfo><twComp>drs_dpram_block_do_a(2)(17)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f59</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_729</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_6_f5_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y22.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f59</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y22.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f519</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f69</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(17)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.936</twDelInfo><twComp>locbus_d_rd(17)</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(10)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(1)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(1)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(1)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(1)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_1</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>8.744</twRouteDel><twTotDel>13.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.950</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[7].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_1</twDest><twTotPathDel>12.980</twTotPathDel><twClkSkew dest = "1.804" src = "1.824">0.020</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[7].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOA1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[7].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[7].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.619</twDelInfo><twComp>drs_dpram_block_do_a(7)(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f53</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_65</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_5_f5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f53</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f53</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y25.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f61</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y25.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(1)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>locbus_d_rd(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(10)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(1)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(1)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(1)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(1)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_1</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>8.064</twRouteDel><twTotDel>12.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.915</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_1</twDest><twTotPathDel>12.015</twTotPathDel><twClkSkew dest = "1.804" src = "1.824">0.020</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y6.DOA17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[1].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.191</twDelInfo><twComp>drs_dpram_block_do_a(1)(17)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f59</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_89</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_6_f5_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y22.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f59</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y22.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f519</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y23.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f69</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y23.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(17)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.936</twDelInfo><twComp>locbus_d_rd(17)</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(10)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(1)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(1)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(1)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(1)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_1</twBEL></twPathDel><twLogDel>4.916</twLogDel><twRouteDel>7.099</twRouteDel><twTotDel>12.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point usb2_racc_interface_uc_data_o_2 (SLICE_X22Y34.F3), 64 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.367</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_2</twDest><twTotPathDel>13.563</twTotPathDel><twClkSkew dest = "1.804" src = "1.824">0.020</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y6.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y6.DOA18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[12].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.909</twDelInfo><twComp>drs_dpram_block_do_a(12)(18)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f510</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_630</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f510</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f510</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f610</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(18)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.903</twDelInfo><twComp>locbus_d_rd(18)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(11)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(2)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(2)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(2)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(2)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_2</twBEL></twPathDel><twLogDel>5.030</twLogDel><twRouteDel>8.533</twRouteDel><twTotDel>13.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.483</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_2</twDest><twTotPathDel>12.447</twTotPathDel><twClkSkew dest = "1.804" src = "1.824">0.020</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y7.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X1Y7.DOA18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[13].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[13].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.793</twDelInfo><twComp>drs_dpram_block_do_a(13)(18)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f510</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_630</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f5_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y16.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f510</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y16.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f510</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_3_f6_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_3_f610</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(18)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.903</twDelInfo><twComp>locbus_d_rd(18)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(11)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(2)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(2)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(2)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(2)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_2</twBEL></twPathDel><twLogDel>5.030</twLogDel><twRouteDel>7.417</twRouteDel><twTotDel>12.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.551</twSlack><twSrc BELType="RAM">drs_dpram_dpram_gen[0].ramb16_s36_s36_inst.A</twSrc><twDest BELType="FF">usb2_racc_interface_uc_data_o_2</twDest><twTotPathDel>12.379</twTotPathDel><twClkSkew dest = "1.804" src = "1.824">0.020</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='RAM'>drs_dpram_dpram_gen[0].ramb16_s36_s36_inst.A</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_data_o_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y7.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twSrcClk><twPathDel><twSite>RAMB16_X0Y7.DOA18</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.394</twDelInfo><twComp>drs_dpram_dpram_gen[0].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[0].ramb16_s36_s36_inst.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y17.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.782</twDelInfo><twComp>drs_dpram_block_do_a(0)(18)</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y17.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f510</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_810</twBEL><twBEL>drs_dpram_Mmux_O_D_RD_A_6_f5_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_6_f510</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_5_f521</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_4_f6_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y17.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>drs_dpram_Mmux_O_D_RD_A_4_f610</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y17.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>locbus_d_rd(18)</twComp><twBEL>drs_dpram_Mmux_O_D_RD_A_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.903</twDelInfo><twComp>locbus_d_rd(18)</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(11)39</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(2)39</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>usb2_racc_interface_uc_data_o_mux0004(2)39</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>usb2_racc_interface_uc_data_o(2)</twComp><twBEL>usb2_racc_interface_uc_data_o_mux0004(2)41</twBEL><twBEL>usb2_racc_interface_uc_data_o_2</twBEL></twPathDel><twLogDel>4.973</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>12.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk33_tmp = PERIOD TIMEGRP &quot;clocks_clk33_tmp&quot; TS_P_I_CLK33 HIGH 50%
        INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="78" type="MINLOWPULSE" name="Tbpwl" slack="29.268" period="32.000" constraintValue="16.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="drs_dpram/I_CLK_B"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Tbpwh" slack="29.268" period="32.000" constraintValue="16.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="drs_dpram/I_CLK_B"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tbp" slack="29.268" period="32.000" constraintValue="32.000" deviceLimit="2.732" freqLimit="366.032" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKB" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="drs_dpram/I_CLK_B"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP &quot;clocks_clk66_dcm1_tmp&quot; TS_P_I_CLK33         / 2 HIGH 50% INPUT_JITTER 0.1 ns;</twConstName><twItemCnt>1265</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>743</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.941</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A (RAMB16_X1Y0.WEA), 5 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.059</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twTotPathDel>12.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X25Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_locbus_addr(14)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.523</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(7)</twComp><twBEL>drs_dpram_block_we_a_4_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.398</twDelInfo><twComp>drs_dpram_N9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp><twBEL>drs_dpram_block_we_a_4_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.549</twDelInfo><twComp>drs_dpram_block_we_a(4)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>10.470</twRouteDel><twTotDel>12.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.762</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twTotPathDel>11.188</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(7)</twComp><twBEL>drs_dpram_block_we_a_4_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.398</twDelInfo><twComp>drs_dpram_N9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp><twBEL>drs_dpram_block_we_a_4_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.549</twDelInfo><twComp>drs_dpram_block_we_a(4)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>8.767</twRouteDel><twTotDel>11.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.734</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_12</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twTotPathDel>8.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_12</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">3.854</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp><twBEL>drs_dpram_block_we_a_4_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.549</twDelInfo><twComp>drs_dpram_block_we_a(4)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>1.813</twLogDel><twRouteDel>6.403</twRouteDel><twTotDel>8.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A (RAMB16_X1Y0.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.143</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_3</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twTotPathDel>11.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_3</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X20Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(3)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y0.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">10.737</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(3)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y0.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[4].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>10.737</twRouteDel><twTotDel>11.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A (RAMB16_X1Y2.WEA), 5 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.241</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twDest><twTotPathDel>11.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_14</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X25Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X25Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_locbus_addr(14)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">4.523</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(14)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(7)</twComp><twBEL>drs_dpram_block_we_a_4_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.307</twDelInfo><twComp>drs_dpram_N9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp><twBEL>drs_dpram_block_we_a_5_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>9.288</twRouteDel><twTotDel>11.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.944</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twDest><twTotPathDel>10.006</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_13</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y14.G4</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">2.820</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(7)</twComp><twBEL>drs_dpram_block_we_a_4_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.F4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.307</twDelInfo><twComp>drs_dpram_N9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp><twBEL>drs_dpram_block_we_a_5_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>7.585</twRouteDel><twTotDel>10.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.840</twSlack><twSrc BELType="FF">usb2_racc_interface_O_LOCBUS_ADDR_12</twSrc><twDest BELType="RAM">drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twDest><twTotPathDel>7.110</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>usb2_racc_interface_O_LOCBUS_ADDR_12</twSrc><twDest BELType='RAM'>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X23Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(13)</twComp><twBEL>usb2_racc_interface_O_LOCBUS_ADDR_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.F1</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">3.839</twDelInfo><twComp>usb2_racc_interface_O_LOCBUS_ADDR(12)</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp><twBEL>drs_dpram_block_we_a_5_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y2.WEA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>drs_dpram_block_we_a(5)</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y2.CLKA</twSite><twDelType>Tbwck</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst</twComp><twBEL>drs_dpram_dpram_gen[5].ramb16_s36_s36_inst.A</twBEL></twPathDel><twLogDel>1.813</twLogDel><twRouteDel>5.297</twRouteDel><twTotDel>7.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">drs_dpram/I_CLK_A</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP &quot;clocks_clk66_dcm1_tmp&quot; TS_P_I_CLK33
        / 2 HIGH 50% INPUT_JITTER 0.1 ns;</twPinLimitBanner><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tbpwl" slack="13.268" period="16.000" constraintValue="8.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="drs_dpram/I_CLK_A"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tbpwh" slack="13.268" period="16.000" constraintValue="8.000" deviceLimit="1.366" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="drs_dpram/I_CLK_A"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tbp" slack="13.268" period="16.000" constraintValue="16.000" deviceLimit="2.732" freqLimit="366.032" physResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst/CLKA" logResource="drs_dpram_dpram_gen[8].ramb16_s36_s36_inst.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="drs_dpram/I_CLK_A"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_I_PADS&quot; OFFSET = IN 20 ns BEFORE COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.927</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point global_reset_3 (SLICE_X30Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.073</twSlack><twSrc BELType="PAD">P_I_UC_PA0</twSrc><twDest BELType="FF">global_reset_3</twDest><twClkDel>5.067</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>global_reset_3</twClkDest><twOff>20.000</twOff><twOffSrc>P_I_UC_PA0</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_UC_PA0</twSrc><twDest BELType='FF'>global_reset_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P20.PAD</twSrcSite><twPathDel><twSite>P20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.918</twDelInfo><twComp>P_I_UC_PA0</twComp><twBEL>P_I_UC_PA0</twBEL><twBEL>P_I_UC_PA0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">3.765</twDelInfo><twComp>P_I_UC_PA0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>global_reset_3</twComp><twBEL>global_reset_3</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>3.765</twRouteDel><twTotDel>5.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk33_nodll</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>global_reset_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.536</twRouteDel><twTotDel>5.067</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point global_reset (SLICE_X32Y54.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.077</twSlack><twSrc BELType="PAD">P_I_UC_PA0</twSrc><twDest BELType="FF">global_reset</twDest><twClkDel>5.067</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>global_reset</twClkDest><twOff>20.000</twOff><twOffSrc>P_I_UC_PA0</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_UC_PA0</twSrc><twDest BELType='FF'>global_reset</twDest><twLogLvls>1</twLogLvls><twSrcSite>P20.PAD</twSrcSite><twPathDel><twSite>P20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.918</twDelInfo><twComp>P_I_UC_PA0</twComp><twBEL>P_I_UC_PA0</twBEL><twBEL>P_I_UC_PA0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">3.761</twDelInfo><twComp>P_I_UC_PA0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>global_reset</twComp><twBEL>global_reset</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>3.761</twRouteDel><twTotDel>5.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk33_nodll</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>global_reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.536</twRouteDel><twTotDel>5.067</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point global_reset_1 (SLICE_X15Y30.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.178</twSlack><twSrc BELType="PAD">P_I_UC_PA0</twSrc><twDest BELType="FF">global_reset_1</twDest><twClkDel>5.051</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>global_reset_1</twClkDest><twOff>20.000</twOff><twOffSrc>P_I_UC_PA0</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_UC_PA0</twSrc><twDest BELType='FF'>global_reset_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P20.PAD</twSrcSite><twPathDel><twSite>P20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.918</twDelInfo><twComp>P_I_UC_PA0</twComp><twBEL>P_I_UC_PA0</twBEL><twBEL>P_I_UC_PA0_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">3.644</twDelInfo><twComp>P_I_UC_PA0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>global_reset_1</twComp><twBEL>global_reset_1</twBEL></twPathDel><twLogDel>2.179</twLogDel><twRouteDel>3.644</twRouteDel><twTotDel>5.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk33_nodll</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>global_reset_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>3.520</twRouteDel><twTotDel>5.051</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="107" twConstType="OFFSETINDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_IO_PADS&quot; OFFSET = IN 20 ns BEFORE COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>38</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>0.275</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app_pmc_iofds_inst_bit_41_0_gen[41].FF2 (P92.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.725</twSlack><twSrc BELType="PAD">P_IO_PMC_USR(41)</twSrc><twDest BELType="FF">app_pmc_iofds_inst_bit_41_0_gen[41].FF2</twDest><twClkDel>5.091</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_PMC_USR(41)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_PMC_USR(41)</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>P_IO_PMC_USR(41)</twSrc><twDest BELType='FF'>app_pmc_iofds_inst_bit_41_0_gen[41].FF2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P92.PAD</twSrcSite><twPathDel><twSite>P92.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">5.316</twDelInfo><twComp>P_IO_PMC_USR(41)</twComp><twBEL>P_IO_PMC_USR(41)</twBEL><twBEL>app_pmc_iofds_inst_bit_41_0_gen[41].U1/IBUF</twBEL><twBEL>P_IO_PMC_USR(41).DELAY</twBEL><twBEL>app_pmc_iofds_inst_bit_41_0_gen[41].FF2</twBEL></twPathDel><twLogDel>5.316</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>5.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>app_pmc_iofds_inst_bit_41_0_gen[41].FF2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.686</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P92.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.154</twLogDel><twRouteDel>5.245</twRouteDel><twTotDel>5.091</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app_pmc_iofds_inst_bit_53_47_gen[4].FF2 (P90.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.725</twSlack><twSrc BELType="PAD">P_IO_PMC_USR(51)</twSrc><twDest BELType="FF">app_pmc_iofds_inst_bit_53_47_gen[4].FF2</twDest><twClkDel>5.091</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_PMC_USR(51)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_PMC_USR(51)</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>P_IO_PMC_USR(51)</twSrc><twDest BELType='FF'>app_pmc_iofds_inst_bit_53_47_gen[4].FF2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P90.PAD</twSrcSite><twPathDel><twSite>P90.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">5.316</twDelInfo><twComp>P_IO_PMC_USR(51)</twComp><twBEL>P_IO_PMC_USR(51)</twBEL><twBEL>app_pmc_iofds_inst_bit_53_47_gen[4].U1/IBUF</twBEL><twBEL>P_IO_PMC_USR(51).DELAY</twBEL><twBEL>app_pmc_iofds_inst_bit_53_47_gen[4].FF2</twBEL></twPathDel><twLogDel>5.316</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>5.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>app_pmc_iofds_inst_bit_53_47_gen[4].FF2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.686</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P90.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.154</twLogDel><twRouteDel>5.245</twRouteDel><twTotDel>5.091</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app_pmc_iofds_inst_bit_41_0_gen[30].FF2 (P80.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstOffIn  twDurationNotSpecified = "true"><twSlack>19.741</twSlack><twSrc BELType="PAD">P_IO_PMC_USR(30)</twSrc><twDest BELType="FF">app_pmc_iofds_inst_bit_41_0_gen[30].FF2</twDest><twClkDel>5.107</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_PMC_USR(30)</twClkDest><twOff>20.000</twOff><twOffSrc>P_IO_PMC_USR(30)</twOffSrc><twOffDest>P_I_CLK33</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twDataPath maxSiteLen="9"><twSrc BELType='PAD'>P_IO_PMC_USR(30)</twSrc><twDest BELType='FF'>app_pmc_iofds_inst_bit_41_0_gen[30].FF2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P80.PAD</twSrcSite><twPathDel><twSite>P80.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">5.316</twDelInfo><twComp>P_IO_PMC_USR(30)</twComp><twBEL>P_IO_PMC_USR(30)</twBEL><twBEL>app_pmc_iofds_inst_bit_41_0_gen[30].U1/IBUF</twBEL><twBEL>P_IO_PMC_USR(30).DELAY</twBEL><twBEL>app_pmc_iofds_inst_bit_41_0_gen[30].FF2</twBEL></twPathDel><twLogDel>5.316</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>5.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>app_pmc_iofds_inst_bit_41_0_gen[30].FF2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.658</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-1.686</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P80.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.154</twLogDel><twRouteDel>5.261</twRouteDel><twTotDel>5.107</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="114" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_O_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>14.994</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_TCA_CTRL (P53.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffOut anchorID="116" twDataPathType="twDataPathMaxDelay"><twSlack>7.006</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_19</twSrc><twDest BELType="PAD">P_O_TCA_CTRL</twDest><twClkDel>6.264</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(0)(19)</twClkDest><twDataDel>8.680</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(0)(19)</twDataSrc><twDataDest>P_O_TCA_CTRL</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_O_TCA_CTRL</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(0)_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.374</twRouteDel><twTotDel>6.264</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_19</twSrc><twDest BELType='PAD'>P_O_TCA_CTRL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X17Y44.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(19)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_19</twBEL></twPathDel><twPathDel><twSite>P53.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.157</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(19)</twComp></twPathDel><twPathDel><twSite>P53.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.803</twDelInfo><twComp>P_O_TCA_CTRL</twComp><twBEL>P_O_TCA_CTRL_OBUF</twBEL><twBEL>P_O_TCA_CTRL</twBEL></twPathDel><twLogDel>5.523</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>8.680</twTotDel><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point P_O_CAL (P97.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffOut anchorID="118" twDataPathType="twDataPathMaxDelay"><twSlack>7.587</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(0)_25</twSrc><twDest BELType="PAD">P_O_CAL</twDest><twClkDel>6.282</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(0)(25)</twClkDest><twDataDel>8.081</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(0)(25)</twDataSrc><twDataDest>P_O_CAL</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_O_CAL</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(0)_25</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.392</twRouteDel><twTotDel>6.282</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(0)_25</twSrc><twDest BELType='PAD'>P_O_CAL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X32Y56.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(25)</twComp><twBEL>usb2_racc_interface_control_reg_arr(0)_25</twBEL></twPathDel><twPathDel><twSite>P97.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.999</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(0)(25)</twComp></twPathDel><twPathDel><twSite>P97.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.362</twDelInfo><twComp>P_O_CAL</twComp><twBEL>P_O_CAL_OBUF</twBEL><twBEL>P_O_CAL</twBEL></twPathDel><twLogDel>5.082</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>8.081</twTotDel><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="119" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;P_IO_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twItemCnt>105</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>42</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>17.893</twMinOff></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_ETRG_OUT (P104.PAD), 32 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffOut anchorID="121" twDataPathType="twDataPathMaxDelay"><twSlack>4.107</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(7)_28</twSrc><twDest BELType="PAD">P_IO_ETRG_OUT</twDest><twClkDel>6.283</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(7)(29)</twClkDest><twDataDel>11.560</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(7)(29)</twDataSrc><twDataDest>P_IO_ETRG_OUT</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_ETRG_OUT</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(7)_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>6.283</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(7)_28</twSrc><twDest BELType='PAD'>P_IO_ETRG_OUT</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X14Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X14Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(29)</twComp><twBEL>usb2_racc_interface_control_reg_arr(7)_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(28)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>N585</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp><twBEL>app_IO_ETRG_OUT1178</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>app_IO_ETRG_OUT1178</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_trg_delay(0)</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>P104.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>P104.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>P_IO_ETRG_OUT</twComp><twBEL>P_IO_ETRG_OUT_OBUF</twBEL><twBEL>P_IO_ETRG_OUT</twBEL></twPathDel><twLogDel>5.163</twLogDel><twRouteDel>6.397</twRouteDel><twTotDel>11.560</twTotDel><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="122"><twConstOffOut anchorID="123" twDataPathType="twDataPathMaxDelay"><twSlack>5.036</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(7)_26</twSrc><twDest BELType="PAD">P_IO_ETRG_OUT</twDest><twClkDel>6.282</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(7)(27)</twClkDest><twDataDel>10.632</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(7)(27)</twDataSrc><twDataDest>P_IO_ETRG_OUT</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_ETRG_OUT</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(7)_26</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y55.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.033</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.392</twRouteDel><twTotDel>6.282</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(7)_26</twSrc><twDest BELType='PAD'>P_IO_ETRG_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X31Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(27)</twComp><twBEL>usb2_racc_interface_control_reg_arr(7)_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(26)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(25)</twComp><twBEL>app_IO_ETRG_OUT148</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>app_IO_ETRG_OUT148</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>global_reset</twComp><twBEL>app_IO_ETRG_OUT1190_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>N587</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_trg_delay(0)</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>P104.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>P104.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>P_IO_ETRG_OUT</twComp><twBEL>P_IO_ETRG_OUT_OBUF</twBEL><twBEL>P_IO_ETRG_OUT</twBEL></twPathDel><twLogDel>4.555</twLogDel><twRouteDel>6.077</twRouteDel><twTotDel>10.632</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="124"><twConstOffOut anchorID="125" twDataPathType="twDataPathMaxDelay"><twSlack>5.343</twSlack><twSrc BELType="FF">usb2_racc_interface_control_reg_arr(7)_28</twSrc><twDest BELType="PAD">P_IO_ETRG_OUT</twDest><twClkDel>6.283</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_control_reg_arr(7)(29)</twClkDest><twDataDel>10.324</twDataDel><twDataSrc>usb2_racc_interface_control_reg_arr(7)(29)</twDataSrc><twDataDest>P_IO_ETRG_OUT</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_ETRG_OUT</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_control_reg_arr(7)_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>6.283</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_control_reg_arr(7)_28</twSrc><twDest BELType='PAD'>P_IO_ETRG_OUT</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X14Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(29)</twComp><twBEL>usb2_racc_interface_control_reg_arr(7)_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.632</twDelInfo><twComp>usb2_racc_interface_control_reg_arr(7)(28)</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N2</twComp><twBEL>app_drs_hard_and11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>app_drs_hard_inp(1)</twComp><twBEL>app_IO_ETRG_OUT1120</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>app_IO_ETRG_OUT1120</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_hard_trig</twComp><twBEL>app_IO_ETRG_OUT1190</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>app_drs_trg_delay(0)</twComp><twBEL>app_IO_ETRG_OUT2</twBEL></twPathDel><twPathDel><twSite>P104.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>P_IO_ETRG_OUT_OBUF</twComp></twPathDel><twPathDel><twSite>P104.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>P_IO_ETRG_OUT</twComp><twBEL>P_IO_ETRG_OUT_OBUF</twBEL><twBEL>P_IO_ETRG_OUT</twBEL></twPathDel><twLogDel>4.498</twLogDel><twRouteDel>5.826</twRouteDel><twTotDel>10.324</twTotDel><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_UC_FD(6) (P26.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstOffOut anchorID="127" twDataPathType="twDataPathMaxDelay"><twSlack>4.272</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_fdts</twSrc><twDest BELType="PAD">P_IO_UC_FD(6)</twDest><twClkDel>6.283</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_uc_fdts</twClkDest><twDataDel>11.395</twDataDel><twDataSrc>usb2_racc_interface_uc_fdts</twDataSrc><twDataDest>P_IO_UC_FD(6)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(6)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_fdts</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>6.283</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_uc_fdts</twSrc><twDest BELType='PAD'>P_IO_UC_FD(6)</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X21Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_uc_fdts</twComp><twBEL>usb2_racc_interface_uc_fdts</twBEL></twPathDel><twPathDel><twSite>P26.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.629</twDelInfo><twComp>usb2_racc_interface_uc_fdts</twComp></twPathDel><twPathDel><twSite>P26.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">5.046</twDelInfo><twComp>P_IO_UC_FD(6)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[6].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(6)</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>5.629</twRouteDel><twTotDel>11.395</twTotDel><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="128"><twConstOffOut anchorID="129" twDataPathType="twDataPathMaxDelay"><twSlack>10.836</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twSrc><twDest BELType="PAD">P_IO_UC_FD(6)</twDest><twClkDel>6.304</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_UC_FD(6)</twClkDest><twDataDel>4.810</twDataDel><twDataSrc>P_IO_UC_FD(6)</twDataSrc><twDataDest>P_IO_UC_FD(6)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(6)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P26.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.414</twRouteDel><twTotDel>6.304</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twSrc><twDest BELType='PAD'>P_IO_UC_FD(6)</twDest><twLogLvls>0</twLogLvls><twSrcSite>P26.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>P26.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">4.810</twDelInfo><twComp>P_IO_UC_FD(6)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[6].FF1</twBEL><twBEL>usb2_racc_interface_uc_iofds_inst_gen[6].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(6)</twBEL></twPathDel><twLogDel>4.810</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.810</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point P_IO_UC_FD(4) (P28.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstOffOut anchorID="131" twDataPathType="twDataPathMaxDelay"><twSlack>4.606</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_fdts</twSrc><twDest BELType="PAD">P_IO_UC_FD(4)</twDest><twClkDel>6.283</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>usb2_racc_interface_uc_fdts</twClkDest><twDataDel>11.061</twDataDel><twDataSrc>usb2_racc_interface_uc_fdts</twDataSrc><twDataDest>P_IO_UC_FD(4)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(4)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_fdts</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.CLK</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.393</twRouteDel><twTotDel>6.283</twTotDel></twClkPath><twDataPath maxSiteLen="15"><twSrc BELType='FF'>usb2_racc_interface_uc_fdts</twSrc><twDest BELType='PAD'>P_IO_UC_FD(4)</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>SLICE_X21Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>usb2_racc_interface_uc_fdts</twComp><twBEL>usb2_racc_interface_uc_fdts</twBEL></twPathDel><twPathDel><twSite>P28.T1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.295</twDelInfo><twComp>usb2_racc_interface_uc_fdts</twComp></twPathDel><twPathDel><twSite>P28.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">5.046</twDelInfo><twComp>P_IO_UC_FD(4)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[4].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(4)</twBEL></twPathDel><twLogDel>5.766</twLogDel><twRouteDel>5.295</twRouteDel><twTotDel>11.061</twTotDel><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="132"><twConstOffOut anchorID="133" twDataPathType="twDataPathMaxDelay"><twSlack>10.816</twSlack><twSrc BELType="FF">usb2_racc_interface_uc_iofds_inst_gen[4].FF1</twSrc><twDest BELType="PAD">P_IO_UC_FD(4)</twDest><twClkDel>6.324</twClkDel><twClkSrc>P_I_CLK33</twClkSrc><twClkDest>P_IO_UC_FD(4)</twClkDest><twDataDel>4.810</twDataDel><twDataSrc>P_IO_UC_FD(4)</twDataSrc><twDataDest>P_IO_UC_FD(4)</twDataDest><twOff>22.000</twOff><twOffSrc>P_I_CLK33</twOffSrc><twOffDest>P_IO_UC_FD(4)</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.100" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.050</twClkUncert><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>P_I_CLK33</twSrc><twDest BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[4].FF1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P40.PAD</twSrcSite><twPathDel><twSite>P40.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>P_I_CLK33</twComp><twBEL>P_I_CLK33</twBEL><twBEL>P_I_CLK33_IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3.I0</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">3.323</twDelInfo><twComp>P_I_CLK33_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_i</twComp><twBEL>clocks_inst_bufg_clk33_i.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_i</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk33_nodll</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.030</twDelInfo><twComp>clocks_Inst_dcm1_clk132</twComp><twBEL>clocks_Inst_dcm1_clk132</twBEL></twPathDel><twPathDel><twSite>BUFGMUX7.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks_clk33_tmp</twComp></twPathDel><twPathDel><twSite>BUFGMUX7.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>clocks_inst_bufg_clk33_dcm1</twComp><twBEL>clocks_inst_bufg_clk33_dcm1.GCLKMUX</twBEL><twBEL>clocks_inst_bufg_clk33_dcm1</twBEL></twPathDel><twPathDel><twSite>P28.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>913</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>drs_dpram/I_CLK_B</twComp></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>6.434</twRouteDel><twTotDel>6.324</twTotDel></twClkPath><twDataPath maxSiteLen="7"><twSrc BELType='FF'>usb2_racc_interface_uc_iofds_inst_gen[4].FF1</twSrc><twDest BELType='PAD'>P_IO_UC_FD(4)</twDest><twLogLvls>0</twLogLvls><twSrcSite>P28.OTCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">drs_dpram/I_CLK_B</twSrcClk><twPathDel><twSite>P28.PAD</twSite><twDelType>Tiockp</twDelType><twDelInfo twEdge="twRising">4.810</twDelInfo><twComp>P_IO_UC_FD(4)</twComp><twBEL>usb2_racc_interface_uc_iofds_inst_gen[4].FF1</twBEL><twBEL>usb2_racc_interface_uc_iofds_inst_gen[4].U1/OBUFT</twBEL><twBEL>P_IO_UC_FD(4)</twBEL></twPathDel><twLogDel>4.810</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>4.810</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="134"><twConstRollup name="TS_P_I_CLK33" fullName="TS_P_I_CLK33 = PERIOD TIMEGRP &quot;P_I_CLK33&quot; 32 ns HIGH 50% INPUT_JITTER 0.1 ns;" type="origin" depth="0" requirement="32.000" prefType="period" actual="12.895" actualRollup="27.780" errors="0" errorRollup="0" items="1688" itemsRollup="34942"/><twConstRollup name="TS_clocks_clk33_tmp" fullName="TS_clocks_clk33_tmp = PERIOD TIMEGRP &quot;clocks_clk33_tmp&quot; TS_P_I_CLK33 HIGH 50%         INPUT_JITTER 0.1 ns;" type="child" depth="1" requirement="32.000" prefType="period" actual="27.780" actualRollup="N/A" errors="0" errorRollup="0" items="33677" itemsRollup="0"/><twConstRollup name="TS_clocks_clk66_dcm1_tmp" fullName="TS_clocks_clk66_dcm1_tmp = PERIOD TIMEGRP &quot;clocks_clk66_dcm1_tmp&quot; TS_P_I_CLK33         / 2 HIGH 50% INPUT_JITTER 0.1 ns;" type="child" depth="1" requirement="16.000" prefType="period" actual="12.941" actualRollup="N/A" errors="0" errorRollup="0" items="1265" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="135">0</twUnmetConstCnt><twDataSheet anchorID="136" twNameLen="16"><twSUH2ClkList anchorID="137" twDestWidth="16" twPhaseWidth="17"><twDest>P_I_CLK33</twDest><twSUH2Clk ><twSrc>P_IO_PMC_USR(0)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(2)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(4)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(6)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(8)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(10)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(12)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(14)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(16)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.237</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(18)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(20)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(22)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(24)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(26)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(30)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.036</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(31)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(33)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.056</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(41)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(51)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_PMC_USR(53)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.259</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.036</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(0)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(1)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(2)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(3)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(4)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(5)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(6)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(7)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(8)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.058</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(9)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(10)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(11)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(12)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(13)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(14)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.238</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FD(15)</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.239</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.057</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FLAGB</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_IO_UC_FLAGC</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_J44</twSrc><twSUHTime twInternalClk ="drs_dpram/I_CLK_B" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.599</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.806</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>P_I_UC_PA0</twSrc><twSUHTime twInternalClk ="clk33_nodll" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.098</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="138" twDestWidth="16" twPhaseWidth="17"><twSrc>P_I_CLK33</twSrc><twClk2Out  twOutPad = "P_IO_ECLK_OUT" twMinTime = "10.792" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.543" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_A" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_ECLK_OUT" twMinTime = "11.079" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_ETRG_OUT" twMinTime = "9.782" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "17.893" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(28)" twMinTime = "9.625" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.133" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(29)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.835" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(31)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.971" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(35)" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(37)" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(39)" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(40)" twMinTime = "9.132" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.894" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(47)" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(48)" twMinTime = "9.116" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.942" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(50)" twMinTime = "9.116" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.931" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(52)" twMinTime = "9.116" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.628" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(54)" twMinTime = "10.602" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_A" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(54)" twMinTime = "10.599" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(55)" twMinTime = "10.602" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.324" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_A" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(55)" twMinTime = "10.599" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "13.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(56)" twMinTime = "9.116" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.595" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(58)" twMinTime = "9.116" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.623" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(60)" twMinTime = "9.133" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_PMC_USR(62)" twMinTime = "9.133" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.754" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_T19" twMinTime = "8.913" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.195" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_T20" twMinTime = "8.762" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(0)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.999" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(1)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(2)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.980" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(3)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "17.389" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(4)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "17.394" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(5)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.626" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(6)" twMinTime = "9.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "17.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(7)" twMinTime = "9.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(8)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.965" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(9)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.746" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(10)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(11)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(12)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(13)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.028" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(14)" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.924" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FD(15)" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.301" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_FIFOADR1" twMinTime = "9.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_PKTEND" twMinTime = "9.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLCS" twMinTime = "9.575" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.184" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLOE" twMinTime = "9.558" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.163" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLRD" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_IO_UC_SLWR" twMinTime = "9.574" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "11.182" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_CAL" twMinTime = "12.068" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_LED_GREEN" twMinTime = "12.473" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.699" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_LED_YELLOW" twMinTime = "11.921" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "P_O_TCA_CTRL" twMinTime = "12.621" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.994" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="drs_dpram/I_CLK_B" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="139" twDestWidth="9"><twDest>P_I_CLK33</twDest><twClk2SU><twSrc>P_I_CLK33</twSrc><twRiseRise>16.827</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="140" twDestWidth="12" twMinSlack="7.006" twMaxSlack="7.587" twRelSkew="0.581" ><twConstName>TIMEGRP &quot;P_O_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twOffOutTblRow twOutPad = "P_O_CAL" twSlack = "14.413" twMaxDelayCrnr="f" twMinDelay = "12.068" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_O_TCA_CTRL" twSlack = "14.994" twMaxDelayCrnr="f" twMinDelay = "12.621" twMinDelayCrnr="f" twRelSkew = "0.581" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="141" twDestWidth="16" twMinSlack="4.107" twMaxSlack="10.995" twRelSkew="6.888" ><twConstName>TIMEGRP &quot;P_IO_PADS&quot; OFFSET = OUT 22 ns AFTER COMP &quot;P_I_CLK33&quot;;</twConstName><twOffOutTblRow twOutPad = "P_IO_ECLK_OUT" twSlack = "14.076" twMaxDelayCrnr="f" twMinDelay = "11.079" twMinDelayCrnr="f" twRelSkew = "3.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_ETRG_OUT" twSlack = "17.893" twMaxDelayCrnr="f" twMinDelay = "9.782" twMinDelayCrnr="f" twRelSkew = "6.888" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(29)" twSlack = "14.835" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "3.830" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(31)" twSlack = "13.971" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "2.966" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(35)" twSlack = "11.182" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(37)" twSlack = "11.182" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(39)" twSlack = "11.182" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(40)" twSlack = "15.894" twMaxDelayCrnr="f" twMinDelay = "9.132" twMinDelayCrnr="f" twRelSkew = "4.889" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(47)" twSlack = "11.182" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(48)" twSlack = "16.942" twMaxDelayCrnr="f" twMinDelay = "9.116" twMinDelayCrnr="f" twRelSkew = "5.937" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(50)" twSlack = "15.931" twMaxDelayCrnr="f" twMinDelay = "9.116" twMinDelayCrnr="f" twRelSkew = "4.926" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(52)" twSlack = "16.628" twMaxDelayCrnr="f" twMinDelay = "9.116" twMinDelayCrnr="f" twRelSkew = "5.623" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(54)" twSlack = "13.857" twMaxDelayCrnr="f" twMinDelay = "10.599" twMinDelayCrnr="f" twRelSkew = "2.852" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(55)" twSlack = "13.857" twMaxDelayCrnr="f" twMinDelay = "10.599" twMinDelayCrnr="f" twRelSkew = "2.852" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(56)" twSlack = "15.595" twMaxDelayCrnr="f" twMinDelay = "9.116" twMinDelayCrnr="f" twRelSkew = "4.590" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(58)" twSlack = "16.623" twMaxDelayCrnr="f" twMinDelay = "9.116" twMinDelayCrnr="f" twRelSkew = "5.618" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(60)" twSlack = "15.578" twMaxDelayCrnr="f" twMinDelay = "9.133" twMinDelayCrnr="f" twRelSkew = "4.573" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_PMC_USR(62)" twSlack = "16.754" twMaxDelayCrnr="f" twMinDelay = "9.133" twMinDelayCrnr="f" twRelSkew = "5.749" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_T19" twSlack = "11.195" twMaxDelayCrnr="f" twMinDelay = "8.913" twMinDelayCrnr="f" twRelSkew = "0.190" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_T20" twSlack = "11.005" twMaxDelayCrnr="f" twMinDelay = "8.762" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(0)" twSlack = "15.999" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "4.994" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(1)" twSlack = "16.673" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "5.668" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(2)" twSlack = "15.980" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "4.975" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(3)" twSlack = "17.389" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "6.384" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(4)" twSlack = "17.394" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "6.389" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(5)" twSlack = "15.626" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "4.621" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(6)" twSlack = "17.728" twMaxDelayCrnr="f" twMinDelay = "9.558" twMinDelayCrnr="f" twRelSkew = "6.723" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(7)" twSlack = "15.619" twMaxDelayCrnr="f" twMinDelay = "9.558" twMinDelayCrnr="f" twRelSkew = "4.614" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(8)" twSlack = "14.965" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "3.960" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(9)" twSlack = "15.746" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "4.741" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(10)" twSlack = "14.593" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "3.588" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(11)" twSlack = "16.080" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "5.075" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(12)" twSlack = "15.309" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "4.304" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(13)" twSlack = "16.028" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "5.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(14)" twSlack = "14.924" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "3.919" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FD(15)" twSlack = "15.301" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "4.296" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_FIFOADR1" twSlack = "11.163" twMaxDelayCrnr="f" twMinDelay = "9.558" twMinDelayCrnr="f" twRelSkew = "0.158" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_PKTEND" twSlack = "11.163" twMaxDelayCrnr="f" twMinDelay = "9.558" twMinDelayCrnr="f" twRelSkew = "0.158" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLCS" twSlack = "11.184" twMaxDelayCrnr="f" twMinDelay = "9.575" twMinDelayCrnr="f" twRelSkew = "0.179" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLOE" twSlack = "11.163" twMaxDelayCrnr="f" twMinDelay = "9.558" twMinDelayCrnr="f" twRelSkew = "0.158" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLRD" twSlack = "11.182" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "0.177" ></twOffOutTblRow><twOffOutTblRow twOutPad = "P_IO_UC_SLWR" twSlack = "11.182" twMaxDelayCrnr="f" twMinDelay = "9.574" twMinDelayCrnr="f" twRelSkew = "0.177" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="142"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>37745</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14634</twConnCnt></twConstCov><twStats anchorID="143"><twMinPer>27.780</twMinPer><twFootnote number="1" /><twMaxFreq>35.997</twMaxFreq><twMinInBeforeClk>0.927</twMinInBeforeClk><twMinOutAfterClk>17.893</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Sep 15 05:18:16 2022 </twTimestamp></twFoot><twClientInfo anchorID="144"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 217 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
