{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733012347667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733012347667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 21:19:07 2024 " "Processing started: Sat Nov 30 21:19:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733012347667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733012347667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_tutorial -c ADC_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733012347667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733012348053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_dir-BEHAVIOR " "Found design unit 1: comparador_dir-BEHAVIOR" {  } { { "comparador_dir.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_dir.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348586 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_dir " "Found entity 1: comparador_dir" {  } { { "comparador_dir.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_dir.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_para_calibrar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_para_calibrar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_para_calibrar " "Found entity 1: prueba_para_calibrar" {  } { { "prueba_para_calibrar.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_para_calibrar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cte1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cte1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte1-Behavioral " "Found design unit 1: cte1-Behavioral" {  } { { "cte1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348594 ""} { "Info" "ISGN_ENTITY_NAME" "1 cte1 " "Found entity 1: cte1" {  } { { "cte1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_prueba-BEHAVIOR " "Found design unit 1: control_prueba-BEHAVIOR" {  } { { "control_prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_prueba " "Found entity 1: control_prueba" {  } { { "control_prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro_nuevo-BEHAVIOR " "Found design unit 1: giro_nuevo-BEHAVIOR" {  } { { "giro_nuevo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro_nuevo " "Found entity 1: giro_nuevo" {  } { { "giro_nuevo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro_nuevo.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_1celda_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_1celda_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_1celda_sim " "Found entity 1: floodfill_1celda_sim" {  } { { "floodfill_1celda_sim.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_1celda_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4bits-Behavioral " "Found design unit 1: sumador_4bits-Behavioral" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348604 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4bits " "Found entity 1: sumador_4bits" {  } { { "sumador_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_orientacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_orientacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Orientacion-BEHAVIOR " "Found design unit 1: Sistema_De_Orientacion-BEHAVIOR" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Orientacion " "Found entity 1: Sistema_De_Orientacion" {  } { { "Sistema_De_Orientacion.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Orientacion.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_de_linea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_de_linea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prueba_de_Linea " "Found entity 1: Prueba_de_Linea" {  } { { "Bloque_ADC_Controller/Prueba_de_Linea.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Prueba_de_Linea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_cambio_casilla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_cambio_casilla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector_Cambio_Casilla-BEHAVIOR " "Found design unit 1: Detector_Cambio_Casilla-BEHAVIOR" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector_Cambio_Casilla " "Found entity 1: Detector_Cambio_Casilla" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_de_control_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_de_control_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_De_Control_Prueba-BEHAVIOR " "Found design unit 1: Sistema_De_Control_Prueba-BEHAVIOR" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_De_Control_Prueba " "Found entity 1: Sistema_De_Control_Prueba" {  } { { "Sistema_De_Control_Prueba.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Sistema_De_Control_Prueba.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 giro-BEHAVIOR " "Found design unit 1: giro-BEHAVIOR" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348619 ""} { "Info" "ISGN_ENTITY_NAME" "1 giro " "Found entity 1: giro" {  } { { "giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/giro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/prueba_motores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/prueba_motores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_motores " "Found entity 1: prueba_motores" {  } { { "Bloque_ADC_Controller/prueba_motores.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/prueba_motores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/main_esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/main_esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Esquematico " "Found entity 1: Main_Esquematico" {  } { { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_3-BEHAVIOR " "Found design unit 1: subsistema_3-BEHAVIOR" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348625 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_3 " "Found entity 1: subsistema_3" {  } { { "subsistema_3.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_3.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subsistema_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subsistema_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subsistema_1-BEHAVIOR " "Found design unit 1: subsistema_1-BEHAVIOR" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348628 ""} { "Info" "ISGN_ENTITY_NAME" "1 subsistema_1 " "Found entity 1: subsistema_1" {  } { { "subsistema_1.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/subsistema_1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348631 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_adc_controller/adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "Bloque_ADC_Controller/adc_adc_mega_0.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_adc_controller/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloque_adc_controller/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348640 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "Bloque_ADC_Controller/adc.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348640 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Bloque_ADC_Controller/ADC_tutorial.bdf " "Can't analyze file -- file Bloque_ADC_Controller/ADC_tutorial.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1733012348643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348645 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7-Behavioral " "Found design unit 1: contador_7-Behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348645 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7 " "Found entity 1: contador_7" {  } { { "contador.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllauto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllauto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllauto-SYN " "Found design unit 1: pllauto-SYN" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllauto " "Found entity 1: pllauto" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgeneral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgeneral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockgeneral-SYN " "Found design unit 1: clockgeneral-SYN" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockgeneral " "Found entity 1: clockgeneral" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_7600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_7600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_7600-Behavioral " "Found design unit 1: contador_7600-Behavioral" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_7600 " "Found entity 1: contador_7600" {  } { { "contador_7600.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_7600.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_5000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_5000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_5000-Behavioral " "Found design unit 1: delay_5000-Behavioral" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_5000 " "Found entity 1: delay_5000" {  } { { "delay_5000.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/delay_5000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_10-Behavioral " "Found design unit 1: contador_10-Behavioral" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_10 " "Found entity 1: contador_10" {  } { { "contador_10.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_6bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_6bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_6bits-Behavioral " "Found design unit 1: contador_6bits-Behavioral" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_6bits " "Found entity 1: contador_6bits" {  } { { "contador_6bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/contador_6bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/contador_15200.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/contador_15200.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_15200-Behavioral " "Found design unit 1: contador_15200-Behavioral" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_15200 " "Found entity 1: contador_15200" {  } { { "output_files/contador_15200.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/contador_15200.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_paredes-Behavioral " "Found design unit 1: comparador_paredes-Behavioral" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_paredes " "Found entity 1: comparador_paredes" {  } { { "comparador_paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_paredes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill " "Found entity 1: floodfill" {  } { { "floodfill.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_4bit-Behavioral " "Found design unit 1: mux_2x1_4bit-Behavioral" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_4bit " "Found entity 1: mux_2x1_4bit" {  } { { "mux_2x1_4bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_2x1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_celda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_celda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_Celda-Behavioral " "Found design unit 1: Comparador_Celda-Behavioral" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_Celda " "Found entity 1: Comparador_Celda" {  } { { "Comparador_Celda.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Comparador_Celda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/sumador_completo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floodfill_para_simular.bdf 1 1 " "Found 1 design units, including 1 entities, in source file floodfill_para_simular.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 floodfill_para_simular " "Found entity 1: floodfill_para_simular" {  } { { "floodfill_para_simular.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/floodfill_para_simular.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_4bits-Behavioral " "Found design unit 1: FFD_4bits-Behavioral" {  } { { "FFD_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_4bits " "Found entity 1: FFD_4bits" {  } { { "FFD_4bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/FFD_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_prueba " "Found entity 1: Main_prueba" {  } { { "Main_prueba.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Main_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pared.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pared.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pared-Behavioral " "Found design unit 1: pared-Behavioral" {  } { { "pared.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348693 ""} { "Info" "ISGN_ENTITY_NAME" "1 pared " "Found entity 1: pared" {  } { { "pared.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pared.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generate_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generate_constant-Behavioral " "Found design unit 1: generate_constant-Behavioral" {  } { { "generate_constant.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348694 ""} { "Info" "ISGN_ENTITY_NAME" "1 generate_constant " "Found entity 1: generate_constant" {  } { { "generate_constant.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/generate_constant.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cte_cero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cte_cero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_cero-Behavioral " "Found design unit 1: cte_cero-Behavioral" {  } { { "cte_cero.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""} { "Info" "ISGN_ENTITY_NAME" "1 cte_cero " "Found entity 1: cte_cero" {  } { { "cte_cero.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/cte_cero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paredes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paredes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paredes-behavioral " "Found design unit 1: paredes-behavioral" {  } { { "paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/paredes.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""} { "Info" "ISGN_ENTITY_NAME" "1 paredes " "Found entity 1: paredes" {  } { { "paredes.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/paredes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaparedes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pruebaparedes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaparedes " "Found entity 1: pruebaparedes" {  } { { "pruebaparedes.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pruebaparedes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16x1_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16x1_2bit-Behavioral " "Found design unit 1: mux_16x1_2bit-Behavioral" {  } { { "mux_16x1_2bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_16x1_2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348709 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1_2bit " "Found entity 1: mux_16x1_2bit" {  } { { "mux_16x1_2bit.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/mux_16x1_2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_posicionamiento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_posicionamiento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_posicionamiento " "Found entity 1: prueba_posicionamiento" {  } { { "prueba_posicionamiento.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_posicionamiento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_orientacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_orientacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_orientacion " "Found entity 1: prueba_orientacion" {  } { { "prueba_orientacion.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_orientacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prioridad_giro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prioridad_giro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prioridad_giro-Behavioral " "Found design unit 1: prioridad_giro-Behavioral" {  } { { "prioridad_giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prioridad_giro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348726 ""} { "Info" "ISGN_ENTITY_NAME" "1 prioridad_giro " "Found entity 1: prioridad_giro" {  } { { "prioridad_giro.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prioridad_giro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Block5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bloque_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloque_control-BEHAVIOR " "Found design unit 1: bloque_control-BEHAVIOR" {  } { { "bloque_control.vhdl" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/bloque_control.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348730 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloque_control " "Found entity 1: bloque_control" {  } { { "bloque_control.vhdl" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/bloque_control.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_2bits-Behavioral " "Found design unit 1: comparador_2bits-Behavioral" {  } { { "comparador_2bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348734 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_2bits " "Found entity 1: comparador_2bits" {  } { { "comparador_2bits.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/comparador_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_giro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_giro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_giro " "Found entity 1: prueba_giro" {  } { { "prueba_giro.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_giro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba_floodfill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prueba_floodfill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prueba_floodfill " "Found entity 1: prueba_floodfill" {  } { { "prueba_floodfill.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/prueba_floodfill.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_general-rtl " "Found design unit 1: control_general-rtl" {  } { { "control_general.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_general.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348744 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_general " "Found entity 1: control_general" {  } { { "control_general.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/control_general.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012348744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012348744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733012349557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Detector_Cambio_Casilla inst8 " "Block or symbol \"Detector_Cambio_Casilla\" of instance \"inst8\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 632 400 616 776 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733012349650 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst74 " "Block or symbol \"GND\" of instance \"inst74\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 744 880 912 776 "inst74" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1733012349650 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "hay_pared " "Found inconsistent dimensions for element \"hay_pared\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -144 1768 1851 -128 "hay_pared\[63..0\]" "" } { 2528 1256 1328 2544 "hay_pared\[7\]" "" } { 2512 1256 1328 2528 "hay_pared\[1\]" "" } { 3448 -448 -376 3464 "hay_pared\[16\]" "" } { 3464 -448 -376 3480 "hay_pared\[2\]" "" } { 3648 -448 -376 3664 "hay_pared\[17\]" "" } { 3664 -448 -376 3680 "hay_pared\[23\]" "" } { 3872 -448 -376 3888 "hay_pared\[18\]" "" } { 3888 -448 -376 3904 "hay_pared\[32\]" "" } { 4848 -448 -376 4864 "hay_pared\[18\]" "" } { 4864 -448 -376 4880 "hay_pared\[32\]" "" } { 5048 -448 -376 5064 "hay_pared\[33\]" "" } { 5064 -448 -376 5080 "hay_pared\[39\]" "" } { 5272 -448 -376 5288 "hay_pared\[48\]" "" } { 5288 -448 -376 5304 "hay_pared\[34\]" "" } { 6176 -424 -352 6192 "hay_pared\[48\]" "" } { 6192 -424 -352 6208 "hay_pared\[34\]" "" } { 6376 -424 -352 6392 "hay_pared\[49\]" "" } { 6392 -424 -352 6408 "hay_pared\[55\]" "" } { 2112 1248 1320 2128 "hay_pared\[5\]" "" } { 2128 1248 1320 2144 "hay_pared\[11\]" "" } { 2336 1248 1320 2352 "hay_pared\[20\]" "" } { 2352 1248 1320 2368 "hay_pared\[6\]" "" } { 3456 1240 1312 3472 "hay_pared\[20\]" "" } { 3472 1240 1312 3488 "hay_pared\[6\]" "" } { 3656 1240 1312 3672 "hay_pared\[21\]" "" } { 3672 1240 1312 3688 "hay_pared\[27\]" "" } { 3880 1240 1312 3896 "hay_pared\[36\]" "" } { 3896 1240 1312 3912 "hay_pared\[22\]" "" } { 4056 1248 1320 4072 "hay_pared\[17\]" "" } { 4072 1248 1320 4088 "hay_pared\[23\]" "" } { 4856 1240 1312 4872 "hay_pared\[36\]" "" } { 4872 1240 1312 4888 "hay_pared\[22\]" "" } { 5056 1240 1312 5072 "hay_pared\[37\]" "" } { 5072 1240 1312 5088 "hay_pared\[43\]" "" } { 5280 1240 1312 5296 "hay_pared\[52\]" "" } { 5296 1240 1312 5312 "hay_pared\[38\]" "" } { 5456 1248 1320 5472 "hay_pared\[33\]" "" } { 5472 1248 1320 5488 "hay_pared\[39\]" "" } { 6184 1264 1336 6200 "hay_pared\[52\]" "" } { 6200 1264 1336 6216 "hay_pared\[38\]" "" } { 6384 1264 1336 6400 "hay_pared\[53\]" "" } { 6400 1264 1336 6416 "hay_pared\[59\]" "" } { 6784 1272 1344 6800 "hay_pared\[49\]" "" } { 6800 1272 1344 6816 "hay_pared\[55\]" "" } { 2136 3032 3104 2152 "hay_pared\[9\]" "" } { 2152 3032 3104 2168 "hay_pared\[15\]" "" } { 2360 3032 3104 2376 "hay_pared\[24\]" "" } { 2376 3032 3104 2392 "hay_pared\[10\]" "" } { 2536 3040 3112 2552 "hay_pared\[5\]" "" } { 2552 3040 3112 2568 "hay_pared\[11\]" "" } { 3480 3024 3096 3496 "hay_pared\[24\]" "" } { 3496 3024 3096 3512 "hay_pared\[10\]" "" } { 3680 3024 3096 3696 "hay_pared\[25\]" "" } { 3696 3024 3096 3712 "hay_pared\[31\]" "" } { 3904 3024 3096 3920 "hay_pared\[40\]" "" } { 3920 3024 3096 3936 "hay_pared\[26\]" "" } { 4080 3032 3104 4096 "hay_pared\[21\]" "" } { 4096 3032 3104 4112 "hay_pared\[27\]" "" } { 4880 3024 3096 4896 "hay_pared\[40\]" "" } { 4896 3024 3096 4912 "hay_pared\[26\]" "" } { 5080 3024 3096 5096 "hay_pared\[41\]" "" } { 5096 3024 3096 5112 "hay_pared\[47\]" "" } { 5304 3024 3096 5320 "hay_pared\[56\]" "" } { 5320 3024 3096 5336 "hay_pared\[42\]" "" } { 5480 3032 3104 5496 "hay_pared\[37\]" "" } { 5496 3032 3104 5512 "hay_pared\[43\]" "" } { 6208 3048 3120 6224 "hay_pared\[42\]" "" } { 6224 3048 3120 6240 "hay_pared\[56\]" "" } { 6408 3048 3120 6424 "hay_pared\[57\]" "" } { 6424 3048 3120 6440 "hay_pared\[63\]" "" } { 6808 3056 3128 6824 "hay_pared\[59\]" "" } { 6824 3056 3128 6840 "hay_pared\[53\]" "" } { 3488 4712 4784 3504 "hay_pared\[14\]" "" } { 3504 4712 4784 3520 "hay_pared\[28\]" "" } { 2368 4720 4792 2384 "hay_pared\[14\]" "" } { 2384 4720 4792 2400 "hay_pared\[28\]" "" } { 2544 4728 4800 2560 "hay_pared\[9\]" "" } { 2560 4728 4800 2576 "hay_pared\[15\]" "" } { 3912 4712 4784 3928 "hay_pared\[30\]" "" } { 3928 4712 4784 3944 "hay_pared\[44\]" "" } { 4088 4720 4792 4104 "hay_pared\[31\]" "" } { 4104 4720 4792 4120 "hay_pared\[25\]" "" } { 4888 4712 4784 4904 "hay_pared\[30\]" "" } { 4904 4712 4784 4920 "hay_pared\[44\]" "" } { 5312 4712 4784 5328 "hay_pared\[46\]" "" } { 5328 4712 4784 5344 "hay_pared\[60\]" "" } { 5488 4720 4792 5504 "hay_pared\[41\]" "" } { 5504 4720 4792 5520 "hay_pared\[47\]" "" } { 6216 4736 4808 6232 "hay_pared\[46\]" "" } { 6232 4736 4808 6248 "hay_pared\[60\]" "" } { 6816 4744 4816 6832 "hay_pared\[63\]" "" } { 6832 4744 4816 6848 "hay_pared\[57\]" "" } { -176 1112 1163 -160 "hay_pared" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "hay_pared " "Found inconsistent dimensions for element \"hay_pared\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -144 1768 1851 -128 "hay_pared\[63..0\]" "" } { 2528 1256 1328 2544 "hay_pared\[7\]" "" } { 2512 1256 1328 2528 "hay_pared\[1\]" "" } { 3448 -448 -376 3464 "hay_pared\[16\]" "" } { 3464 -448 -376 3480 "hay_pared\[2\]" "" } { 3648 -448 -376 3664 "hay_pared\[17\]" "" } { 3664 -448 -376 3680 "hay_pared\[23\]" "" } { 3872 -448 -376 3888 "hay_pared\[18\]" "" } { 3888 -448 -376 3904 "hay_pared\[32\]" "" } { 4848 -448 -376 4864 "hay_pared\[18\]" "" } { 4864 -448 -376 4880 "hay_pared\[32\]" "" } { 5048 -448 -376 5064 "hay_pared\[33\]" "" } { 5064 -448 -376 5080 "hay_pared\[39\]" "" } { 5272 -448 -376 5288 "hay_pared\[48\]" "" } { 5288 -448 -376 5304 "hay_pared\[34\]" "" } { 6176 -424 -352 6192 "hay_pared\[48\]" "" } { 6192 -424 -352 6208 "hay_pared\[34\]" "" } { 6376 -424 -352 6392 "hay_pared\[49\]" "" } { 6392 -424 -352 6408 "hay_pared\[55\]" "" } { 2112 1248 1320 2128 "hay_pared\[5\]" "" } { 2128 1248 1320 2144 "hay_pared\[11\]" "" } { 2336 1248 1320 2352 "hay_pared\[20\]" "" } { 2352 1248 1320 2368 "hay_pared\[6\]" "" } { 3456 1240 1312 3472 "hay_pared\[20\]" "" } { 3472 1240 1312 3488 "hay_pared\[6\]" "" } { 3656 1240 1312 3672 "hay_pared\[21\]" "" } { 3672 1240 1312 3688 "hay_pared\[27\]" "" } { 3880 1240 1312 3896 "hay_pared\[36\]" "" } { 3896 1240 1312 3912 "hay_pared\[22\]" "" } { 4056 1248 1320 4072 "hay_pared\[17\]" "" } { 4072 1248 1320 4088 "hay_pared\[23\]" "" } { 4856 1240 1312 4872 "hay_pared\[36\]" "" } { 4872 1240 1312 4888 "hay_pared\[22\]" "" } { 5056 1240 1312 5072 "hay_pared\[37\]" "" } { 5072 1240 1312 5088 "hay_pared\[43\]" "" } { 5280 1240 1312 5296 "hay_pared\[52\]" "" } { 5296 1240 1312 5312 "hay_pared\[38\]" "" } { 5456 1248 1320 5472 "hay_pared\[33\]" "" } { 5472 1248 1320 5488 "hay_pared\[39\]" "" } { 6184 1264 1336 6200 "hay_pared\[52\]" "" } { 6200 1264 1336 6216 "hay_pared\[38\]" "" } { 6384 1264 1336 6400 "hay_pared\[53\]" "" } { 6400 1264 1336 6416 "hay_pared\[59\]" "" } { 6784 1272 1344 6800 "hay_pared\[49\]" "" } { 6800 1272 1344 6816 "hay_pared\[55\]" "" } { 2136 3032 3104 2152 "hay_pared\[9\]" "" } { 2152 3032 3104 2168 "hay_pared\[15\]" "" } { 2360 3032 3104 2376 "hay_pared\[24\]" "" } { 2376 3032 3104 2392 "hay_pared\[10\]" "" } { 2536 3040 3112 2552 "hay_pared\[5\]" "" } { 2552 3040 3112 2568 "hay_pared\[11\]" "" } { 3480 3024 3096 3496 "hay_pared\[24\]" "" } { 3496 3024 3096 3512 "hay_pared\[10\]" "" } { 3680 3024 3096 3696 "hay_pared\[25\]" "" } { 3696 3024 3096 3712 "hay_pared\[31\]" "" } { 3904 3024 3096 3920 "hay_pared\[40\]" "" } { 3920 3024 3096 3936 "hay_pared\[26\]" "" } { 4080 3032 3104 4096 "hay_pared\[21\]" "" } { 4096 3032 3104 4112 "hay_pared\[27\]" "" } { 4880 3024 3096 4896 "hay_pared\[40\]" "" } { 4896 3024 3096 4912 "hay_pared\[26\]" "" } { 5080 3024 3096 5096 "hay_pared\[41\]" "" } { 5096 3024 3096 5112 "hay_pared\[47\]" "" } { 5304 3024 3096 5320 "hay_pared\[56\]" "" } { 5320 3024 3096 5336 "hay_pared\[42\]" "" } { 5480 3032 3104 5496 "hay_pared\[37\]" "" } { 5496 3032 3104 5512 "hay_pared\[43\]" "" } { 6208 3048 3120 6224 "hay_pared\[42\]" "" } { 6224 3048 3120 6240 "hay_pared\[56\]" "" } { 6408 3048 3120 6424 "hay_pared\[57\]" "" } { 6424 3048 3120 6440 "hay_pared\[63\]" "" } { 6808 3056 3128 6824 "hay_pared\[59\]" "" } { 6824 3056 3128 6840 "hay_pared\[53\]" "" } { 3488 4712 4784 3504 "hay_pared\[14\]" "" } { 3504 4712 4784 3520 "hay_pared\[28\]" "" } { 2368 4720 4792 2384 "hay_pared\[14\]" "" } { 2384 4720 4792 2400 "hay_pared\[28\]" "" } { 2544 4728 4800 2560 "hay_pared\[9\]" "" } { 2560 4728 4800 2576 "hay_pared\[15\]" "" } { 3912 4712 4784 3928 "hay_pared\[30\]" "" } { 3928 4712 4784 3944 "hay_pared\[44\]" "" } { 4088 4720 4792 4104 "hay_pared\[31\]" "" } { 4104 4720 4792 4120 "hay_pared\[25\]" "" } { 4888 4712 4784 4904 "hay_pared\[30\]" "" } { 4904 4712 4784 4920 "hay_pared\[44\]" "" } { 5312 4712 4784 5328 "hay_pared\[46\]" "" } { 5328 4712 4784 5344 "hay_pared\[60\]" "" } { 5488 4720 4792 5504 "hay_pared\[41\]" "" } { 5504 4720 4792 5520 "hay_pared\[47\]" "" } { 6216 4736 4808 6232 "hay_pared\[46\]" "" } { 6232 4736 4808 6248 "hay_pared\[60\]" "" } { 6816 4744 4816 6832 "hay_pared\[63\]" "" } { 6832 4744 4816 6848 "hay_pared\[57\]" "" } { 136 2760 2832 228 "hay_pared" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "hay_pared " "Converted elements in bus name \"hay_pared\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[63..0\] hay_pared63..0 " "Converted element name(s) from \"hay_pared\[63..0\]\" to \"hay_pared63..0\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -144 1768 1851 -128 "hay_pared\[63..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[7\] hay_pared7 " "Converted element name(s) from \"hay_pared\[7\]\" to \"hay_pared7\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2528 1256 1328 2544 "hay_pared\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[1\] hay_pared1 " "Converted element name(s) from \"hay_pared\[1\]\" to \"hay_pared1\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2512 1256 1328 2528 "hay_pared\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[16\] hay_pared16 " "Converted element name(s) from \"hay_pared\[16\]\" to \"hay_pared16\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3448 -448 -376 3464 "hay_pared\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[2\] hay_pared2 " "Converted element name(s) from \"hay_pared\[2\]\" to \"hay_pared2\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3464 -448 -376 3480 "hay_pared\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[17\] hay_pared17 " "Converted element name(s) from \"hay_pared\[17\]\" to \"hay_pared17\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3648 -448 -376 3664 "hay_pared\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[23\] hay_pared23 " "Converted element name(s) from \"hay_pared\[23\]\" to \"hay_pared23\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3664 -448 -376 3680 "hay_pared\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[18\] hay_pared18 " "Converted element name(s) from \"hay_pared\[18\]\" to \"hay_pared18\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3872 -448 -376 3888 "hay_pared\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[32\] hay_pared32 " "Converted element name(s) from \"hay_pared\[32\]\" to \"hay_pared32\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3888 -448 -376 3904 "hay_pared\[32\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[18\] hay_pared18 " "Converted element name(s) from \"hay_pared\[18\]\" to \"hay_pared18\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4848 -448 -376 4864 "hay_pared\[18\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[32\] hay_pared32 " "Converted element name(s) from \"hay_pared\[32\]\" to \"hay_pared32\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4864 -448 -376 4880 "hay_pared\[32\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[33\] hay_pared33 " "Converted element name(s) from \"hay_pared\[33\]\" to \"hay_pared33\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5048 -448 -376 5064 "hay_pared\[33\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[39\] hay_pared39 " "Converted element name(s) from \"hay_pared\[39\]\" to \"hay_pared39\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5064 -448 -376 5080 "hay_pared\[39\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[48\] hay_pared48 " "Converted element name(s) from \"hay_pared\[48\]\" to \"hay_pared48\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5272 -448 -376 5288 "hay_pared\[48\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[34\] hay_pared34 " "Converted element name(s) from \"hay_pared\[34\]\" to \"hay_pared34\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5288 -448 -376 5304 "hay_pared\[34\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[48\] hay_pared48 " "Converted element name(s) from \"hay_pared\[48\]\" to \"hay_pared48\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6176 -424 -352 6192 "hay_pared\[48\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[34\] hay_pared34 " "Converted element name(s) from \"hay_pared\[34\]\" to \"hay_pared34\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6192 -424 -352 6208 "hay_pared\[34\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[49\] hay_pared49 " "Converted element name(s) from \"hay_pared\[49\]\" to \"hay_pared49\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6376 -424 -352 6392 "hay_pared\[49\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[55\] hay_pared55 " "Converted element name(s) from \"hay_pared\[55\]\" to \"hay_pared55\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6392 -424 -352 6408 "hay_pared\[55\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[5\] hay_pared5 " "Converted element name(s) from \"hay_pared\[5\]\" to \"hay_pared5\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2112 1248 1320 2128 "hay_pared\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[11\] hay_pared11 " "Converted element name(s) from \"hay_pared\[11\]\" to \"hay_pared11\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2128 1248 1320 2144 "hay_pared\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[20\] hay_pared20 " "Converted element name(s) from \"hay_pared\[20\]\" to \"hay_pared20\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2336 1248 1320 2352 "hay_pared\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[6\] hay_pared6 " "Converted element name(s) from \"hay_pared\[6\]\" to \"hay_pared6\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2352 1248 1320 2368 "hay_pared\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[20\] hay_pared20 " "Converted element name(s) from \"hay_pared\[20\]\" to \"hay_pared20\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3456 1240 1312 3472 "hay_pared\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[6\] hay_pared6 " "Converted element name(s) from \"hay_pared\[6\]\" to \"hay_pared6\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3472 1240 1312 3488 "hay_pared\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[21\] hay_pared21 " "Converted element name(s) from \"hay_pared\[21\]\" to \"hay_pared21\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3656 1240 1312 3672 "hay_pared\[21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[27\] hay_pared27 " "Converted element name(s) from \"hay_pared\[27\]\" to \"hay_pared27\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3672 1240 1312 3688 "hay_pared\[27\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[36\] hay_pared36 " "Converted element name(s) from \"hay_pared\[36\]\" to \"hay_pared36\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3880 1240 1312 3896 "hay_pared\[36\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[22\] hay_pared22 " "Converted element name(s) from \"hay_pared\[22\]\" to \"hay_pared22\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3896 1240 1312 3912 "hay_pared\[22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[17\] hay_pared17 " "Converted element name(s) from \"hay_pared\[17\]\" to \"hay_pared17\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4056 1248 1320 4072 "hay_pared\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[23\] hay_pared23 " "Converted element name(s) from \"hay_pared\[23\]\" to \"hay_pared23\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4072 1248 1320 4088 "hay_pared\[23\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[36\] hay_pared36 " "Converted element name(s) from \"hay_pared\[36\]\" to \"hay_pared36\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4856 1240 1312 4872 "hay_pared\[36\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[22\] hay_pared22 " "Converted element name(s) from \"hay_pared\[22\]\" to \"hay_pared22\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4872 1240 1312 4888 "hay_pared\[22\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[37\] hay_pared37 " "Converted element name(s) from \"hay_pared\[37\]\" to \"hay_pared37\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5056 1240 1312 5072 "hay_pared\[37\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[43\] hay_pared43 " "Converted element name(s) from \"hay_pared\[43\]\" to \"hay_pared43\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5072 1240 1312 5088 "hay_pared\[43\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[52\] hay_pared52 " "Converted element name(s) from \"hay_pared\[52\]\" to \"hay_pared52\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5280 1240 1312 5296 "hay_pared\[52\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[38\] hay_pared38 " "Converted element name(s) from \"hay_pared\[38\]\" to \"hay_pared38\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5296 1240 1312 5312 "hay_pared\[38\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[33\] hay_pared33 " "Converted element name(s) from \"hay_pared\[33\]\" to \"hay_pared33\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5456 1248 1320 5472 "hay_pared\[33\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[39\] hay_pared39 " "Converted element name(s) from \"hay_pared\[39\]\" to \"hay_pared39\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5472 1248 1320 5488 "hay_pared\[39\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[52\] hay_pared52 " "Converted element name(s) from \"hay_pared\[52\]\" to \"hay_pared52\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6184 1264 1336 6200 "hay_pared\[52\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[38\] hay_pared38 " "Converted element name(s) from \"hay_pared\[38\]\" to \"hay_pared38\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6200 1264 1336 6216 "hay_pared\[38\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[53\] hay_pared53 " "Converted element name(s) from \"hay_pared\[53\]\" to \"hay_pared53\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6384 1264 1336 6400 "hay_pared\[53\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[59\] hay_pared59 " "Converted element name(s) from \"hay_pared\[59\]\" to \"hay_pared59\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6400 1264 1336 6416 "hay_pared\[59\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[49\] hay_pared49 " "Converted element name(s) from \"hay_pared\[49\]\" to \"hay_pared49\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6784 1272 1344 6800 "hay_pared\[49\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[55\] hay_pared55 " "Converted element name(s) from \"hay_pared\[55\]\" to \"hay_pared55\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6800 1272 1344 6816 "hay_pared\[55\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[9\] hay_pared9 " "Converted element name(s) from \"hay_pared\[9\]\" to \"hay_pared9\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2136 3032 3104 2152 "hay_pared\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[15\] hay_pared15 " "Converted element name(s) from \"hay_pared\[15\]\" to \"hay_pared15\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2152 3032 3104 2168 "hay_pared\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[24\] hay_pared24 " "Converted element name(s) from \"hay_pared\[24\]\" to \"hay_pared24\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2360 3032 3104 2376 "hay_pared\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[10\] hay_pared10 " "Converted element name(s) from \"hay_pared\[10\]\" to \"hay_pared10\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2376 3032 3104 2392 "hay_pared\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[5\] hay_pared5 " "Converted element name(s) from \"hay_pared\[5\]\" to \"hay_pared5\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2536 3040 3112 2552 "hay_pared\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[11\] hay_pared11 " "Converted element name(s) from \"hay_pared\[11\]\" to \"hay_pared11\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2552 3040 3112 2568 "hay_pared\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[24\] hay_pared24 " "Converted element name(s) from \"hay_pared\[24\]\" to \"hay_pared24\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3480 3024 3096 3496 "hay_pared\[24\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[10\] hay_pared10 " "Converted element name(s) from \"hay_pared\[10\]\" to \"hay_pared10\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3496 3024 3096 3512 "hay_pared\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[25\] hay_pared25 " "Converted element name(s) from \"hay_pared\[25\]\" to \"hay_pared25\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3680 3024 3096 3696 "hay_pared\[25\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[31\] hay_pared31 " "Converted element name(s) from \"hay_pared\[31\]\" to \"hay_pared31\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3696 3024 3096 3712 "hay_pared\[31\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[40\] hay_pared40 " "Converted element name(s) from \"hay_pared\[40\]\" to \"hay_pared40\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3904 3024 3096 3920 "hay_pared\[40\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[26\] hay_pared26 " "Converted element name(s) from \"hay_pared\[26\]\" to \"hay_pared26\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3920 3024 3096 3936 "hay_pared\[26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[21\] hay_pared21 " "Converted element name(s) from \"hay_pared\[21\]\" to \"hay_pared21\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4080 3032 3104 4096 "hay_pared\[21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[27\] hay_pared27 " "Converted element name(s) from \"hay_pared\[27\]\" to \"hay_pared27\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4096 3032 3104 4112 "hay_pared\[27\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[40\] hay_pared40 " "Converted element name(s) from \"hay_pared\[40\]\" to \"hay_pared40\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4880 3024 3096 4896 "hay_pared\[40\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[26\] hay_pared26 " "Converted element name(s) from \"hay_pared\[26\]\" to \"hay_pared26\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4896 3024 3096 4912 "hay_pared\[26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[41\] hay_pared41 " "Converted element name(s) from \"hay_pared\[41\]\" to \"hay_pared41\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5080 3024 3096 5096 "hay_pared\[41\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[47\] hay_pared47 " "Converted element name(s) from \"hay_pared\[47\]\" to \"hay_pared47\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5096 3024 3096 5112 "hay_pared\[47\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[56\] hay_pared56 " "Converted element name(s) from \"hay_pared\[56\]\" to \"hay_pared56\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5304 3024 3096 5320 "hay_pared\[56\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[42\] hay_pared42 " "Converted element name(s) from \"hay_pared\[42\]\" to \"hay_pared42\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5320 3024 3096 5336 "hay_pared\[42\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[37\] hay_pared37 " "Converted element name(s) from \"hay_pared\[37\]\" to \"hay_pared37\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5480 3032 3104 5496 "hay_pared\[37\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[43\] hay_pared43 " "Converted element name(s) from \"hay_pared\[43\]\" to \"hay_pared43\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5496 3032 3104 5512 "hay_pared\[43\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[42\] hay_pared42 " "Converted element name(s) from \"hay_pared\[42\]\" to \"hay_pared42\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6208 3048 3120 6224 "hay_pared\[42\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[56\] hay_pared56 " "Converted element name(s) from \"hay_pared\[56\]\" to \"hay_pared56\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6224 3048 3120 6240 "hay_pared\[56\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[57\] hay_pared57 " "Converted element name(s) from \"hay_pared\[57\]\" to \"hay_pared57\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6408 3048 3120 6424 "hay_pared\[57\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[63\] hay_pared63 " "Converted element name(s) from \"hay_pared\[63\]\" to \"hay_pared63\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6424 3048 3120 6440 "hay_pared\[63\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[59\] hay_pared59 " "Converted element name(s) from \"hay_pared\[59\]\" to \"hay_pared59\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6808 3056 3128 6824 "hay_pared\[59\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[53\] hay_pared53 " "Converted element name(s) from \"hay_pared\[53\]\" to \"hay_pared53\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6824 3056 3128 6840 "hay_pared\[53\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[14\] hay_pared14 " "Converted element name(s) from \"hay_pared\[14\]\" to \"hay_pared14\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3488 4712 4784 3504 "hay_pared\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[28\] hay_pared28 " "Converted element name(s) from \"hay_pared\[28\]\" to \"hay_pared28\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3504 4712 4784 3520 "hay_pared\[28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[14\] hay_pared14 " "Converted element name(s) from \"hay_pared\[14\]\" to \"hay_pared14\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2368 4720 4792 2384 "hay_pared\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[28\] hay_pared28 " "Converted element name(s) from \"hay_pared\[28\]\" to \"hay_pared28\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2384 4720 4792 2400 "hay_pared\[28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[9\] hay_pared9 " "Converted element name(s) from \"hay_pared\[9\]\" to \"hay_pared9\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2544 4728 4800 2560 "hay_pared\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[15\] hay_pared15 " "Converted element name(s) from \"hay_pared\[15\]\" to \"hay_pared15\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2560 4728 4800 2576 "hay_pared\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[30\] hay_pared30 " "Converted element name(s) from \"hay_pared\[30\]\" to \"hay_pared30\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3912 4712 4784 3928 "hay_pared\[30\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[44\] hay_pared44 " "Converted element name(s) from \"hay_pared\[44\]\" to \"hay_pared44\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3928 4712 4784 3944 "hay_pared\[44\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[31\] hay_pared31 " "Converted element name(s) from \"hay_pared\[31\]\" to \"hay_pared31\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4088 4720 4792 4104 "hay_pared\[31\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[25\] hay_pared25 " "Converted element name(s) from \"hay_pared\[25\]\" to \"hay_pared25\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4104 4720 4792 4120 "hay_pared\[25\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[30\] hay_pared30 " "Converted element name(s) from \"hay_pared\[30\]\" to \"hay_pared30\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4888 4712 4784 4904 "hay_pared\[30\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[44\] hay_pared44 " "Converted element name(s) from \"hay_pared\[44\]\" to \"hay_pared44\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 4904 4712 4784 4920 "hay_pared\[44\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[46\] hay_pared46 " "Converted element name(s) from \"hay_pared\[46\]\" to \"hay_pared46\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5312 4712 4784 5328 "hay_pared\[46\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[60\] hay_pared60 " "Converted element name(s) from \"hay_pared\[60\]\" to \"hay_pared60\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5328 4712 4784 5344 "hay_pared\[60\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[41\] hay_pared41 " "Converted element name(s) from \"hay_pared\[41\]\" to \"hay_pared41\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5488 4720 4792 5504 "hay_pared\[41\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[47\] hay_pared47 " "Converted element name(s) from \"hay_pared\[47\]\" to \"hay_pared47\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5504 4720 4792 5520 "hay_pared\[47\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[46\] hay_pared46 " "Converted element name(s) from \"hay_pared\[46\]\" to \"hay_pared46\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6216 4736 4808 6232 "hay_pared\[46\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[60\] hay_pared60 " "Converted element name(s) from \"hay_pared\[60\]\" to \"hay_pared60\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6232 4736 4808 6248 "hay_pared\[60\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[63\] hay_pared63 " "Converted element name(s) from \"hay_pared\[63\]\" to \"hay_pared63\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6816 4744 4816 6832 "hay_pared\[63\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "hay_pared\[57\] hay_pared57 " "Converted element name(s) from \"hay_pared\[57\]\" to \"hay_pared57\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6832 4744 4816 6848 "hay_pared\[57\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349650 ""}  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -144 1768 1851 -128 "hay_pared\[63..0\]" "" } { 2528 1256 1328 2544 "hay_pared\[7\]" "" } { 2512 1256 1328 2528 "hay_pared\[1\]" "" } { 3448 -448 -376 3464 "hay_pared\[16\]" "" } { 3464 -448 -376 3480 "hay_pared\[2\]" "" } { 3648 -448 -376 3664 "hay_pared\[17\]" "" } { 3664 -448 -376 3680 "hay_pared\[23\]" "" } { 3872 -448 -376 3888 "hay_pared\[18\]" "" } { 3888 -448 -376 3904 "hay_pared\[32\]" "" } { 4848 -448 -376 4864 "hay_pared\[18\]" "" } { 4864 -448 -376 4880 "hay_pared\[32\]" "" } { 5048 -448 -376 5064 "hay_pared\[33\]" "" } { 5064 -448 -376 5080 "hay_pared\[39\]" "" } { 5272 -448 -376 5288 "hay_pared\[48\]" "" } { 5288 -448 -376 5304 "hay_pared\[34\]" "" } { 6176 -424 -352 6192 "hay_pared\[48\]" "" } { 6192 -424 -352 6208 "hay_pared\[34\]" "" } { 6376 -424 -352 6392 "hay_pared\[49\]" "" } { 6392 -424 -352 6408 "hay_pared\[55\]" "" } { 2112 1248 1320 2128 "hay_pared\[5\]" "" } { 2128 1248 1320 2144 "hay_pared\[11\]" "" } { 2336 1248 1320 2352 "hay_pared\[20\]" "" } { 2352 1248 1320 2368 "hay_pared\[6\]" "" } { 3456 1240 1312 3472 "hay_pared\[20\]" "" } { 3472 1240 1312 3488 "hay_pared\[6\]" "" } { 3656 1240 1312 3672 "hay_pared\[21\]" "" } { 3672 1240 1312 3688 "hay_pared\[27\]" "" } { 3880 1240 1312 3896 "hay_pared\[36\]" "" } { 3896 1240 1312 3912 "hay_pared\[22\]" "" } { 4056 1248 1320 4072 "hay_pared\[17\]" "" } { 4072 1248 1320 4088 "hay_pared\[23\]" "" } { 4856 1240 1312 4872 "hay_pared\[36\]" "" } { 4872 1240 1312 4888 "hay_pared\[22\]" "" } { 5056 1240 1312 5072 "hay_pared\[37\]" "" } { 5072 1240 1312 5088 "hay_pared\[43\]" "" } { 5280 1240 1312 5296 "hay_pared\[52\]" "" } { 5296 1240 1312 5312 "hay_pared\[38\]" "" } { 5456 1248 1320 5472 "hay_pared\[33\]" "" } { 5472 1248 1320 5488 "hay_pared\[39\]" "" } { 6184 1264 1336 6200 "hay_pared\[52\]" "" } { 6200 1264 1336 6216 "hay_pared\[38\]" "" } { 6384 1264 1336 6400 "hay_pared\[53\]" "" } { 6400 1264 1336 6416 "hay_pared\[59\]" "" } { 6784 1272 1344 6800 "hay_pared\[49\]" "" } { 6800 1272 1344 6816 "hay_pared\[55\]" "" } { 2136 3032 3104 2152 "hay_pared\[9\]" "" } { 2152 3032 3104 2168 "hay_pared\[15\]" "" } { 2360 3032 3104 2376 "hay_pared\[24\]" "" } { 2376 3032 3104 2392 "hay_pared\[10\]" "" } { 2536 3040 3112 2552 "hay_pared\[5\]" "" } { 2552 3040 3112 2568 "hay_pared\[11\]" "" } { 3480 3024 3096 3496 "hay_pared\[24\]" "" } { 3496 3024 3096 3512 "hay_pared\[10\]" "" } { 3680 3024 3096 3696 "hay_pared\[25\]" "" } { 3696 3024 3096 3712 "hay_pared\[31\]" "" } { 3904 3024 3096 3920 "hay_pared\[40\]" "" } { 3920 3024 3096 3936 "hay_pared\[26\]" "" } { 4080 3032 3104 4096 "hay_pared\[21\]" "" } { 4096 3032 3104 4112 "hay_pared\[27\]" "" } { 4880 3024 3096 4896 "hay_pared\[40\]" "" } { 4896 3024 3096 4912 "hay_pared\[26\]" "" } { 5080 3024 3096 5096 "hay_pared\[41\]" "" } { 5096 3024 3096 5112 "hay_pared\[47\]" "" } { 5304 3024 3096 5320 "hay_pared\[56\]" "" } { 5320 3024 3096 5336 "hay_pared\[42\]" "" } { 5480 3032 3104 5496 "hay_pared\[37\]" "" } { 5496 3032 3104 5512 "hay_pared\[43\]" "" } { 6208 3048 3120 6224 "hay_pared\[42\]" "" } { 6224 3048 3120 6240 "hay_pared\[56\]" "" } { 6408 3048 3120 6424 "hay_pared\[57\]" "" } { 6424 3048 3120 6440 "hay_pared\[63\]" "" } { 6808 3056 3128 6824 "hay_pared\[59\]" "" } { 6824 3056 3128 6840 "hay_pared\[53\]" "" } { 3488 4712 4784 3504 "hay_pared\[14\]" "" } { 3504 4712 4784 3520 "hay_pared\[28\]" "" } { 2368 4720 4792 2384 "hay_pared\[14\]" "" } { 2384 4720 4792 2400 "hay_pared\[28\]" "" } { 2544 4728 4800 2560 "hay_pared\[9\]" "" } { 2560 4728 4800 2576 "hay_pared\[15\]" "" } { 3912 4712 4784 3928 "hay_pared\[30\]" "" } { 3928 4712 4784 3944 "hay_pared\[44\]" "" } { 4088 4720 4792 4104 "hay_pared\[31\]" "" } { 4104 4720 4792 4120 "hay_pared\[25\]" "" } { 4888 4712 4784 4904 "hay_pared\[30\]" "" } { 4904 4712 4784 4920 "hay_pared\[44\]" "" } { 5312 4712 4784 5328 "hay_pared\[46\]" "" } { 5328 4712 4784 5344 "hay_pared\[60\]" "" } { 5488 4720 4792 5504 "hay_pared\[41\]" "" } { 5504 4720 4792 5520 "hay_pared\[47\]" "" } { 6216 4736 4808 6232 "hay_pared\[46\]" "" } { 6232 4736 4808 6248 "hay_pared\[60\]" "" } { 6816 4744 4816 6832 "hay_pared\[63\]" "" } { 6832 4744 4816 6848 "hay_pared\[57\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733012349650 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RESET_GRAL " "Pin \"RESET_GRAL\" not connected" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 560 112 288 576 "RESET_GRAL" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1733012349673 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clockcito " "Pin \"clockcito\" not connected" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 376 552 720 392 "clockcito" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1733012349673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:inst1 " "Elaborating entity \"adc\" for hierarchy \"adc:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 216 816 1024 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_adc_mega_0 adc:inst1\|adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_adc_mega_0\" for hierarchy \"adc:inst1\|adc_adc_mega_0:adc_mega_0\"" {  } { { "Bloque_ADC_Controller/adc.vhd" "adc_mega_0" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc:inst1\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc:inst1\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "Bloque_ADC_Controller/adc_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllauto pllauto:inst " "Elaborating entity \"pllauto\" for hierarchy \"pllauto:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 0 240 552 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012349763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllauto:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllauto:inst\|altpll:altpll_component\"" {  } { { "pllauto.vhd" "altpll_component" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllauto:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllauto:inst\|altpll:altpll_component\"" {  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllauto:inst\|altpll:altpll_component " "Instantiated megafunction \"pllauto:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1250 " "Parameter \"clk1_divide_by\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 75 " "Parameter \"clk1_duty_cycle\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllauto " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllauto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350067 ""}  } { { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733012350067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllauto_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllauto_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllauto_altpll " "Found entity 1: pllauto_altpll" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012350191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012350191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllauto_altpll pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated " "Elaborating entity \"pllauto_altpll\" for hierarchy \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "giro_nuevo giro_nuevo:inst5 " "Elaborating entity \"giro_nuevo\" for hierarchy \"giro_nuevo:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 624 1616 1808 768 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgeneral clockgeneral:inst17 " "Elaborating entity \"clockgeneral\" for hierarchy \"clockgeneral:inst17\"" {  } { { "main.bdf" "inst17" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 344 232 544 520 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockgeneral:inst17\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockgeneral:inst17\|altpll:altpll_component\"" {  } { { "clockgeneral.vhd" "altpll_component" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockgeneral:inst17\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockgeneral:inst17\|altpll:altpll_component\"" {  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockgeneral:inst17\|altpll:altpll_component " "Instantiated megafunction \"clockgeneral:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockgeneral " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockgeneral\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350307 ""}  } { { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733012350307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockgeneral_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockgeneral_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgeneral_altpll " "Found entity 1: clockgeneral_altpll" {  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733012350387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733012350387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgeneral_altpll clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated " "Elaborating entity \"clockgeneral_altpll\" for hierarchy \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque_control bloque_control:inst52 " "Elaborating entity \"bloque_control\" for hierarchy \"bloque_control:inst52\"" {  } { { "main.bdf" "inst52" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 24 2832 3016 168 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_2bits comparador_2bits:inst18 " "Elaborating entity \"comparador_2bits\" for hierarchy \"comparador_2bits:inst18\"" {  } { { "main.bdf" "inst18" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 64 2352 2496 144 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema_De_Orientacion Sistema_De_Orientacion:inst21 " "Elaborating entity \"Sistema_De_Orientacion\" for hierarchy \"Sistema_De_Orientacion:inst21\"" {  } { { "main.bdf" "inst21" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -160 400 632 -48 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16x1_2bit mux_16x1_2bit:inst51 " "Elaborating entity \"mux_16x1_2bit\" for hierarchy \"mux_16x1_2bit:inst51\"" {  } { { "main.bdf" "inst51" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -8 1552 1760 72 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_Celda Comparador_Celda:inst376 " "Elaborating entity \"Comparador_Celda\" for hierarchy \"Comparador_Celda:inst376\"" {  } { { "main.bdf" "inst376" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2216 1792 1984 2328 "inst376" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_4bit mux_2x1_4bit:inst366 " "Elaborating entity \"mux_2x1_4bit\" for hierarchy \"mux_2x1_4bit:inst366\"" {  } { { "main.bdf" "inst366" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2344 1432 1592 2456 "inst366" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pared pared:inst19 " "Elaborating entity \"pared\" for hierarchy \"pared:inst19\"" {  } { { "main.bdf" "inst19" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -160 1552 1768 -48 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paredes paredes:inst20 " "Elaborating entity \"paredes\" for hierarchy \"paredes:inst20\"" {  } { { "main.bdf" "inst20" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -160 1168 1312 -48 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subsistema_3 subsistema_3:inst23 " "Elaborating entity \"subsistema_3\" for hierarchy \"subsistema_3:inst23\"" {  } { { "main.bdf" "inst23" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 8 856 1024 152 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector_Cambio_Casilla Detector_Cambio_Casilla:inst8 " "Elaborating entity \"Detector_Cambio_Casilla\" for hierarchy \"Detector_Cambio_Casilla:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 632 400 616 776 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_10 contador_10:inst9 " "Elaborating entity \"contador_10\" for hierarchy \"contador_10:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 824 400 608 936 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_4bits FFD_4bits:inst313 " "Elaborating entity \"FFD_4bits\" for hierarchy \"FFD_4bits:inst313\"" {  } { { "main.bdf" "inst313" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3760 2384 2544 3872 "inst313" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_4bits sumador_4bits:inst310 " "Elaborating entity \"sumador_4bits\" for hierarchy \"sumador_4bits:inst310\"" {  } { { "main.bdf" "inst310" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3760 2120 2272 3872 "inst310" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_constant generate_constant:inst10 " "Elaborating entity \"generate_constant\" for hierarchy \"generate_constant:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 1824 952 1136 1904 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cte1 cte1:inst24 " "Elaborating entity \"cte1\" for hierarchy \"cte1:inst24\"" {  } { { "main.bdf" "inst24" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2768 120 304 2848 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cte_cero cte_cero:inst22 " "Elaborating entity \"cte_cero\" for hierarchy \"cte_cero:inst22\"" {  } { { "main.bdf" "inst22" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2208 688 872 2288 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prioridad_giro prioridad_giro:inst79 " "Elaborating entity \"prioridad_giro\" for hierarchy \"prioridad_giro:inst79\"" {  } { { "main.bdf" "inst79" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 168 2336 2536 280 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_7600 contador_7600:inst7 " "Elaborating entity \"contador_7600\" for hierarchy \"contador_7600:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 624 1104 1312 736 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subsistema_1 subsistema_1:inst4 " "Elaborating entity \"subsistema_1\" for hierarchy \"subsistema_1:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 384 1616 1760 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012350950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst6 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 432 1272 1424 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012351088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_6bits contador_6bits:inst16 " "Elaborating entity \"contador_6bits\" for hierarchy \"contador_6bits:inst16\"" {  } { { "main.bdf" "inst16" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 632 704 864 712 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733012351107 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733012351985 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733012351985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dir_min\[1\] GND " "Pin \"dir_min\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 16 1760 1936 32 "dir_min\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|dir_min[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dir_min\[0\] GND " "Pin \"dir_min\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 16 1760 1936 32 "dir_min\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|dir_min[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min12\[1\] GND " "Pin \"Dir_Min12\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6424 336 512 6440 "Dir_Min12\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min12\[0\] GND " "Pin \"Dir_Min12\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6424 336 512 6440 "Dir_Min12\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min13\[1\] GND " "Pin \"Dir_Min13\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6432 2024 2200 6448 "Dir_Min13\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min13\[0\] GND " "Pin \"Dir_Min13\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6432 2024 2200 6448 "Dir_Min13\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min14\[1\] GND " "Pin \"Dir_Min14\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6456 3808 3984 6472 "Dir_Min14\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min14\[0\] GND " "Pin \"Dir_Min14\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6456 3808 3984 6472 "Dir_Min14\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min15\[1\] GND " "Pin \"Dir_Min15\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6464 5496 5672 6480 "Dir_Min15\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min15\[0\] GND " "Pin \"Dir_Min15\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6464 5496 5672 6480 "Dir_Min15\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min15[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min2\[1\] GND " "Pin \"Dir_Min2\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2184 3792 3968 2200 "Dir_Min2\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min2\[0\] GND " "Pin \"Dir_Min2\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2184 3792 3968 2200 "Dir_Min2\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min3\[1\] GND " "Pin \"Dir_Min3\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2192 5480 5656 2208 "Dir_Min3\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min3\[0\] GND " "Pin \"Dir_Min3\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2192 5480 5656 2208 "Dir_Min3\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min4\[1\] GND " "Pin \"Dir_Min4\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3696 312 488 3712 "Dir_Min4\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min4\[0\] GND " "Pin \"Dir_Min4\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3696 312 488 3712 "Dir_Min4\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min5\[1\] GND " "Pin \"Dir_Min5\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3704 2000 2176 3720 "Dir_Min5\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min5\[0\] GND " "Pin \"Dir_Min5\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3704 2000 2176 3720 "Dir_Min5\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min6\[1\] GND " "Pin \"Dir_Min6\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3728 3784 3960 3744 "Dir_Min6\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min6\[0\] GND " "Pin \"Dir_Min6\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3728 3784 3960 3744 "Dir_Min6\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min7\[1\] GND " "Pin \"Dir_Min7\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3736 5472 5648 3752 "Dir_Min7\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min7\[0\] GND " "Pin \"Dir_Min7\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3736 5472 5648 3752 "Dir_Min7\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min8\[1\] GND " "Pin \"Dir_Min8\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5096 312 488 5112 "Dir_Min8\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min8\[0\] GND " "Pin \"Dir_Min8\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5096 312 488 5112 "Dir_Min8\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min9\[1\] GND " "Pin \"Dir_Min9\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5104 2000 2176 5120 "Dir_Min9\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min9\[0\] GND " "Pin \"Dir_Min9\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5104 2000 2176 5120 "Dir_Min9\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min9[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_10_\[1\] GND " "Pin \"Dir_Min_10_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5128 3784 3966 5144 "Dir_Min_10_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min_10_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_10_\[0\] GND " "Pin \"Dir_Min_10_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5128 3784 3966 5144 "Dir_Min_10_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min_10_[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_11_\[1\] GND " "Pin \"Dir_Min_11_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5136 5472 5654 5152 "Dir_Min_11_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min_11_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_11_\[0\] GND " "Pin \"Dir_Min_11_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5136 5472 5654 5152 "Dir_Min_11_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min_11_[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_1_\[1\] GND " "Pin \"Dir_Min_1_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2160 2008 2184 2176 "Dir_Min_1_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min_1_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dir_Min_1_\[0\] GND " "Pin \"Dir_Min_1_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2160 2008 2184 2176 "Dir_Min_1_\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Dir_Min_1_[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[7\] GND " "Pin \"LEDS\[7\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 656 904 1080 672 "LEDS\[5..0\]" "" } { 736 896 1072 752 "LEDS\[7..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|LEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[6\] GND " "Pin \"LEDS\[6\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 656 904 1080 672 "LEDS\[5..0\]" "" } { 736 896 1072 752 "LEDS\[7..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|LEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso12\[3\] GND " "Pin \"Mi_Peso12\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso12[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso12\[2\] GND " "Pin \"Mi_Peso12\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso12[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso12\[1\] GND " "Pin \"Mi_Peso12\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso12\[0\] GND " "Pin \"Mi_Peso12\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso13\[3\] GND " "Pin \"Mi_Peso13\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso13[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso13\[2\] GND " "Pin \"Mi_Peso13\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso13[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso13\[1\] GND " "Pin \"Mi_Peso13\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso13\[0\] GND " "Pin \"Mi_Peso13\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso14\[3\] GND " "Pin \"Mi_Peso14\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso14[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso14\[2\] GND " "Pin \"Mi_Peso14\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso14[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso14\[1\] GND " "Pin \"Mi_Peso14\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso14\[0\] GND " "Pin \"Mi_Peso14\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso15\[3\] GND " "Pin \"Mi_Peso15\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso15[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso15\[2\] GND " "Pin \"Mi_Peso15\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso15[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso15\[1\] GND " "Pin \"Mi_Peso15\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso15\[0\] GND " "Pin \"Mi_Peso15\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso15[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso2\[3\] GND " "Pin \"Mi_Peso2\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso2\[2\] GND " "Pin \"Mi_Peso2\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso2\[1\] GND " "Pin \"Mi_Peso2\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso2\[0\] GND " "Pin \"Mi_Peso2\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso3\[3\] GND " "Pin \"Mi_Peso3\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso3\[2\] GND " "Pin \"Mi_Peso3\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso3\[1\] GND " "Pin \"Mi_Peso3\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso3\[0\] GND " "Pin \"Mi_Peso3\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[3\] GND " "Pin \"Mi_Peso4\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[2\] GND " "Pin \"Mi_Peso4\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[1\] GND " "Pin \"Mi_Peso4\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso4\[0\] GND " "Pin \"Mi_Peso4\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso5\[3\] GND " "Pin \"Mi_Peso5\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso5\[2\] GND " "Pin \"Mi_Peso5\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso5\[1\] GND " "Pin \"Mi_Peso5\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso5\[0\] GND " "Pin \"Mi_Peso5\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso6\[3\] GND " "Pin \"Mi_Peso6\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso6\[2\] GND " "Pin \"Mi_Peso6\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso6\[1\] GND " "Pin \"Mi_Peso6\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso6\[0\] GND " "Pin \"Mi_Peso6\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso7\[3\] GND " "Pin \"Mi_Peso7\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso7\[2\] GND " "Pin \"Mi_Peso7\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso7\[1\] GND " "Pin \"Mi_Peso7\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso7\[0\] GND " "Pin \"Mi_Peso7\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso8\[3\] GND " "Pin \"Mi_Peso8\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso8\[2\] GND " "Pin \"Mi_Peso8\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso8\[1\] GND " "Pin \"Mi_Peso8\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso8\[0\] GND " "Pin \"Mi_Peso8\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso9\[3\] GND " "Pin \"Mi_Peso9\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso9\[2\] GND " "Pin \"Mi_Peso9\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso9\[1\] GND " "Pin \"Mi_Peso9\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso9\[0\] GND " "Pin \"Mi_Peso9\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso9[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_0_\[3\] GND " "Pin \"Mi_Peso_0_\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_0_[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_0_\[2\] GND " "Pin \"Mi_Peso_0_\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_0_[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_0_\[1\] GND " "Pin \"Mi_Peso_0_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_0_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_0_\[0\] GND " "Pin \"Mi_Peso_0_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_0_[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_10_\[3\] GND " "Pin \"Mi_Peso_10_\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_10_[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_10_\[2\] GND " "Pin \"Mi_Peso_10_\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_10_[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_10_\[1\] GND " "Pin \"Mi_Peso_10_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_10_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_10_\[0\] GND " "Pin \"Mi_Peso_10_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_10_[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_11_\[3\] GND " "Pin \"Mi_Peso_11_\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_11_[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_11_\[2\] GND " "Pin \"Mi_Peso_11_\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_11_[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_11_\[1\] GND " "Pin \"Mi_Peso_11_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_11_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_11_\[0\] GND " "Pin \"Mi_Peso_11_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_11_[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[3\] GND " "Pin \"Mi_Peso_1_\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_1_[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[2\] GND " "Pin \"Mi_Peso_1_\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_1_[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[1\] GND " "Pin \"Mi_Peso_1_\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_1_[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mi_Peso_1_\[0\] GND " "Pin \"Mi_Peso_1_\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733012352102 "|main|Mi_Peso_1_[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733012352102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733012352216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733012352437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733012352832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012352832 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_GRAL " "No output dependent on input pin \"RESET_GRAL\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 560 112 288 576 "RESET_GRAL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012352923 "|main|RESET_GRAL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockcito " "No output dependent on input pin \"clockcito\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 376 552 720 392 "clockcito" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733012352923 "|main|clockcito"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733012352923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733012352923 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733012352923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733012352923 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1733012352923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733012352923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733012352989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 21:19:12 2024 " "Processing ended: Sat Nov 30 21:19:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733012352989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733012352989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733012352989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733012352989 ""}
