Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct  3 14:24:24 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.022        0.000                      0                  105        0.156        0.000                      0                  105        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.022        0.000                      0                  105        0.156        0.000                      0                  105        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.172ns (25.320%)  route 3.457ns (74.680%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           1.005     3.672    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I0_O)        0.348     4.020 r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int[8]_i_2/O
                         net (fo=3, routed)           0.827     4.847    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/vld_in
    SLICE_X21Y35         LUT3 (Prop_lut3_I0_O)        0.154     5.001 r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int[8]_i_1/O
                         net (fo=1, routed)           0.601     5.602    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int[8]_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/ap_clk
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)       -0.265    10.624    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.142ns (29.718%)  route 2.701ns (70.282%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[1]/Q
                         net (fo=9, routed)           1.024     2.515    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[1]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.152     2.667 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_6/O
                         net (fo=4, routed)           0.577     3.244    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X21Y34         LUT6 (Prop_lut6_I1_O)        0.348     3.592 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.476     4.068    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.124     4.192 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.623     4.816    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  5.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/y_reg_179_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_reg_179_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/y_reg_179_reg[3]/Q
                         net (fo=1, routed)           0.059     0.597    bd_0_i/hls_inst/U0/y_reg_179[3]
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.010     0.442    bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/y_reg_179_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_reg_179_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/y_reg_179_reg[0]/Q
                         net (fo=1, routed)           0.116     0.668    bd_0_i/hls_inst/U0/y_reg_179[0]
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/y_reg_179_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/y_reg_179_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/y_reg_179_reg[6]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/U0/y_reg_179[6]
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/x_reg_187_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/x_0_reg_84_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y36         FDRE                                         r  bd_0_i/hls_inst/U0/x_reg_187_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/x_reg_187_reg[9]/Q
                         net (fo=1, routed)           0.114     0.665    bd_0_i/hls_inst/U0/x_reg_187[9]
    SLICE_X22Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X22Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/U0/x_0_reg_84_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/x_reg_187_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/x_0_reg_84_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X22Y36         FDRE                                         r  bd_0_i/hls_inst/U0/x_reg_187_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/x_reg_187_reg[2]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/x_reg_187[2]
    SLICE_X22Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X22Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/U0/x_0_reg_84_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/x_reg_187_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.186%)  route 0.127ns (37.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]/Q
                         net (fo=10, routed)          0.127     0.701    bd_0_i/hls_inst/U0/x_0_reg_84[5]
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  bd_0_i/hls_inst/U0/x_reg_187[8]_i_1/O
                         net (fo=1, routed)           0.000     0.746    bd_0_i/hls_inst/U0/x_fu_113_p2[8]
    SLICE_X20Y36         FDRE                                         r  bd_0_i/hls_inst/U0/x_reg_187_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y36         FDRE                                         r  bd_0_i/hls_inst/U0/x_reg_187_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/x_reg_187_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/x_reg_187_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/x_0_reg_84_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y36         FDRE                                         r  bd_0_i/hls_inst/U0/x_reg_187_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/x_reg_187_reg[8]/Q
                         net (fo=1, routed)           0.110     0.684    bd_0_i/hls_inst/U0/x_reg_187[8]
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.053     0.485    bd_0_i/hls_inst/U0/x_0_reg_84_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/x_reg_187_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y36         FDRE                                         r  bd_0_i/hls_inst/U0/x_reg_187_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/x_reg_187_reg[5]/Q
                         net (fo=1, routed)           0.145     0.696    bd_0_i/hls_inst/U0/x_reg_187[5]
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y35         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/U0/x_0_reg_84_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/y_reg_179_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/y_reg_179_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/y_reg_179_reg[7]/Q
                         net (fo=1, routed)           0.114     0.652    bd_0_i/hls_inst/U0/y_reg_179[7]
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y35         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.017     0.449    bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_reg_179_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/Q
                         net (fo=8, routed)           0.128     0.702    bd_0_i/hls_inst/U0/y_0_reg_73_reg_n_0_[0]
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.048     0.750 r  bd_0_i/hls_inst/U0/y_reg_179[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    bd_0_i/hls_inst/U0/y_fu_101_p2[1]
    SLICE_X19Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_reg_179_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X19Y33         FDRE                                         r  bd_0_i/hls_inst/U0/y_reg_179_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/U0/y_reg_179_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X18Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/odata_int_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/odata_int_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_green_U/obuf_inst/odata_int_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y34  bd_0_i/hls_inst/U0/regslice_forward_p_green_U/obuf_inst/odata_int_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X18Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/odata_int_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/odata_int_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_green_U/obuf_inst/odata_int_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y34  bd_0_i/hls_inst/U0/regslice_forward_p_green_U/obuf_inst/odata_int_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X18Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X18Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y35  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/odata_int_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/odata_int_reg[7]/C



