

================================================================
== Vitis HLS Report for 'fft32'
================================================================
* Date:           Wed Jun 25 08:49:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122|  1.220 us|  1.220 us|  123|  123|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_real_loc = alloca i64 1"   --->   Operation 23 'alloca' 'data_real_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_real_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'data_real_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_real_2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'data_real_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_real_3_loc = alloca i64 1"   --->   Operation 26 'alloca' 'data_real_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_real_4_loc = alloca i64 1"   --->   Operation 27 'alloca' 'data_real_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_real_5_loc = alloca i64 1"   --->   Operation 28 'alloca' 'data_real_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_real_6_loc = alloca i64 1"   --->   Operation 29 'alloca' 'data_real_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_real_7_loc = alloca i64 1"   --->   Operation 30 'alloca' 'data_real_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_real_8_loc = alloca i64 1"   --->   Operation 31 'alloca' 'data_real_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_real_9_loc = alloca i64 1"   --->   Operation 32 'alloca' 'data_real_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_real_10_loc = alloca i64 1"   --->   Operation 33 'alloca' 'data_real_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_real_11_loc = alloca i64 1"   --->   Operation 34 'alloca' 'data_real_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_real_12_loc = alloca i64 1"   --->   Operation 35 'alloca' 'data_real_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_real_13_loc = alloca i64 1"   --->   Operation 36 'alloca' 'data_real_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_real_14_loc = alloca i64 1"   --->   Operation 37 'alloca' 'data_real_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_real_15_loc = alloca i64 1"   --->   Operation 38 'alloca' 'data_real_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_real_16_loc = alloca i64 1"   --->   Operation 39 'alloca' 'data_real_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_real_17_loc = alloca i64 1"   --->   Operation 40 'alloca' 'data_real_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_real_18_loc = alloca i64 1"   --->   Operation 41 'alloca' 'data_real_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_real_19_loc = alloca i64 1"   --->   Operation 42 'alloca' 'data_real_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_real_20_loc = alloca i64 1"   --->   Operation 43 'alloca' 'data_real_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_real_21_loc = alloca i64 1"   --->   Operation 44 'alloca' 'data_real_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_real_22_loc = alloca i64 1"   --->   Operation 45 'alloca' 'data_real_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_real_23_loc = alloca i64 1"   --->   Operation 46 'alloca' 'data_real_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_real_24_loc = alloca i64 1"   --->   Operation 47 'alloca' 'data_real_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_real_25_loc = alloca i64 1"   --->   Operation 48 'alloca' 'data_real_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_real_26_loc = alloca i64 1"   --->   Operation 49 'alloca' 'data_real_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_real_27_loc = alloca i64 1"   --->   Operation 50 'alloca' 'data_real_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_real_28_loc = alloca i64 1"   --->   Operation 51 'alloca' 'data_real_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_real_29_loc = alloca i64 1"   --->   Operation 52 'alloca' 'data_real_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_real_30_loc = alloca i64 1"   --->   Operation 53 'alloca' 'data_real_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_real_31_loc = alloca i64 1"   --->   Operation 54 'alloca' 'data_real_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_imag_loc = alloca i64 1"   --->   Operation 55 'alloca' 'data_imag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_imag_1_loc = alloca i64 1"   --->   Operation 56 'alloca' 'data_imag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_imag_2_loc = alloca i64 1"   --->   Operation 57 'alloca' 'data_imag_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_imag_3_loc = alloca i64 1"   --->   Operation 58 'alloca' 'data_imag_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_imag_4_loc = alloca i64 1"   --->   Operation 59 'alloca' 'data_imag_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_imag_5_loc = alloca i64 1"   --->   Operation 60 'alloca' 'data_imag_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_imag_6_loc = alloca i64 1"   --->   Operation 61 'alloca' 'data_imag_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_imag_7_loc = alloca i64 1"   --->   Operation 62 'alloca' 'data_imag_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_imag_8_loc = alloca i64 1"   --->   Operation 63 'alloca' 'data_imag_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_imag_9_loc = alloca i64 1"   --->   Operation 64 'alloca' 'data_imag_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_imag_10_loc = alloca i64 1"   --->   Operation 65 'alloca' 'data_imag_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_imag_11_loc = alloca i64 1"   --->   Operation 66 'alloca' 'data_imag_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_imag_12_loc = alloca i64 1"   --->   Operation 67 'alloca' 'data_imag_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_imag_13_loc = alloca i64 1"   --->   Operation 68 'alloca' 'data_imag_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_imag_14_loc = alloca i64 1"   --->   Operation 69 'alloca' 'data_imag_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_imag_15_loc = alloca i64 1"   --->   Operation 70 'alloca' 'data_imag_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_imag_16_loc = alloca i64 1"   --->   Operation 71 'alloca' 'data_imag_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_imag_17_loc = alloca i64 1"   --->   Operation 72 'alloca' 'data_imag_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_imag_18_loc = alloca i64 1"   --->   Operation 73 'alloca' 'data_imag_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_imag_19_loc = alloca i64 1"   --->   Operation 74 'alloca' 'data_imag_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_imag_20_loc = alloca i64 1"   --->   Operation 75 'alloca' 'data_imag_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_imag_21_loc = alloca i64 1"   --->   Operation 76 'alloca' 'data_imag_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_imag_22_loc = alloca i64 1"   --->   Operation 77 'alloca' 'data_imag_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_imag_23_loc = alloca i64 1"   --->   Operation 78 'alloca' 'data_imag_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_imag_24_loc = alloca i64 1"   --->   Operation 79 'alloca' 'data_imag_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_imag_25_loc = alloca i64 1"   --->   Operation 80 'alloca' 'data_imag_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_imag_26_loc = alloca i64 1"   --->   Operation 81 'alloca' 'data_imag_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_imag_27_loc = alloca i64 1"   --->   Operation 82 'alloca' 'data_imag_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_imag_28_loc = alloca i64 1"   --->   Operation 83 'alloca' 'data_imag_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_imag_29_loc = alloca i64 1"   --->   Operation 84 'alloca' 'data_imag_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_imag_30_loc = alloca i64 1"   --->   Operation 85 'alloca' 'data_imag_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_imag_31_loc = alloca i64 1"   --->   Operation 86 'alloca' 'data_imag_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%stage2_real = alloca i64 1" [FFT32_check.cpp:106]   --->   Operation 87 'alloca' 'stage2_real' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%stage2_real_1 = alloca i64 1" [FFT32_check.cpp:106]   --->   Operation 88 'alloca' 'stage2_real_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%stage2_imag = alloca i64 1" [FFT32_check.cpp:106]   --->   Operation 89 'alloca' 'stage2_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%stage2_imag_1 = alloca i64 1" [FFT32_check.cpp:106]   --->   Operation 90 'alloca' 'stage2_imag_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 91 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 92 [2/2] (1.58ns)   --->   "%call_ln0 = call void @fft32_Pipeline_input_loop, i48 %in_stream, i16 %data_imag_31_loc, i16 %data_imag_30_loc, i16 %data_imag_29_loc, i16 %data_imag_28_loc, i16 %data_imag_27_loc, i16 %data_imag_26_loc, i16 %data_imag_25_loc, i16 %data_imag_24_loc, i16 %data_imag_23_loc, i16 %data_imag_22_loc, i16 %data_imag_21_loc, i16 %data_imag_20_loc, i16 %data_imag_19_loc, i16 %data_imag_18_loc, i16 %data_imag_17_loc, i16 %data_imag_16_loc, i16 %data_imag_15_loc, i16 %data_imag_14_loc, i16 %data_imag_13_loc, i16 %data_imag_12_loc, i16 %data_imag_11_loc, i16 %data_imag_10_loc, i16 %data_imag_9_loc, i16 %data_imag_8_loc, i16 %data_imag_7_loc, i16 %data_imag_6_loc, i16 %data_imag_5_loc, i16 %data_imag_4_loc, i16 %data_imag_3_loc, i16 %data_imag_2_loc, i16 %data_imag_1_loc, i16 %data_imag_loc, i16 %data_real_31_loc, i16 %data_real_30_loc, i16 %data_real_29_loc, i16 %data_real_28_loc, i16 %data_real_27_loc, i16 %data_real_26_loc, i16 %data_real_25_loc, i16 %data_real_24_loc, i16 %data_real_23_loc, i16 %data_real_22_loc, i16 %data_real_21_loc, i16 %data_real_20_loc, i16 %data_real_19_loc, i16 %data_real_18_loc, i16 %data_real_17_loc, i16 %data_real_16_loc, i16 %data_real_15_loc, i16 %data_real_14_loc, i16 %data_real_13_loc, i16 %data_real_12_loc, i16 %data_real_11_loc, i16 %data_real_10_loc, i16 %data_real_9_loc, i16 %data_real_8_loc, i16 %data_real_7_loc, i16 %data_real_6_loc, i16 %data_real_5_loc, i16 %data_real_4_loc, i16 %data_real_3_loc, i16 %data_real_2_loc, i16 %data_real_1_loc, i16 %data_real_loc"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 93 [1/2] (3.41ns)   --->   "%call_ln0 = call void @fft32_Pipeline_input_loop, i48 %in_stream, i16 %data_imag_31_loc, i16 %data_imag_30_loc, i16 %data_imag_29_loc, i16 %data_imag_28_loc, i16 %data_imag_27_loc, i16 %data_imag_26_loc, i16 %data_imag_25_loc, i16 %data_imag_24_loc, i16 %data_imag_23_loc, i16 %data_imag_22_loc, i16 %data_imag_21_loc, i16 %data_imag_20_loc, i16 %data_imag_19_loc, i16 %data_imag_18_loc, i16 %data_imag_17_loc, i16 %data_imag_16_loc, i16 %data_imag_15_loc, i16 %data_imag_14_loc, i16 %data_imag_13_loc, i16 %data_imag_12_loc, i16 %data_imag_11_loc, i16 %data_imag_10_loc, i16 %data_imag_9_loc, i16 %data_imag_8_loc, i16 %data_imag_7_loc, i16 %data_imag_6_loc, i16 %data_imag_5_loc, i16 %data_imag_4_loc, i16 %data_imag_3_loc, i16 %data_imag_2_loc, i16 %data_imag_1_loc, i16 %data_imag_loc, i16 %data_real_31_loc, i16 %data_real_30_loc, i16 %data_real_29_loc, i16 %data_real_28_loc, i16 %data_real_27_loc, i16 %data_real_26_loc, i16 %data_real_25_loc, i16 %data_real_24_loc, i16 %data_real_23_loc, i16 %data_real_22_loc, i16 %data_real_21_loc, i16 %data_real_20_loc, i16 %data_real_19_loc, i16 %data_real_18_loc, i16 %data_real_17_loc, i16 %data_real_16_loc, i16 %data_real_15_loc, i16 %data_real_14_loc, i16 %data_real_13_loc, i16 %data_real_12_loc, i16 %data_real_11_loc, i16 %data_real_10_loc, i16 %data_real_9_loc, i16 %data_real_8_loc, i16 %data_real_7_loc, i16 %data_real_6_loc, i16 %data_real_5_loc, i16 %data_real_4_loc, i16 %data_real_3_loc, i16 %data_real_2_loc, i16 %data_real_1_loc, i16 %data_real_loc"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 94 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_2, i16 %stage2_real, i16 %stage2_real_1, i16 %stage2_imag, i16 %stage2_imag_1"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [2/2] (1.81ns)   --->   "%call_ret_i = call i28 @generic_sincos<16, 4>, i14 0, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 96 'call' 'call_ret_i' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 97 [2/2] (1.81ns)   --->   "%call_ret_i1 = call i28 @generic_sincos<16, 4>, i14 15579, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 97 'call' 'call_ret_i1' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [2/2] (1.81ns)   --->   "%call_ret_i2 = call i28 @generic_sincos<16, 4>, i14 14775, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 98 'call' 'call_ret_i2' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 99 [2/2] (1.81ns)   --->   "%call_ret_i3 = call i28 @generic_sincos<16, 4>, i14 13971, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 99 'call' 'call_ret_i3' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [2/2] (1.81ns)   --->   "%call_ret_i4 = call i28 @generic_sincos<16, 4>, i14 13167, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 100 'call' 'call_ret_i4' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [2/2] (1.81ns)   --->   "%call_ret_i5 = call i28 @generic_sincos<16, 4>, i14 11558, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 101 'call' 'call_ret_i5' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [2/2] (1.81ns)   --->   "%call_ret_i6 = call i28 @generic_sincos<16, 4>, i14 9145, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 102 'call' 'call_ret_i6' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [2/2] (1.81ns)   --->   "%call_ret_i7 = call i28 @generic_sincos<16, 4>, i14 12362, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 103 'call' 'call_ret_i7' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [2/2] (1.81ns)   --->   "%call_ret_i8 = call i28 @generic_sincos<16, 4>, i14 10754, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 104 'call' 'call_ret_i8' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [2/2] (1.81ns)   --->   "%call_ret_i9 = call i28 @generic_sincos<16, 4>, i14 9950, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 105 'call' 'call_ret_i9' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [2/2] (1.81ns)   --->   "%call_ret_i10 = call i28 @generic_sincos<16, 4>, i14 8341, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 106 'call' 'call_ret_i10' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [2/2] (1.81ns)   --->   "%call_ret_i11 = call i28 @generic_sincos<16, 4>, i14 7537, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 107 'call' 'call_ret_i11' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [2/2] (1.81ns)   --->   "%call_ret_i12 = call i28 @generic_sincos<16, 4>, i14 6733, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 108 'call' 'call_ret_i12' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [2/2] (1.81ns)   --->   "%call_ret_i13 = call i28 @generic_sincos<16, 4>, i14 5928, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 109 'call' 'call_ret_i13' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [2/2] (1.81ns)   --->   "%call_ret_i14 = call i28 @generic_sincos<16, 4>, i14 5124, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 110 'call' 'call_ret_i14' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [2/2] (1.81ns)   --->   "%call_ret_i15 = call i28 @generic_sincos<16, 4>, i14 4320, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 111 'call' 'call_ret_i15' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.20>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%data_imag_29_loc_load = load i16 %data_imag_29_loc"   --->   Operation 112 'load' 'data_imag_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%data_imag_25_loc_load = load i16 %data_imag_25_loc"   --->   Operation 113 'load' 'data_imag_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%data_imag_21_loc_load = load i16 %data_imag_21_loc"   --->   Operation 114 'load' 'data_imag_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%data_imag_17_loc_load = load i16 %data_imag_17_loc"   --->   Operation 115 'load' 'data_imag_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%data_imag_13_loc_load = load i16 %data_imag_13_loc"   --->   Operation 116 'load' 'data_imag_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%data_imag_9_loc_load = load i16 %data_imag_9_loc"   --->   Operation 117 'load' 'data_imag_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%data_imag_5_loc_load = load i16 %data_imag_5_loc"   --->   Operation 118 'load' 'data_imag_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%data_imag_1_loc_load = load i16 %data_imag_1_loc"   --->   Operation 119 'load' 'data_imag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%data_real_29_loc_load = load i16 %data_real_29_loc"   --->   Operation 120 'load' 'data_real_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%data_real_25_loc_load = load i16 %data_real_25_loc"   --->   Operation 121 'load' 'data_real_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%data_real_21_loc_load = load i16 %data_real_21_loc"   --->   Operation 122 'load' 'data_real_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%data_real_17_loc_load = load i16 %data_real_17_loc"   --->   Operation 123 'load' 'data_real_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%data_real_13_loc_load = load i16 %data_real_13_loc"   --->   Operation 124 'load' 'data_real_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%data_real_9_loc_load = load i16 %data_real_9_loc"   --->   Operation 125 'load' 'data_real_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%data_real_5_loc_load = load i16 %data_real_5_loc"   --->   Operation 126 'load' 'data_real_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%data_real_1_loc_load = load i16 %data_real_1_loc"   --->   Operation 127 'load' 'data_real_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.07ns)   --->   "%ar0_4 = add i16 %data_real_17_loc_load, i16 %data_real_1_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 128 'add' 'ar0_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (2.07ns)   --->   "%ci1_4 = sub i16 %data_imag_9_loc_load, i16 %data_imag_25_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 129 'sub' 'ci1_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (2.07ns)   --->   "%ar0_5 = add i16 %data_real_21_loc_load, i16 %data_real_5_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 130 'add' 'ar0_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.07ns)   --->   "%ci1_5 = sub i16 %data_imag_13_loc_load, i16 %data_imag_29_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 131 'sub' 'ci1_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_2, i16 %stage2_real, i16 %stage2_real_1, i16 %stage2_imag, i16 %stage2_imag_1"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [1/1] (2.07ns)   --->   "%ar1_20 = sub i16 %data_real_1_loc_load, i16 %data_real_17_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 133 'sub' 'ar1_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (2.07ns)   --->   "%ci0_20 = add i16 %data_imag_25_loc_load, i16 %data_imag_9_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 134 'add' 'ci0_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.07ns)   --->   "%cr1_20 = sub i16 %data_real_9_loc_load, i16 %data_real_25_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 135 'sub' 'cr1_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (2.07ns)   --->   "%ar1_21 = sub i16 %data_real_5_loc_load, i16 %data_real_21_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 136 'sub' 'ar1_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.07ns)   --->   "%ci0_21 = add i16 %data_imag_29_loc_load, i16 %data_imag_13_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 137 'add' 'ci0_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.07ns)   --->   "%cr1_21 = sub i16 %data_real_13_loc_load, i16 %data_real_29_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 138 'sub' 'cr1_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.07ns)   --->   "%cr0_20 = add i16 %data_real_25_loc_load, i16 %data_real_9_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 139 'add' 'cr0_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (2.07ns)   --->   "%cr0_21 = add i16 %data_real_29_loc_load, i16 %data_real_13_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 140 'add' 'cr0_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.07ns)   --->   "%ai0_20 = add i16 %data_imag_17_loc_load, i16 %data_imag_1_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 141 'add' 'ai0_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.07ns)   --->   "%ai1_20 = sub i16 %data_imag_1_loc_load, i16 %data_imag_17_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 142 'sub' 'ai1_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (2.07ns)   --->   "%ai0_21 = add i16 %data_imag_21_loc_load, i16 %data_imag_5_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 143 'add' 'ai0_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (2.07ns)   --->   "%ai1_21 = sub i16 %data_imag_5_loc_load, i16 %data_imag_21_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 144 'sub' 'ai1_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (2.07ns)   --->   "%a_real_22 = add i16 %cr0_20, i16 %ar0_4" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 145 'add' 'a_real_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (2.07ns)   --->   "%a_imag_22 = add i16 %ci0_20, i16 %ai0_20" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 146 'add' 'a_imag_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (2.07ns)   --->   "%add_ln35_4 = add i16 %ci1_4, i16 %ar1_20" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 147 'add' 'add_ln35_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (2.07ns)   --->   "%sub_ln35_4 = sub i16 %ai1_20, i16 %cr1_20" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 148 'sub' 'sub_ln35_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (2.07ns)   --->   "%sub_ln36_8 = sub i16 %ar0_4, i16 %cr0_20" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 149 'sub' 'sub_ln36_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (2.07ns)   --->   "%sub_ln36_9 = sub i16 %ai0_20, i16 %ci0_20" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 150 'sub' 'sub_ln36_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (2.07ns)   --->   "%sub_ln37_4 = sub i16 %ar1_20, i16 %ci1_4" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 151 'sub' 'sub_ln37_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (2.07ns)   --->   "%add_ln37_4 = add i16 %ai1_20, i16 %cr1_20" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 152 'add' 'add_ln37_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (2.07ns)   --->   "%a_real_23 = add i16 %cr0_21, i16 %ar0_5" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 153 'add' 'a_real_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (2.07ns)   --->   "%a_imag_23 = add i16 %ci0_21, i16 %ai0_21" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 154 'add' 'a_imag_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (2.07ns)   --->   "%add_ln35_5 = add i16 %ci1_5, i16 %ar1_21" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 155 'add' 'add_ln35_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (2.07ns)   --->   "%sub_ln35_5 = sub i16 %ai1_21, i16 %cr1_21" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 156 'sub' 'sub_ln35_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (2.07ns)   --->   "%sub_ln36_10 = sub i16 %ar0_5, i16 %cr0_21" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 157 'sub' 'sub_ln36_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (2.07ns)   --->   "%sub_ln36_11 = sub i16 %ai0_21, i16 %ci0_21" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 158 'sub' 'sub_ln36_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (2.07ns)   --->   "%sub_ln37_5 = sub i16 %ar1_21, i16 %ci1_5" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 159 'sub' 'sub_ln37_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (2.07ns)   --->   "%add_ln37_5 = add i16 %ai1_21, i16 %cr1_21" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 160 'add' 'add_ln37_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/2] (3.69ns)   --->   "%call_ret_i = call i28 @generic_sincos<16, 4>, i14 0, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 161 'call' 'call_ret_i' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%agg_result_i = extractvalue i28 %call_ret_i" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 162 'extractvalue' 'agg_result_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%agg_result_i1 = extractvalue i28 %call_ret_i" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 163 'extractvalue' 'agg_result_i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (3.69ns)   --->   "%call_ret_i1 = call i28 @generic_sincos<16, 4>, i14 15579, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 164 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%agg_result_i2 = extractvalue i28 %call_ret_i1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 165 'extractvalue' 'agg_result_i2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%agg_result_i3 = extractvalue i28 %call_ret_i1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 166 'extractvalue' 'agg_result_i3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/2] (3.69ns)   --->   "%call_ret_i2 = call i28 @generic_sincos<16, 4>, i14 14775, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 167 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%agg_result_i4 = extractvalue i28 %call_ret_i2" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 168 'extractvalue' 'agg_result_i4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%agg_result_i5 = extractvalue i28 %call_ret_i2" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 169 'extractvalue' 'agg_result_i5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/2] (3.69ns)   --->   "%call_ret_i3 = call i28 @generic_sincos<16, 4>, i14 13971, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 170 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%agg_result_i6 = extractvalue i28 %call_ret_i3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 171 'extractvalue' 'agg_result_i6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%agg_result_i7 = extractvalue i28 %call_ret_i3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 172 'extractvalue' 'agg_result_i7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln10_19 = sext i14 %agg_result_i4" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 173 'sext' 'sext_ln10_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln10_21 = sext i14 %agg_result_i5" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 174 'sext' 'sext_ln10_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/2] (3.69ns)   --->   "%call_ret_i4 = call i28 @generic_sincos<16, 4>, i14 13167, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 175 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%agg_result_i8 = extractvalue i28 %call_ret_i4" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 176 'extractvalue' 'agg_result_i8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%agg_result_i9 = extractvalue i28 %call_ret_i4" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 177 'extractvalue' 'agg_result_i9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/2] (3.69ns)   --->   "%call_ret_i5 = call i28 @generic_sincos<16, 4>, i14 11558, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 178 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%agg_result_i10 = extractvalue i28 %call_ret_i5" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 179 'extractvalue' 'agg_result_i10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%agg_result_i11 = extractvalue i28 %call_ret_i5" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 180 'extractvalue' 'agg_result_i11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln10_33 = sext i16 %sub_ln35_4" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 181 'sext' 'sext_ln10_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_12)   --->   "%mul_ln10_25 = mul i28 %sext_ln10_33, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 182 'mul' 'mul_ln10_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_12)   --->   "%mul_ln11_25 = mul i28 %sext_ln10_33, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 183 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln10_35 = sext i14 %agg_result_i8" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 184 'sext' 'sext_ln10_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln10_36 = sext i16 %sub_ln36_9" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 185 'sext' 'sext_ln10_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln10_37 = sext i14 %agg_result_i9" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 186 'sext' 'sext_ln10_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_13)   --->   "%mul_ln10_27 = mul i28 %sext_ln10_36, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 187 'mul' 'mul_ln10_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_13)   --->   "%mul_ln11_27 = mul i28 %sext_ln10_36, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 188 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln10_39 = sext i14 %agg_result_i10" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 189 'sext' 'sext_ln10_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln10_40 = sext i16 %add_ln37_4" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 190 'sext' 'sext_ln10_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln10_41 = sext i14 %agg_result_i11" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 191 'sext' 'sext_ln10_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_14)   --->   "%mul_ln10_29 = mul i28 %sext_ln10_40, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 192 'mul' 'mul_ln10_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_14)   --->   "%mul_ln11_29 = mul i28 %sext_ln10_40, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 193 'mul' 'mul_ln11_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln10_43 = sext i16 %sub_ln35_5" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 194 'sext' 'sext_ln10_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_15)   --->   "%mul_ln10_31 = mul i28 %sext_ln10_43, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 195 'mul' 'mul_ln10_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_15)   --->   "%mul_ln11_31 = mul i28 %sext_ln10_43, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 196 'mul' 'mul_ln11_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln10_45 = sext i16 %sub_ln36_11" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 197 'sext' 'sext_ln10_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_16)   --->   "%mul_ln10_33 = mul i28 %sext_ln10_45, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 198 'mul' 'mul_ln10_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_16)   --->   "%mul_ln11_33 = mul i28 %sext_ln10_45, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 199 'mul' 'mul_ln11_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln10_47 = sext i16 %add_ln37_5" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 200 'sext' 'sext_ln10_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_17)   --->   "%mul_ln10_35 = mul i28 %sext_ln10_47, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 201 'mul' 'mul_ln10_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_17)   --->   "%mul_ln11_35 = mul i28 %sext_ln10_47, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 202 'mul' 'mul_ln11_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/2] (3.69ns)   --->   "%call_ret_i6 = call i28 @generic_sincos<16, 4>, i14 9145, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 203 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%agg_result_i12 = extractvalue i28 %call_ret_i6" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124]   --->   Operation 204 'extractvalue' 'agg_result_i12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%agg_result_i13 = extractvalue i28 %call_ret_i6" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:125]   --->   Operation 205 'extractvalue' 'agg_result_i13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/2] (3.69ns)   --->   "%call_ret_i7 = call i28 @generic_sincos<16, 4>, i14 12362, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 206 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%agg_result_i14 = extractvalue i28 %call_ret_i7" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 207 'extractvalue' 'agg_result_i14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%agg_result_i15 = extractvalue i28 %call_ret_i7" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 208 'extractvalue' 'agg_result_i15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/2] (3.69ns)   --->   "%call_ret_i8 = call i28 @generic_sincos<16, 4>, i14 10754, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 209 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%agg_result_i16 = extractvalue i28 %call_ret_i8" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 210 'extractvalue' 'agg_result_i16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%agg_result_i17 = extractvalue i28 %call_ret_i8" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 211 'extractvalue' 'agg_result_i17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/2] (3.69ns)   --->   "%call_ret_i9 = call i28 @generic_sincos<16, 4>, i14 9950, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 212 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%agg_result_i18 = extractvalue i28 %call_ret_i9" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 213 'extractvalue' 'agg_result_i18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%agg_result_i19 = extractvalue i28 %call_ret_i9" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 214 'extractvalue' 'agg_result_i19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/2] (3.69ns)   --->   "%call_ret_i10 = call i28 @generic_sincos<16, 4>, i14 8341, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 215 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%agg_result_i20 = extractvalue i28 %call_ret_i10" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 216 'extractvalue' 'agg_result_i20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%agg_result_i21 = extractvalue i28 %call_ret_i10" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 217 'extractvalue' 'agg_result_i21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/2] (3.69ns)   --->   "%call_ret_i11 = call i28 @generic_sincos<16, 4>, i14 7537, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 218 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%agg_result_i22 = extractvalue i28 %call_ret_i11" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 219 'extractvalue' 'agg_result_i22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%agg_result_i23 = extractvalue i28 %call_ret_i11" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 220 'extractvalue' 'agg_result_i23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/2] (3.69ns)   --->   "%call_ret_i12 = call i28 @generic_sincos<16, 4>, i14 6733, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 221 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%agg_result_i24 = extractvalue i28 %call_ret_i12" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 222 'extractvalue' 'agg_result_i24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%agg_result_i25 = extractvalue i28 %call_ret_i12" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 223 'extractvalue' 'agg_result_i25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/2] (3.69ns)   --->   "%call_ret_i13 = call i28 @generic_sincos<16, 4>, i14 5928, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 224 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%agg_result_i26 = extractvalue i28 %call_ret_i13" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 225 'extractvalue' 'agg_result_i26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%agg_result_i27 = extractvalue i28 %call_ret_i13" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 226 'extractvalue' 'agg_result_i27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/2] (3.69ns)   --->   "%call_ret_i14 = call i28 @generic_sincos<16, 4>, i14 5124, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 227 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%agg_result_i28 = extractvalue i28 %call_ret_i14" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 228 'extractvalue' 'agg_result_i28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%agg_result_i29 = extractvalue i28 %call_ret_i14" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 229 'extractvalue' 'agg_result_i29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/2] (3.69ns)   --->   "%call_ret_i15 = call i28 @generic_sincos<16, 4>, i14 4320, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 230 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%agg_result_i30 = extractvalue i28 %call_ret_i15" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:149]   --->   Operation 231 'extractvalue' 'agg_result_i30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%agg_result_i31 = extractvalue i28 %call_ret_i15" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_check.cpp:150]   --->   Operation 232 'extractvalue' 'agg_result_i31' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.58>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln10_32 = sext i16 %add_ln35_4" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 233 'sext' 'sext_ln10_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (5.58ns)   --->   "%mul_ln10_24 = mul i28 %sext_ln10_32, i28 %sext_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 234 'mul' 'mul_ln10_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_12)   --->   "%mul_ln10_25 = mul i28 %sext_ln10_33, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 235 'mul' 'mul_ln10_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/1] (5.58ns)   --->   "%mul_ln11_24 = mul i28 %sext_ln10_32, i28 %sext_ln10_21" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 236 'mul' 'mul_ln11_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_12)   --->   "%mul_ln11_25 = mul i28 %sext_ln10_33, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 237 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln10_34 = sext i16 %sub_ln36_8" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 238 'sext' 'sext_ln10_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (5.58ns)   --->   "%mul_ln10_26 = mul i28 %sext_ln10_34, i28 %sext_ln10_35" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 239 'mul' 'mul_ln10_26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_13)   --->   "%mul_ln10_27 = mul i28 %sext_ln10_36, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 240 'mul' 'mul_ln10_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/1] (5.58ns)   --->   "%mul_ln11_26 = mul i28 %sext_ln10_34, i28 %sext_ln10_37" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 241 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_13)   --->   "%mul_ln11_27 = mul i28 %sext_ln10_36, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 242 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln10_38 = sext i16 %sub_ln37_4" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 243 'sext' 'sext_ln10_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (5.58ns)   --->   "%mul_ln10_28 = mul i28 %sext_ln10_38, i28 %sext_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 244 'mul' 'mul_ln10_28' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_14)   --->   "%mul_ln10_29 = mul i28 %sext_ln10_40, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 245 'mul' 'mul_ln10_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/1] (5.58ns)   --->   "%mul_ln11_28 = mul i28 %sext_ln10_38, i28 %sext_ln10_41" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 246 'mul' 'mul_ln11_28' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_14)   --->   "%mul_ln11_29 = mul i28 %sext_ln10_40, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 247 'mul' 'mul_ln11_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln10_42 = sext i16 %add_ln35_5" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 248 'sext' 'sext_ln10_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (5.58ns)   --->   "%mul_ln10_30 = mul i28 %sext_ln10_42, i28 %sext_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 249 'mul' 'mul_ln10_30' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_15)   --->   "%mul_ln10_31 = mul i28 %sext_ln10_43, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 250 'mul' 'mul_ln10_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/1] (5.58ns)   --->   "%mul_ln11_30 = mul i28 %sext_ln10_42, i28 %sext_ln10_21" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 251 'mul' 'mul_ln11_30' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_15)   --->   "%mul_ln11_31 = mul i28 %sext_ln10_43, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 252 'mul' 'mul_ln11_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln10_44 = sext i16 %sub_ln36_10" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 253 'sext' 'sext_ln10_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (5.58ns)   --->   "%mul_ln10_32 = mul i28 %sext_ln10_44, i28 %sext_ln10_35" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 254 'mul' 'mul_ln10_32' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_16)   --->   "%mul_ln10_33 = mul i28 %sext_ln10_45, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 255 'mul' 'mul_ln10_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (5.58ns)   --->   "%mul_ln11_32 = mul i28 %sext_ln10_44, i28 %sext_ln10_37" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 256 'mul' 'mul_ln11_32' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_16)   --->   "%mul_ln11_33 = mul i28 %sext_ln10_45, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 257 'mul' 'mul_ln11_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln10_46 = sext i16 %sub_ln37_5" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 258 'sext' 'sext_ln10_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (5.58ns)   --->   "%mul_ln10_34 = mul i28 %sext_ln10_46, i28 %sext_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 259 'mul' 'mul_ln10_34' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_17)   --->   "%mul_ln10_35 = mul i28 %sext_ln10_47, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 260 'mul' 'mul_ln10_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/1] (5.58ns)   --->   "%mul_ln11_34 = mul i28 %sext_ln10_46, i28 %sext_ln10_41" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 261 'mul' 'mul_ln11_34' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_17)   --->   "%mul_ln11_35 = mul i28 %sext_ln10_47, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 262 'mul' 'mul_ln11_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_12)   --->   "%mul_ln10_25 = mul i28 %sext_ln10_33, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 263 'mul' 'mul_ln10_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_12 = sub i28 %mul_ln10_24, i28 %mul_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 264 'sub' 'sub_ln10_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_12)   --->   "%mul_ln11_25 = mul i28 %sext_ln10_33, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 265 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_12 = add i28 %mul_ln11_24, i28 %mul_ln11_25" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 266 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_13)   --->   "%mul_ln10_27 = mul i28 %sext_ln10_36, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 267 'mul' 'mul_ln10_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 268 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_13 = sub i28 %mul_ln10_26, i28 %mul_ln10_27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 268 'sub' 'sub_ln10_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_13)   --->   "%mul_ln11_27 = mul i28 %sext_ln10_36, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 269 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 270 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_13 = add i28 %mul_ln11_26, i28 %mul_ln11_27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 270 'add' 'add_ln11_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_14)   --->   "%mul_ln10_29 = mul i28 %sext_ln10_40, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 271 'mul' 'mul_ln10_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 272 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_14 = sub i28 %mul_ln10_28, i28 %mul_ln10_29" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 272 'sub' 'sub_ln10_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_14)   --->   "%mul_ln11_29 = mul i28 %sext_ln10_40, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 273 'mul' 'mul_ln11_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 274 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_14 = add i28 %mul_ln11_28, i28 %mul_ln11_29" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 274 'add' 'add_ln11_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_15)   --->   "%mul_ln10_31 = mul i28 %sext_ln10_43, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 275 'mul' 'mul_ln10_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_15 = sub i28 %mul_ln10_30, i28 %mul_ln10_31" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 276 'sub' 'sub_ln10_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_15)   --->   "%mul_ln11_31 = mul i28 %sext_ln10_43, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 277 'mul' 'mul_ln11_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_15 = add i28 %mul_ln11_30, i28 %mul_ln11_31" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 278 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_16)   --->   "%mul_ln10_33 = mul i28 %sext_ln10_45, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 279 'mul' 'mul_ln10_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_16 = sub i28 %mul_ln10_32, i28 %mul_ln10_33" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 280 'sub' 'sub_ln10_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_16)   --->   "%mul_ln11_33 = mul i28 %sext_ln10_45, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 281 'mul' 'mul_ln11_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 282 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_16 = add i28 %mul_ln11_32, i28 %mul_ln11_33" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 282 'add' 'add_ln11_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_17)   --->   "%mul_ln10_35 = mul i28 %sext_ln10_47, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 283 'mul' 'mul_ln10_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_17 = sub i28 %mul_ln10_34, i28 %mul_ln10_35" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 284 'sub' 'sub_ln10_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_17)   --->   "%mul_ln11_35 = mul i28 %sext_ln10_47, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 285 'mul' 'mul_ln11_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 286 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_17 = add i28 %mul_ln11_34, i28 %mul_ln11_35" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 286 'add' 'add_ln11_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.25>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%data_imag_24_loc_load = load i16 %data_imag_24_loc"   --->   Operation 287 'load' 'data_imag_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%data_imag_16_loc_load = load i16 %data_imag_16_loc"   --->   Operation 288 'load' 'data_imag_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%data_imag_8_loc_load = load i16 %data_imag_8_loc"   --->   Operation 289 'load' 'data_imag_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%data_imag_loc_load = load i16 %data_imag_loc"   --->   Operation 290 'load' 'data_imag_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%data_real_24_loc_load = load i16 %data_real_24_loc"   --->   Operation 291 'load' 'data_real_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%data_real_16_loc_load = load i16 %data_real_16_loc"   --->   Operation 292 'load' 'data_real_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%data_real_8_loc_load = load i16 %data_real_8_loc"   --->   Operation 293 'load' 'data_real_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%data_real_loc_load = load i16 %data_real_loc"   --->   Operation 294 'load' 'data_real_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (2.07ns)   --->   "%ar0 = add i16 %data_real_16_loc_load, i16 %data_real_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 295 'add' 'ar0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (2.07ns)   --->   "%ci1 = sub i16 %data_imag_8_loc_load, i16 %data_imag_24_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 296 'sub' 'ci1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (2.07ns)   --->   "%ar1_16 = sub i16 %data_real_loc_load, i16 %data_real_16_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 297 'sub' 'ar1_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (2.07ns)   --->   "%ci0_16 = add i16 %data_imag_24_loc_load, i16 %data_imag_8_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 298 'add' 'ci0_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (2.07ns)   --->   "%cr1_16 = sub i16 %data_real_8_loc_load, i16 %data_real_24_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 299 'sub' 'cr1_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (2.07ns)   --->   "%cr0_16 = add i16 %data_real_24_loc_load, i16 %data_real_8_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 300 'add' 'cr0_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (2.07ns)   --->   "%ai0_16 = add i16 %data_imag_16_loc_load, i16 %data_imag_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 301 'add' 'ai0_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (2.07ns)   --->   "%ai1_16 = sub i16 %data_imag_loc_load, i16 %data_imag_16_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 302 'sub' 'ai1_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (2.07ns)   --->   "%a_real = add i16 %cr0_16, i16 %ar0" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 303 'add' 'a_real' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (2.07ns)   --->   "%a_imag = add i16 %ci0_16, i16 %ai0_16" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 304 'add' 'a_imag' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (2.07ns)   --->   "%add_ln35 = add i16 %ci1, i16 %ar1_16" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 305 'add' 'add_ln35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (2.07ns)   --->   "%sub_ln35 = sub i16 %ai1_16, i16 %cr1_16" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 306 'sub' 'sub_ln35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (2.07ns)   --->   "%sub_ln36 = sub i16 %ar0, i16 %cr0_16" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 307 'sub' 'sub_ln36' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (2.07ns)   --->   "%sub_ln36_1 = sub i16 %ai0_16, i16 %ci0_16" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 308 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (2.07ns)   --->   "%sub_ln37 = sub i16 %ar1_16, i16 %ci1" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 309 'sub' 'sub_ln37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [1/1] (2.07ns)   --->   "%add_ln37 = add i16 %ai1_16, i16 %cr1_16" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 310 'add' 'add_ln37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i14 %agg_result_i" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 311 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i16 %sub_ln35" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 312 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln10_3 = sext i14 %agg_result_i1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 313 'sext' 'sext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 314 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 314 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 315 [3/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 315 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln10_5 = sext i16 %sub_ln36_1" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 316 'sext' 'sext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_5, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 317 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_5, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 318 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln10_7 = sext i16 %add_ln37" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 319 'sext' 'sext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_7, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 320 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 321 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_7, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 321 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 322 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_12 = sub i28 %mul_ln10_24, i28 %mul_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 322 'sub' 'sub_ln10_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%br_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_12, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 323 'partselect' 'br_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_12 = add i28 %mul_ln11_24, i28 %mul_ln11_25" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 324 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%bi_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_12, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 325 'partselect' 'bi_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 326 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_13 = sub i28 %mul_ln10_26, i28 %mul_ln10_27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 326 'sub' 'sub_ln10_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%cr_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_13, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 327 'partselect' 'cr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_13 = add i28 %mul_ln11_26, i28 %mul_ln11_27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 328 'add' 'add_ln11_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%ci_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_13, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 329 'partselect' 'ci_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_14 = sub i28 %mul_ln10_28, i28 %mul_ln10_29" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 330 'sub' 'sub_ln10_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%dr_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_14, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 331 'partselect' 'dr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_14 = add i28 %mul_ln11_28, i28 %mul_ln11_29" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 332 'add' 'add_ln11_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%di_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_14, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 333 'partselect' 'di_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_15 = sub i28 %mul_ln10_30, i28 %mul_ln10_31" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 334 'sub' 'sub_ln10_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%br_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_15, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 335 'partselect' 'br_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 336 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_15 = add i28 %mul_ln11_30, i28 %mul_ln11_31" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 336 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%bi_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_15, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 337 'partselect' 'bi_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_16 = sub i28 %mul_ln10_32, i28 %mul_ln10_33" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 338 'sub' 'sub_ln10_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%cr_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_16, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 339 'partselect' 'cr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_16 = add i28 %mul_ln11_32, i28 %mul_ln11_33" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 340 'add' 'add_ln11_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%ci_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_16, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 341 'partselect' 'ci_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 342 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_17 = sub i28 %mul_ln10_34, i28 %mul_ln10_35" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 342 'sub' 'sub_ln10_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%dr_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_17, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 343 'partselect' 'dr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_17 = add i28 %mul_ln11_34, i28 %mul_ln11_35" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 344 'add' 'add_ln11_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%di_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_17, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 345 'partselect' 'di_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (2.07ns)   --->   "%ar0_13 = add i16 %br_5, i16 %a_real_23" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 346 'add' 'ar0_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [1/1] (2.07ns)   --->   "%ar1_13 = sub i16 %a_real_23, i16 %br_5" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 347 'sub' 'ar1_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 348 [1/1] (2.07ns)   --->   "%cr0_13 = add i16 %dr_5, i16 %cr_5" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 348 'add' 'cr0_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [1/1] (2.07ns)   --->   "%ci0_13 = add i16 %di_5, i16 %ci_5" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 349 'add' 'ci0_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 350 [1/1] (2.07ns)   --->   "%cr1_13 = sub i16 %cr_5, i16 %dr_5" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 350 'sub' 'cr1_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [1/1] (2.07ns)   --->   "%ci1_13 = sub i16 %ci_5, i16 %di_5" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 351 'sub' 'ci1_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [1/1] (2.07ns)   --->   "%a_real_10 = add i16 %cr0_13, i16 %ar0_13" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 352 'add' 'a_real_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [1/1] (2.07ns)   --->   "%add_ln35_13 = add i16 %ci1_13, i16 %ar1_13" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 353 'add' 'add_ln35_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/1] (2.07ns)   --->   "%sub_ln36_26 = sub i16 %ar0_13, i16 %cr0_13" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 354 'sub' 'sub_ln36_26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/1] (2.07ns)   --->   "%sub_ln37_13 = sub i16 %ar1_13, i16 %ci1_13" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 355 'sub' 'sub_ln37_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.58>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%data_imag_31_loc_load = load i16 %data_imag_31_loc"   --->   Operation 356 'load' 'data_imag_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%data_imag_27_loc_load = load i16 %data_imag_27_loc"   --->   Operation 357 'load' 'data_imag_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%data_imag_23_loc_load = load i16 %data_imag_23_loc"   --->   Operation 358 'load' 'data_imag_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%data_imag_19_loc_load = load i16 %data_imag_19_loc"   --->   Operation 359 'load' 'data_imag_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%data_imag_15_loc_load = load i16 %data_imag_15_loc"   --->   Operation 360 'load' 'data_imag_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%data_imag_11_loc_load = load i16 %data_imag_11_loc"   --->   Operation 361 'load' 'data_imag_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%data_imag_7_loc_load = load i16 %data_imag_7_loc"   --->   Operation 362 'load' 'data_imag_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%data_imag_3_loc_load = load i16 %data_imag_3_loc"   --->   Operation 363 'load' 'data_imag_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%data_real_31_loc_load = load i16 %data_real_31_loc"   --->   Operation 364 'load' 'data_real_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%data_real_27_loc_load = load i16 %data_real_27_loc"   --->   Operation 365 'load' 'data_real_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%data_real_23_loc_load = load i16 %data_real_23_loc"   --->   Operation 366 'load' 'data_real_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%data_real_19_loc_load = load i16 %data_real_19_loc"   --->   Operation 367 'load' 'data_real_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%data_real_15_loc_load = load i16 %data_real_15_loc"   --->   Operation 368 'load' 'data_real_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%data_real_11_loc_load = load i16 %data_real_11_loc"   --->   Operation 369 'load' 'data_real_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%data_real_7_loc_load = load i16 %data_real_7_loc"   --->   Operation 370 'load' 'data_real_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%data_real_3_loc_load = load i16 %data_real_3_loc"   --->   Operation 371 'load' 'data_real_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (2.07ns)   --->   "%ar0_6 = add i16 %data_real_19_loc_load, i16 %data_real_3_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 372 'add' 'ar0_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (2.07ns)   --->   "%ci1_6 = sub i16 %data_imag_11_loc_load, i16 %data_imag_27_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 373 'sub' 'ci1_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 374 [1/1] (2.07ns)   --->   "%ar0_7 = add i16 %data_real_23_loc_load, i16 %data_real_7_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 374 'add' 'ar0_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 375 [1/1] (2.07ns)   --->   "%ci1_7 = sub i16 %data_imag_15_loc_load, i16 %data_imag_31_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 375 'sub' 'ci1_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (2.07ns)   --->   "%ar1_22 = sub i16 %data_real_3_loc_load, i16 %data_real_19_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 376 'sub' 'ar1_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (2.07ns)   --->   "%ci0_22 = add i16 %data_imag_27_loc_load, i16 %data_imag_11_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 377 'add' 'ci0_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 378 [1/1] (2.07ns)   --->   "%cr1_22 = sub i16 %data_real_11_loc_load, i16 %data_real_27_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 378 'sub' 'cr1_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (2.07ns)   --->   "%ar1_23 = sub i16 %data_real_7_loc_load, i16 %data_real_23_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 379 'sub' 'ar1_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [1/1] (2.07ns)   --->   "%ci0_23 = add i16 %data_imag_31_loc_load, i16 %data_imag_15_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 380 'add' 'ci0_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (2.07ns)   --->   "%cr1_23 = sub i16 %data_real_15_loc_load, i16 %data_real_31_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 381 'sub' 'cr1_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [1/1] (2.07ns)   --->   "%cr0_22 = add i16 %data_real_27_loc_load, i16 %data_real_11_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 382 'add' 'cr0_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [1/1] (2.07ns)   --->   "%cr0_23 = add i16 %data_real_31_loc_load, i16 %data_real_15_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 383 'add' 'cr0_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/1] (2.07ns)   --->   "%ai0_22 = add i16 %data_imag_19_loc_load, i16 %data_imag_3_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 384 'add' 'ai0_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [1/1] (2.07ns)   --->   "%ai1_22 = sub i16 %data_imag_3_loc_load, i16 %data_imag_19_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 385 'sub' 'ai1_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/1] (2.07ns)   --->   "%ai0_23 = add i16 %data_imag_23_loc_load, i16 %data_imag_7_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 386 'add' 'ai0_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [1/1] (2.07ns)   --->   "%ai1_23 = sub i16 %data_imag_7_loc_load, i16 %data_imag_23_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 387 'sub' 'ai1_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (2.07ns)   --->   "%a_real_24 = add i16 %cr0_22, i16 %ar0_6" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 388 'add' 'a_real_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 389 [1/1] (2.07ns)   --->   "%a_imag_24 = add i16 %ci0_22, i16 %ai0_22" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 389 'add' 'a_imag_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/1] (2.07ns)   --->   "%add_ln35_6 = add i16 %ci1_6, i16 %ar1_22" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 390 'add' 'add_ln35_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (2.07ns)   --->   "%sub_ln35_6 = sub i16 %ai1_22, i16 %cr1_22" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 391 'sub' 'sub_ln35_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/1] (2.07ns)   --->   "%sub_ln36_12 = sub i16 %ar0_6, i16 %cr0_22" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 392 'sub' 'sub_ln36_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 393 [1/1] (2.07ns)   --->   "%sub_ln36_13 = sub i16 %ai0_22, i16 %ci0_22" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 393 'sub' 'sub_ln36_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 394 [1/1] (2.07ns)   --->   "%sub_ln37_6 = sub i16 %ar1_22, i16 %ci1_6" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 394 'sub' 'sub_ln37_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [1/1] (2.07ns)   --->   "%add_ln37_6 = add i16 %ai1_22, i16 %cr1_22" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 395 'add' 'add_ln37_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 396 [1/1] (2.07ns)   --->   "%a_real_25 = add i16 %cr0_23, i16 %ar0_7" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 396 'add' 'a_real_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 397 [1/1] (2.07ns)   --->   "%a_imag_25 = add i16 %ci0_23, i16 %ai0_23" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 397 'add' 'a_imag_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (2.07ns)   --->   "%add_ln35_7 = add i16 %ci1_7, i16 %ar1_23" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 398 'add' 'add_ln35_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (2.07ns)   --->   "%sub_ln35_7 = sub i16 %ai1_23, i16 %cr1_23" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 399 'sub' 'sub_ln35_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/1] (2.07ns)   --->   "%sub_ln36_14 = sub i16 %ar0_7, i16 %cr0_23" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 400 'sub' 'sub_ln36_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/1] (2.07ns)   --->   "%sub_ln36_15 = sub i16 %ai0_23, i16 %ci0_23" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 401 'sub' 'sub_ln36_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (2.07ns)   --->   "%sub_ln37_7 = sub i16 %ar1_23, i16 %ci1_7" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 402 'sub' 'sub_ln37_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/1] (2.07ns)   --->   "%add_ln37_7 = add i16 %ai1_23, i16 %cr1_23" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 403 'add' 'add_ln37_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %add_ln35" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 404 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (5.58ns)   --->   "%mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 405 'mul' 'mul_ln10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 406 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 407 [1/1] (5.58ns)   --->   "%mul_ln11 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 407 'mul' 'mul_ln11' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [2/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 408 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln10_4 = sext i16 %sub_ln36" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 409 'sext' 'sext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (5.58ns)   --->   "%mul_ln10_2 = mul i28 %sext_ln10_4, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 410 'mul' 'mul_ln10_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_5, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 411 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 412 [1/1] (5.58ns)   --->   "%mul_ln11_2 = mul i28 %sext_ln10_4, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 412 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_5, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 413 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln10_6 = sext i16 %sub_ln37" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 414 'sext' 'sext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (5.58ns)   --->   "%mul_ln10_4 = mul i28 %sext_ln10_6, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 415 'mul' 'mul_ln10_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_7, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 416 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 417 [1/1] (5.58ns)   --->   "%mul_ln11_4 = mul i28 %sext_ln10_6, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 417 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_7, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 418 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln10_15 = sext i14 %agg_result_i2" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 419 'sext' 'sext_ln10_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln10_17 = sext i14 %agg_result_i3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 420 'sext' 'sext_ln10_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln10_23 = sext i14 %agg_result_i6" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 421 'sext' 'sext_ln10_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln10_25 = sext i14 %agg_result_i7" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 422 'sext' 'sext_ln10_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (2.07ns)   --->   "%ar0_12 = add i16 %br_4, i16 %a_real_22" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 423 'add' 'ar0_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (2.07ns)   --->   "%ai0_12 = add i16 %bi_4, i16 %a_imag_22" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 424 'add' 'ai0_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/1] (2.07ns)   --->   "%ar1_12 = sub i16 %a_real_22, i16 %br_4" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 425 'sub' 'ar1_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [1/1] (2.07ns)   --->   "%ai1_12 = sub i16 %a_imag_22, i16 %bi_4" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 426 'sub' 'ai1_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/1] (2.07ns)   --->   "%cr0_12 = add i16 %dr_4, i16 %cr_4" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 427 'add' 'cr0_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/1] (2.07ns)   --->   "%ci0_12 = add i16 %di_4, i16 %ci_4" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 428 'add' 'ci0_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 429 [1/1] (2.07ns)   --->   "%cr1_12 = sub i16 %cr_4, i16 %dr_4" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 429 'sub' 'cr1_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (2.07ns)   --->   "%ci1_12 = sub i16 %ci_4, i16 %di_4" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 430 'sub' 'ci1_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (2.07ns)   --->   "%a_real_8 = add i16 %cr0_12, i16 %ar0_12" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 431 'add' 'a_real_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (2.07ns)   --->   "%a_imag_8 = add i16 %ci0_12, i16 %ai0_12" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 432 'add' 'a_imag_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 433 [1/1] (2.07ns)   --->   "%add_ln35_12 = add i16 %ci1_12, i16 %ar1_12" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 433 'add' 'add_ln35_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (2.07ns)   --->   "%sub_ln35_12 = sub i16 %ai1_12, i16 %cr1_12" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 434 'sub' 'sub_ln35_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [1/1] (2.07ns)   --->   "%sub_ln36_24 = sub i16 %ar0_12, i16 %cr0_12" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 435 'sub' 'sub_ln36_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (2.07ns)   --->   "%sub_ln36_25 = sub i16 %ai0_12, i16 %ci0_12" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 436 'sub' 'sub_ln36_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (2.07ns)   --->   "%sub_ln37_12 = sub i16 %ar1_12, i16 %ci1_12" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 437 'sub' 'sub_ln37_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (2.07ns)   --->   "%add_ln37_12 = add i16 %cr1_12, i16 %ai1_12" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 438 'add' 'add_ln37_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (2.07ns)   --->   "%ai0_13 = add i16 %bi_5, i16 %a_imag_23" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 439 'add' 'ai0_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (2.07ns)   --->   "%ai1_13 = sub i16 %a_imag_23, i16 %bi_5" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 440 'sub' 'ai1_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [1/1] (2.07ns)   --->   "%a_imag_10 = add i16 %ci0_13, i16 %ai0_13" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 441 'add' 'a_imag_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (2.07ns)   --->   "%sub_ln35_13 = sub i16 %ai1_13, i16 %cr1_13" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 442 'sub' 'sub_ln35_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [1/1] (2.07ns)   --->   "%sub_ln36_27 = sub i16 %ai0_13, i16 %ci0_13" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 443 'sub' 'sub_ln36_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (2.07ns)   --->   "%add_ln37_13 = add i16 %cr1_13, i16 %ai1_13" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 444 'add' 'add_ln37_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln10_49 = sext i16 %sub_ln35_6" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 445 'sext' 'sext_ln10_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 446 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_18)   --->   "%mul_ln10_37 = mul i28 %sext_ln10_49, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 446 'mul' 'mul_ln10_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 447 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_18)   --->   "%mul_ln11_37 = mul i28 %sext_ln10_49, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 447 'mul' 'mul_ln11_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln10_51 = sext i16 %sub_ln36_13" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 448 'sext' 'sext_ln10_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 449 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_19)   --->   "%mul_ln10_39 = mul i28 %sext_ln10_51, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 449 'mul' 'mul_ln10_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 450 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_19)   --->   "%mul_ln11_39 = mul i28 %sext_ln10_51, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 450 'mul' 'mul_ln11_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln10_53 = sext i14 %agg_result_i12" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 451 'sext' 'sext_ln10_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln10_54 = sext i16 %add_ln37_6" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 452 'sext' 'sext_ln10_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln10_55 = sext i14 %agg_result_i13" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 453 'sext' 'sext_ln10_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_20)   --->   "%mul_ln10_41 = mul i28 %sext_ln10_54, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 454 'mul' 'mul_ln10_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 455 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_20)   --->   "%mul_ln11_41 = mul i28 %sext_ln10_54, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 455 'mul' 'mul_ln11_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln10_57 = sext i16 %sub_ln35_7" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 456 'sext' 'sext_ln10_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_21)   --->   "%mul_ln10_43 = mul i28 %sext_ln10_57, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 457 'mul' 'mul_ln10_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 458 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_21)   --->   "%mul_ln11_43 = mul i28 %sext_ln10_57, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 458 'mul' 'mul_ln11_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln10_59 = sext i16 %sub_ln36_15" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 459 'sext' 'sext_ln10_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 460 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_22)   --->   "%mul_ln10_45 = mul i28 %sext_ln10_59, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 460 'mul' 'mul_ln10_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 461 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_22)   --->   "%mul_ln11_45 = mul i28 %sext_ln10_59, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 461 'mul' 'mul_ln11_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln10_61 = sext i16 %add_ln37_7" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 462 'sext' 'sext_ln10_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 463 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_23)   --->   "%mul_ln10_47 = mul i28 %sext_ln10_61, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 463 'mul' 'mul_ln10_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 464 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_23)   --->   "%mul_ln11_47 = mul i28 %sext_ln10_61, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 464 'mul' 'mul_ln11_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln10_63 = sext i16 %a_imag_8" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 465 'sext' 'sext_ln10_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 466 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_24)   --->   "%mul_ln10_49 = mul i28 %sext_ln10_63, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 466 'mul' 'mul_ln10_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 467 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_24)   --->   "%mul_ln11_49 = mul i28 %sext_ln10_63, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 467 'mul' 'mul_ln11_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln10_65 = sext i16 %sub_ln35_12" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 468 'sext' 'sext_ln10_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 469 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_25)   --->   "%mul_ln10_51 = mul i28 %sext_ln10_65, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 469 'mul' 'mul_ln10_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 470 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_25)   --->   "%mul_ln11_51 = mul i28 %sext_ln10_65, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 470 'mul' 'mul_ln11_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln10_70 = sext i16 %a_real_10" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 471 'sext' 'sext_ln10_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln10_71 = sext i16 %a_imag_10" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 472 'sext' 'sext_ln10_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (5.58ns)   --->   "%mul_ln10_56 = mul i28 %sext_ln10_70, i28 %sext_ln10_35" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 473 'mul' 'mul_ln10_56' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_28)   --->   "%mul_ln10_57 = mul i28 %sext_ln10_71, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 474 'mul' 'mul_ln10_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 475 [1/1] (5.58ns)   --->   "%mul_ln11_56 = mul i28 %sext_ln10_70, i28 %sext_ln10_37" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 475 'mul' 'mul_ln11_56' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_28)   --->   "%mul_ln11_57 = mul i28 %sext_ln10_71, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 476 'mul' 'mul_ln11_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln10_72 = sext i16 %add_ln35_13" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 477 'sext' 'sext_ln10_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln10_73 = sext i14 %agg_result_i14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 478 'sext' 'sext_ln10_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln10_74 = sext i16 %sub_ln35_13" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 479 'sext' 'sext_ln10_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln10_75 = sext i14 %agg_result_i15" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 480 'sext' 'sext_ln10_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (5.58ns)   --->   "%mul_ln10_58 = mul i28 %sext_ln10_72, i28 %sext_ln10_73" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 481 'mul' 'mul_ln10_58' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_29)   --->   "%mul_ln10_59 = mul i28 %sext_ln10_74, i28 %sext_ln10_75" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 482 'mul' 'mul_ln10_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 483 [1/1] (5.58ns)   --->   "%mul_ln11_58 = mul i28 %sext_ln10_72, i28 %sext_ln10_75" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 483 'mul' 'mul_ln11_58' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 484 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_29)   --->   "%mul_ln11_59 = mul i28 %sext_ln10_74, i28 %sext_ln10_73" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 484 'mul' 'mul_ln11_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln10_77 = sext i16 %sub_ln36_27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 485 'sext' 'sext_ln10_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 486 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_30)   --->   "%mul_ln10_61 = mul i28 %sext_ln10_77, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 486 'mul' 'mul_ln10_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 487 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_30)   --->   "%mul_ln11_61 = mul i28 %sext_ln10_77, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 487 'mul' 'mul_ln11_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln10_78 = sext i16 %sub_ln37_13" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 488 'sext' 'sext_ln10_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln10_79 = sext i14 %agg_result_i16" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 489 'sext' 'sext_ln10_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln10_80 = sext i16 %add_ln37_13" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 490 'sext' 'sext_ln10_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln10_81 = sext i14 %agg_result_i17" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 491 'sext' 'sext_ln10_81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 492 [1/1] (5.58ns)   --->   "%mul_ln10_62 = mul i28 %sext_ln10_78, i28 %sext_ln10_79" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 492 'mul' 'mul_ln10_62' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 493 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_31)   --->   "%mul_ln10_63 = mul i28 %sext_ln10_80, i28 %sext_ln10_81" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 493 'mul' 'mul_ln10_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 494 [1/1] (5.58ns)   --->   "%mul_ln11_62 = mul i28 %sext_ln10_78, i28 %sext_ln10_81" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 494 'mul' 'mul_ln11_62' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 495 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_31)   --->   "%mul_ln11_63 = mul i28 %sext_ln10_80, i28 %sext_ln10_79" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 495 'mul' 'mul_ln11_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.58>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%data_imag_28_loc_load = load i16 %data_imag_28_loc"   --->   Operation 496 'load' 'data_imag_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%data_imag_20_loc_load = load i16 %data_imag_20_loc"   --->   Operation 497 'load' 'data_imag_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%data_imag_12_loc_load = load i16 %data_imag_12_loc"   --->   Operation 498 'load' 'data_imag_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%data_imag_4_loc_load = load i16 %data_imag_4_loc"   --->   Operation 499 'load' 'data_imag_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%data_real_28_loc_load = load i16 %data_real_28_loc"   --->   Operation 500 'load' 'data_real_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%data_real_20_loc_load = load i16 %data_real_20_loc"   --->   Operation 501 'load' 'data_real_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%data_real_12_loc_load = load i16 %data_real_12_loc"   --->   Operation 502 'load' 'data_real_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%data_real_4_loc_load = load i16 %data_real_4_loc"   --->   Operation 503 'load' 'data_real_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 504 [1/1] (2.07ns)   --->   "%ar0_1 = add i16 %data_real_20_loc_load, i16 %data_real_4_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 504 'add' 'ar0_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 505 [1/1] (2.07ns)   --->   "%ci1_1 = sub i16 %data_imag_12_loc_load, i16 %data_imag_28_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 505 'sub' 'ci1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 506 [1/1] (2.07ns)   --->   "%ar1_17 = sub i16 %data_real_4_loc_load, i16 %data_real_20_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 506 'sub' 'ar1_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 507 [1/1] (2.07ns)   --->   "%ci0_17 = add i16 %data_imag_28_loc_load, i16 %data_imag_12_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 507 'add' 'ci0_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 508 [1/1] (2.07ns)   --->   "%cr1_17 = sub i16 %data_real_12_loc_load, i16 %data_real_28_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 508 'sub' 'cr1_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 509 [1/1] (2.07ns)   --->   "%cr0_17 = add i16 %data_real_28_loc_load, i16 %data_real_12_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 509 'add' 'cr0_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 510 [1/1] (2.07ns)   --->   "%ai0_17 = add i16 %data_imag_20_loc_load, i16 %data_imag_4_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 510 'add' 'ai0_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 511 [1/1] (2.07ns)   --->   "%ai1_17 = sub i16 %data_imag_4_loc_load, i16 %data_imag_20_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 511 'sub' 'ai1_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 512 [1/1] (2.07ns)   --->   "%a_real_16 = add i16 %cr0_17, i16 %ar0_1" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 512 'add' 'a_real_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 513 [1/1] (2.07ns)   --->   "%a_imag_16 = add i16 %ci0_17, i16 %ai0_17" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 513 'add' 'a_imag_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 514 [1/1] (2.07ns)   --->   "%add_ln35_1 = add i16 %ci1_1, i16 %ar1_17" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 514 'add' 'add_ln35_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 515 [1/1] (2.07ns)   --->   "%sub_ln35_1 = sub i16 %ai1_17, i16 %cr1_17" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 515 'sub' 'sub_ln35_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (2.07ns)   --->   "%sub_ln36_2 = sub i16 %ar0_1, i16 %cr0_17" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 516 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (2.07ns)   --->   "%sub_ln36_3 = sub i16 %ai0_17, i16 %ci0_17" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 517 'sub' 'sub_ln36_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 518 [1/1] (2.07ns)   --->   "%sub_ln37_1 = sub i16 %ar1_17, i16 %ci1_1" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 518 'sub' 'sub_ln37_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/1] (2.07ns)   --->   "%add_ln37_1 = add i16 %ai1_17, i16 %cr1_17" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 519 'add' 'add_ln37_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 520 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 520 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 521 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 521 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 522 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 523 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 523 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 524 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_5, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 524 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 525 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_1 = sub i28 %mul_ln10_2, i28 %mul_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 525 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 526 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_5, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 526 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 527 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_1 = add i28 %mul_ln11_2, i28 %mul_ln11_3" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 527 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 528 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_7, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 528 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 529 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_2 = sub i28 %mul_ln10_4, i28 %mul_ln10_5" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 529 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 530 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_7, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 530 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 531 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_2 = add i28 %mul_ln11_4, i28 %mul_ln11_5" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 531 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln10_9 = sext i16 %sub_ln35_1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 532 'sext' 'sext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 533 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_9, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 533 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 534 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_9, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 534 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln10_11 = sext i16 %sub_ln36_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 535 'sext' 'sext_ln10_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 536 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_4)   --->   "%mul_ln10_9 = mul i28 %sext_ln10_11, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 536 'mul' 'mul_ln10_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 537 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_4)   --->   "%mul_ln11_9 = mul i28 %sext_ln10_11, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 537 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln10_13 = sext i16 %add_ln37_1" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 538 'sext' 'sext_ln10_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 539 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_5)   --->   "%mul_ln10_11 = mul i28 %sext_ln10_13, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 539 'mul' 'mul_ln10_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 540 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_5)   --->   "%mul_ln11_11 = mul i28 %sext_ln10_13, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 540 'mul' 'mul_ln11_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln10_48 = sext i16 %add_ln35_6" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 541 'sext' 'sext_ln10_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 542 [1/1] (5.58ns)   --->   "%mul_ln10_36 = mul i28 %sext_ln10_48, i28 %sext_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 542 'mul' 'mul_ln10_36' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_18)   --->   "%mul_ln10_37 = mul i28 %sext_ln10_49, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 543 'mul' 'mul_ln10_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 544 [1/1] (5.58ns)   --->   "%mul_ln11_36 = mul i28 %sext_ln10_48, i28 %sext_ln10_25" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 544 'mul' 'mul_ln11_36' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 545 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_18)   --->   "%mul_ln11_37 = mul i28 %sext_ln10_49, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 545 'mul' 'mul_ln11_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln10_50 = sext i16 %sub_ln36_12" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 546 'sext' 'sext_ln10_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (5.58ns)   --->   "%mul_ln10_38 = mul i28 %sext_ln10_50, i28 %sext_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 547 'mul' 'mul_ln10_38' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 548 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_19)   --->   "%mul_ln10_39 = mul i28 %sext_ln10_51, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 548 'mul' 'mul_ln10_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 549 [1/1] (5.58ns)   --->   "%mul_ln11_38 = mul i28 %sext_ln10_50, i28 %sext_ln10_41" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 549 'mul' 'mul_ln11_38' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 550 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_19)   --->   "%mul_ln11_39 = mul i28 %sext_ln10_51, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 550 'mul' 'mul_ln11_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln10_52 = sext i16 %sub_ln37_6" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 551 'sext' 'sext_ln10_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (5.58ns)   --->   "%mul_ln10_40 = mul i28 %sext_ln10_52, i28 %sext_ln10_53" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 552 'mul' 'mul_ln10_40' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_20)   --->   "%mul_ln10_41 = mul i28 %sext_ln10_54, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 553 'mul' 'mul_ln10_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 554 [1/1] (5.58ns)   --->   "%mul_ln11_40 = mul i28 %sext_ln10_52, i28 %sext_ln10_55" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 554 'mul' 'mul_ln11_40' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_20)   --->   "%mul_ln11_41 = mul i28 %sext_ln10_54, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 555 'mul' 'mul_ln11_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln10_56 = sext i16 %add_ln35_7" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 556 'sext' 'sext_ln10_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (5.58ns)   --->   "%mul_ln10_42 = mul i28 %sext_ln10_56, i28 %sext_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 557 'mul' 'mul_ln10_42' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_21)   --->   "%mul_ln10_43 = mul i28 %sext_ln10_57, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 558 'mul' 'mul_ln10_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 559 [1/1] (5.58ns)   --->   "%mul_ln11_42 = mul i28 %sext_ln10_56, i28 %sext_ln10_25" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 559 'mul' 'mul_ln11_42' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 560 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_21)   --->   "%mul_ln11_43 = mul i28 %sext_ln10_57, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 560 'mul' 'mul_ln11_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln10_58 = sext i16 %sub_ln36_14" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 561 'sext' 'sext_ln10_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 562 [1/1] (5.58ns)   --->   "%mul_ln10_44 = mul i28 %sext_ln10_58, i28 %sext_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 562 'mul' 'mul_ln10_44' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 563 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_22)   --->   "%mul_ln10_45 = mul i28 %sext_ln10_59, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 563 'mul' 'mul_ln10_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 564 [1/1] (5.58ns)   --->   "%mul_ln11_44 = mul i28 %sext_ln10_58, i28 %sext_ln10_41" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 564 'mul' 'mul_ln11_44' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 565 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_22)   --->   "%mul_ln11_45 = mul i28 %sext_ln10_59, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 565 'mul' 'mul_ln11_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln10_60 = sext i16 %sub_ln37_7" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 566 'sext' 'sext_ln10_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (5.58ns)   --->   "%mul_ln10_46 = mul i28 %sext_ln10_60, i28 %sext_ln10_53" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 567 'mul' 'mul_ln10_46' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 568 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_23)   --->   "%mul_ln10_47 = mul i28 %sext_ln10_61, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 568 'mul' 'mul_ln10_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 569 [1/1] (5.58ns)   --->   "%mul_ln11_46 = mul i28 %sext_ln10_60, i28 %sext_ln10_55" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 569 'mul' 'mul_ln11_46' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_23)   --->   "%mul_ln11_47 = mul i28 %sext_ln10_61, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 570 'mul' 'mul_ln11_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln10_62 = sext i16 %a_real_8" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 571 'sext' 'sext_ln10_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (5.58ns)   --->   "%mul_ln10_48 = mul i28 %sext_ln10_62, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 572 'mul' 'mul_ln10_48' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 573 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_24)   --->   "%mul_ln10_49 = mul i28 %sext_ln10_63, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 573 'mul' 'mul_ln10_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 574 [1/1] (5.58ns)   --->   "%mul_ln11_48 = mul i28 %sext_ln10_62, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 574 'mul' 'mul_ln11_48' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 575 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_24)   --->   "%mul_ln11_49 = mul i28 %sext_ln10_63, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 575 'mul' 'mul_ln11_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln10_64 = sext i16 %add_ln35_12" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 576 'sext' 'sext_ln10_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 577 [1/1] (5.58ns)   --->   "%mul_ln10_50 = mul i28 %sext_ln10_64, i28 %sext_ln10_15" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 577 'mul' 'mul_ln10_50' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_25)   --->   "%mul_ln10_51 = mul i28 %sext_ln10_65, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 578 'mul' 'mul_ln10_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 579 [1/1] (5.58ns)   --->   "%mul_ln11_50 = mul i28 %sext_ln10_64, i28 %sext_ln10_17" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 579 'mul' 'mul_ln11_50' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_25)   --->   "%mul_ln11_51 = mul i28 %sext_ln10_65, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 580 'mul' 'mul_ln11_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln10_67 = sext i16 %sub_ln36_25" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 581 'sext' 'sext_ln10_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 582 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_26)   --->   "%mul_ln10_53 = mul i28 %sext_ln10_67, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 582 'mul' 'mul_ln10_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 583 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_26)   --->   "%mul_ln11_53 = mul i28 %sext_ln10_67, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 583 'mul' 'mul_ln11_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln10_69 = sext i16 %add_ln37_12" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 584 'sext' 'sext_ln10_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 585 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_27)   --->   "%mul_ln10_55 = mul i28 %sext_ln10_69, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 585 'mul' 'mul_ln10_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 586 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_27)   --->   "%mul_ln11_55 = mul i28 %sext_ln10_69, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 586 'mul' 'mul_ln11_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 587 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_28)   --->   "%mul_ln10_57 = mul i28 %sext_ln10_71, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 587 'mul' 'mul_ln10_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 588 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_28)   --->   "%mul_ln11_57 = mul i28 %sext_ln10_71, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 588 'mul' 'mul_ln11_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 589 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_29)   --->   "%mul_ln10_59 = mul i28 %sext_ln10_74, i28 %sext_ln10_75" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 589 'mul' 'mul_ln10_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 590 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_29)   --->   "%mul_ln11_59 = mul i28 %sext_ln10_74, i28 %sext_ln10_73" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 590 'mul' 'mul_ln11_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln10_76 = sext i16 %sub_ln36_26" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 591 'sext' 'sext_ln10_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (5.58ns)   --->   "%mul_ln10_60 = mul i28 %sext_ln10_76, i28 %sext_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 592 'mul' 'mul_ln10_60' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_30)   --->   "%mul_ln10_61 = mul i28 %sext_ln10_77, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 593 'mul' 'mul_ln10_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 594 [1/1] (5.58ns)   --->   "%mul_ln11_60 = mul i28 %sext_ln10_76, i28 %sext_ln10_41" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 594 'mul' 'mul_ln11_60' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_30)   --->   "%mul_ln11_61 = mul i28 %sext_ln10_77, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 595 'mul' 'mul_ln11_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 596 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_31)   --->   "%mul_ln10_63 = mul i28 %sext_ln10_80, i28 %sext_ln10_81" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 596 'mul' 'mul_ln10_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 597 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_31)   --->   "%mul_ln11_63 = mul i28 %sext_ln10_80, i28 %sext_ln10_79" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 597 'mul' 'mul_ln11_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.58>
ST_11 : Operation 598 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 598 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%br = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 599 'partselect' 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 600 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 600 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%bi = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 601 'partselect' 'bi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 602 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_1 = sub i28 %mul_ln10_2, i28 %mul_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 602 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%cr = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_1, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 603 'partselect' 'cr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 604 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_1 = add i28 %mul_ln11_2, i28 %mul_ln11_3" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 604 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 605 [1/1] (0.00ns)   --->   "%ci = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_1, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 605 'partselect' 'ci' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 606 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_2 = sub i28 %mul_ln10_4, i28 %mul_ln10_5" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 606 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 607 [1/1] (0.00ns)   --->   "%dr = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_2, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 607 'partselect' 'dr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 608 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_2 = add i28 %mul_ln11_4, i28 %mul_ln11_5" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 608 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 609 [1/1] (0.00ns)   --->   "%di = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_2, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 609 'partselect' 'di' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 610 [1/1] (2.07ns)   --->   "%ar0_8 = add i16 %br, i16 %a_real" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 610 'add' 'ar0_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 611 [1/1] (2.07ns)   --->   "%ai0 = add i16 %bi, i16 %a_imag" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 611 'add' 'ai0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 612 [1/1] (2.07ns)   --->   "%ar1 = sub i16 %a_real, i16 %br" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 612 'sub' 'ar1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 613 [1/1] (2.07ns)   --->   "%ai1 = sub i16 %a_imag, i16 %bi" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 613 'sub' 'ai1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 614 [1/1] (2.07ns)   --->   "%cr0 = add i16 %dr, i16 %cr" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 614 'add' 'cr0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 615 [1/1] (2.07ns)   --->   "%ci0 = add i16 %di, i16 %ci" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 615 'add' 'ci0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 616 [1/1] (2.07ns)   --->   "%cr1 = sub i16 %cr, i16 %dr" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 616 'sub' 'cr1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 617 [1/1] (2.07ns)   --->   "%ci1_8 = sub i16 %ci, i16 %di" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 617 'sub' 'ci1_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln10_8 = sext i16 %add_ln35_1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 618 'sext' 'sext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 619 [1/1] (5.58ns)   --->   "%mul_ln10_6 = mul i28 %sext_ln10_8, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 619 'mul' 'mul_ln10_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 620 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_9, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 620 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 621 [1/1] (5.58ns)   --->   "%mul_ln11_6 = mul i28 %sext_ln10_8, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 621 'mul' 'mul_ln11_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 622 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_9, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 622 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln10_10 = sext i16 %sub_ln36_2" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 623 'sext' 'sext_ln10_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (5.58ns)   --->   "%mul_ln10_8 = mul i28 %sext_ln10_10, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 624 'mul' 'mul_ln10_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_4)   --->   "%mul_ln10_9 = mul i28 %sext_ln10_11, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 625 'mul' 'mul_ln10_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 626 [1/1] (5.58ns)   --->   "%mul_ln11_8 = mul i28 %sext_ln10_10, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 626 'mul' 'mul_ln11_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_4)   --->   "%mul_ln11_9 = mul i28 %sext_ln10_11, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 627 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln10_12 = sext i16 %sub_ln37_1" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 628 'sext' 'sext_ln10_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 629 [1/1] (5.58ns)   --->   "%mul_ln10_10 = mul i28 %sext_ln10_12, i28 %sext_ln10_1" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 629 'mul' 'mul_ln10_10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_5)   --->   "%mul_ln10_11 = mul i28 %sext_ln10_13, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 630 'mul' 'mul_ln10_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 631 [1/1] (5.58ns)   --->   "%mul_ln11_10 = mul i28 %sext_ln10_12, i28 %sext_ln10_3" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 631 'mul' 'mul_ln11_10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_5)   --->   "%mul_ln11_11 = mul i28 %sext_ln10_13, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 632 'mul' 'mul_ln11_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 633 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_18)   --->   "%mul_ln10_37 = mul i28 %sext_ln10_49, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 633 'mul' 'mul_ln10_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 634 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_18 = sub i28 %mul_ln10_36, i28 %mul_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 634 'sub' 'sub_ln10_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 635 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_18)   --->   "%mul_ln11_37 = mul i28 %sext_ln10_49, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 635 'mul' 'mul_ln11_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 636 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_18 = add i28 %mul_ln11_36, i28 %mul_ln11_37" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 636 'add' 'add_ln11_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 637 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_19)   --->   "%mul_ln10_39 = mul i28 %sext_ln10_51, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 637 'mul' 'mul_ln10_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 638 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_19 = sub i28 %mul_ln10_38, i28 %mul_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 638 'sub' 'sub_ln10_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 639 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_19)   --->   "%mul_ln11_39 = mul i28 %sext_ln10_51, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 639 'mul' 'mul_ln11_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 640 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_19 = add i28 %mul_ln11_38, i28 %mul_ln11_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 640 'add' 'add_ln11_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 641 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_20)   --->   "%mul_ln10_41 = mul i28 %sext_ln10_54, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 641 'mul' 'mul_ln10_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 642 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_20 = sub i28 %mul_ln10_40, i28 %mul_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 642 'sub' 'sub_ln10_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 643 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_20)   --->   "%mul_ln11_41 = mul i28 %sext_ln10_54, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 643 'mul' 'mul_ln11_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 644 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_20 = add i28 %mul_ln11_40, i28 %mul_ln11_41" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 644 'add' 'add_ln11_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 645 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_21)   --->   "%mul_ln10_43 = mul i28 %sext_ln10_57, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 645 'mul' 'mul_ln10_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 646 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_21 = sub i28 %mul_ln10_42, i28 %mul_ln10_43" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 646 'sub' 'sub_ln10_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 647 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_21)   --->   "%mul_ln11_43 = mul i28 %sext_ln10_57, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 647 'mul' 'mul_ln11_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 648 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_21 = add i28 %mul_ln11_42, i28 %mul_ln11_43" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 648 'add' 'add_ln11_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 649 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_22)   --->   "%mul_ln10_45 = mul i28 %sext_ln10_59, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 649 'mul' 'mul_ln10_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 650 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_22 = sub i28 %mul_ln10_44, i28 %mul_ln10_45" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 650 'sub' 'sub_ln10_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_22)   --->   "%mul_ln11_45 = mul i28 %sext_ln10_59, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 651 'mul' 'mul_ln11_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 652 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_22 = add i28 %mul_ln11_44, i28 %mul_ln11_45" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 652 'add' 'add_ln11_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 653 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_23)   --->   "%mul_ln10_47 = mul i28 %sext_ln10_61, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 653 'mul' 'mul_ln10_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 654 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_23 = sub i28 %mul_ln10_46, i28 %mul_ln10_47" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 654 'sub' 'sub_ln10_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 655 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_23)   --->   "%mul_ln11_47 = mul i28 %sext_ln10_61, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 655 'mul' 'mul_ln11_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 656 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_23 = add i28 %mul_ln11_46, i28 %mul_ln11_47" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 656 'add' 'add_ln11_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 657 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_24)   --->   "%mul_ln10_49 = mul i28 %sext_ln10_63, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 657 'mul' 'mul_ln10_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 658 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_24 = sub i28 %mul_ln10_48, i28 %mul_ln10_49" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 658 'sub' 'sub_ln10_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 659 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_24)   --->   "%mul_ln11_49 = mul i28 %sext_ln10_63, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 659 'mul' 'mul_ln11_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 660 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_24 = add i28 %mul_ln11_48, i28 %mul_ln11_49" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 660 'add' 'add_ln11_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 661 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_25)   --->   "%mul_ln10_51 = mul i28 %sext_ln10_65, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 661 'mul' 'mul_ln10_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 662 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_25 = sub i28 %mul_ln10_50, i28 %mul_ln10_51" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 662 'sub' 'sub_ln10_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 663 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_25)   --->   "%mul_ln11_51 = mul i28 %sext_ln10_65, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 663 'mul' 'mul_ln11_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 664 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_25 = add i28 %mul_ln11_50, i28 %mul_ln11_51" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 664 'add' 'add_ln11_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln10_66 = sext i16 %sub_ln36_24" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 665 'sext' 'sext_ln10_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 666 [1/1] (5.58ns)   --->   "%mul_ln10_52 = mul i28 %sext_ln10_66, i28 %sext_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 666 'mul' 'mul_ln10_52' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 667 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_26)   --->   "%mul_ln10_53 = mul i28 %sext_ln10_67, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 667 'mul' 'mul_ln10_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 668 [1/1] (5.58ns)   --->   "%mul_ln11_52 = mul i28 %sext_ln10_66, i28 %sext_ln10_21" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 668 'mul' 'mul_ln11_52' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 669 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_26)   --->   "%mul_ln11_53 = mul i28 %sext_ln10_67, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 669 'mul' 'mul_ln11_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln10_68 = sext i16 %sub_ln37_12" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 670 'sext' 'sext_ln10_68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 671 [1/1] (5.58ns)   --->   "%mul_ln10_54 = mul i28 %sext_ln10_68, i28 %sext_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 671 'mul' 'mul_ln10_54' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 672 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_27)   --->   "%mul_ln10_55 = mul i28 %sext_ln10_69, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 672 'mul' 'mul_ln10_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 673 [1/1] (5.58ns)   --->   "%mul_ln11_54 = mul i28 %sext_ln10_68, i28 %sext_ln10_25" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 673 'mul' 'mul_ln11_54' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 674 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_27)   --->   "%mul_ln11_55 = mul i28 %sext_ln10_69, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 674 'mul' 'mul_ln11_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 675 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_28)   --->   "%mul_ln10_57 = mul i28 %sext_ln10_71, i28 %sext_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 675 'mul' 'mul_ln10_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 676 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_28 = sub i28 %mul_ln10_56, i28 %mul_ln10_57" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 676 'sub' 'sub_ln10_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 677 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_28)   --->   "%mul_ln11_57 = mul i28 %sext_ln10_71, i28 %sext_ln10_35" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 677 'mul' 'mul_ln11_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 678 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_28 = add i28 %mul_ln11_56, i28 %mul_ln11_57" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 678 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 679 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_29)   --->   "%mul_ln10_59 = mul i28 %sext_ln10_74, i28 %sext_ln10_75" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 679 'mul' 'mul_ln10_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 680 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_29 = sub i28 %mul_ln10_58, i28 %mul_ln10_59" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 680 'sub' 'sub_ln10_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 681 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_29)   --->   "%mul_ln11_59 = mul i28 %sext_ln10_74, i28 %sext_ln10_73" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 681 'mul' 'mul_ln11_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 682 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_29 = add i28 %mul_ln11_58, i28 %mul_ln11_59" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 682 'add' 'add_ln11_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 683 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_30)   --->   "%mul_ln10_61 = mul i28 %sext_ln10_77, i28 %sext_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 683 'mul' 'mul_ln10_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 684 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_30 = sub i28 %mul_ln10_60, i28 %mul_ln10_61" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 684 'sub' 'sub_ln10_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 685 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_30)   --->   "%mul_ln11_61 = mul i28 %sext_ln10_77, i28 %sext_ln10_39" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 685 'mul' 'mul_ln11_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 686 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_30 = add i28 %mul_ln11_60, i28 %mul_ln11_61" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 686 'add' 'add_ln11_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 687 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_31)   --->   "%mul_ln10_63 = mul i28 %sext_ln10_80, i28 %sext_ln10_81" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 687 'mul' 'mul_ln10_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 688 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_31 = sub i28 %mul_ln10_62, i28 %mul_ln10_63" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 688 'sub' 'sub_ln10_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 689 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_31)   --->   "%mul_ln11_63 = mul i28 %sext_ln10_80, i28 %sext_ln10_79" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 689 'mul' 'mul_ln11_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 690 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_31 = add i28 %mul_ln11_62, i28 %mul_ln11_63" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 690 'add' 'add_ln11_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.49>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%data_imag_30_loc_load = load i16 %data_imag_30_loc"   --->   Operation 691 'load' 'data_imag_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%data_imag_26_loc_load = load i16 %data_imag_26_loc"   --->   Operation 692 'load' 'data_imag_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "%data_imag_22_loc_load = load i16 %data_imag_22_loc"   --->   Operation 693 'load' 'data_imag_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (0.00ns)   --->   "%data_imag_18_loc_load = load i16 %data_imag_18_loc"   --->   Operation 694 'load' 'data_imag_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%data_imag_14_loc_load = load i16 %data_imag_14_loc"   --->   Operation 695 'load' 'data_imag_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%data_imag_10_loc_load = load i16 %data_imag_10_loc"   --->   Operation 696 'load' 'data_imag_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%data_imag_6_loc_load = load i16 %data_imag_6_loc"   --->   Operation 697 'load' 'data_imag_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (0.00ns)   --->   "%data_imag_2_loc_load = load i16 %data_imag_2_loc"   --->   Operation 698 'load' 'data_imag_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%data_real_30_loc_load = load i16 %data_real_30_loc"   --->   Operation 699 'load' 'data_real_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%data_real_26_loc_load = load i16 %data_real_26_loc"   --->   Operation 700 'load' 'data_real_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%data_real_22_loc_load = load i16 %data_real_22_loc"   --->   Operation 701 'load' 'data_real_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (0.00ns)   --->   "%data_real_18_loc_load = load i16 %data_real_18_loc"   --->   Operation 702 'load' 'data_real_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "%data_real_14_loc_load = load i16 %data_real_14_loc"   --->   Operation 703 'load' 'data_real_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%data_real_10_loc_load = load i16 %data_real_10_loc"   --->   Operation 704 'load' 'data_real_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 705 [1/1] (0.00ns)   --->   "%data_real_6_loc_load = load i16 %data_real_6_loc"   --->   Operation 705 'load' 'data_real_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%data_real_2_loc_load = load i16 %data_real_2_loc"   --->   Operation 706 'load' 'data_real_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 707 [1/1] (2.07ns)   --->   "%ar0_2 = add i16 %data_real_18_loc_load, i16 %data_real_2_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 707 'add' 'ar0_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [1/1] (2.07ns)   --->   "%ci1_2 = sub i16 %data_imag_10_loc_load, i16 %data_imag_26_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 708 'sub' 'ci1_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [1/1] (2.07ns)   --->   "%ar0_3 = add i16 %data_real_22_loc_load, i16 %data_real_6_loc_load" [FFT32_check.cpp:24->FFT32_check.cpp:97]   --->   Operation 709 'add' 'ar0_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [1/1] (2.07ns)   --->   "%ci1_3 = sub i16 %data_imag_14_loc_load, i16 %data_imag_30_loc_load" [FFT32_check.cpp:31->FFT32_check.cpp:97]   --->   Operation 710 'sub' 'ci1_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [1/1] (2.07ns)   --->   "%ar1_18 = sub i16 %data_real_2_loc_load, i16 %data_real_18_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 711 'sub' 'ar1_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [1/1] (2.07ns)   --->   "%ci0_18 = add i16 %data_imag_26_loc_load, i16 %data_imag_10_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 712 'add' 'ci0_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [1/1] (2.07ns)   --->   "%cr1_18 = sub i16 %data_real_10_loc_load, i16 %data_real_26_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 713 'sub' 'cr1_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [1/1] (2.07ns)   --->   "%ar1_19 = sub i16 %data_real_6_loc_load, i16 %data_real_22_loc_load" [FFT32_check.cpp:26->FFT32_check.cpp:97]   --->   Operation 714 'sub' 'ar1_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [1/1] (2.07ns)   --->   "%ci0_19 = add i16 %data_imag_30_loc_load, i16 %data_imag_14_loc_load" [FFT32_check.cpp:29->FFT32_check.cpp:97]   --->   Operation 715 'add' 'ci0_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [1/1] (2.07ns)   --->   "%cr1_19 = sub i16 %data_real_14_loc_load, i16 %data_real_30_loc_load" [FFT32_check.cpp:30->FFT32_check.cpp:97]   --->   Operation 716 'sub' 'cr1_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 717 [1/1] (2.07ns)   --->   "%cr0_18 = add i16 %data_real_26_loc_load, i16 %data_real_10_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 717 'add' 'cr0_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 718 [1/1] (2.07ns)   --->   "%cr0_19 = add i16 %data_real_30_loc_load, i16 %data_real_14_loc_load" [FFT32_check.cpp:28->FFT32_check.cpp:97]   --->   Operation 718 'add' 'cr0_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [1/1] (2.07ns)   --->   "%ai0_18 = add i16 %data_imag_18_loc_load, i16 %data_imag_2_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 719 'add' 'ai0_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 720 [1/1] (2.07ns)   --->   "%ai1_18 = sub i16 %data_imag_2_loc_load, i16 %data_imag_18_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 720 'sub' 'ai1_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [1/1] (2.07ns)   --->   "%ai0_19 = add i16 %data_imag_22_loc_load, i16 %data_imag_6_loc_load" [FFT32_check.cpp:25->FFT32_check.cpp:97]   --->   Operation 721 'add' 'ai0_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [1/1] (2.07ns)   --->   "%ai1_19 = sub i16 %data_imag_6_loc_load, i16 %data_imag_22_loc_load" [FFT32_check.cpp:27->FFT32_check.cpp:97]   --->   Operation 722 'sub' 'ai1_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 723 [1/1] (2.07ns)   --->   "%a_real_18 = add i16 %cr0_18, i16 %ar0_2" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 723 'add' 'a_real_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 724 [1/1] (2.07ns)   --->   "%a_imag_18 = add i16 %ci0_18, i16 %ai0_18" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 724 'add' 'a_imag_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 725 [1/1] (2.07ns)   --->   "%add_ln35_2 = add i16 %ci1_2, i16 %ar1_18" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 725 'add' 'add_ln35_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 726 [1/1] (2.07ns)   --->   "%sub_ln35_2 = sub i16 %ai1_18, i16 %cr1_18" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 726 'sub' 'sub_ln35_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 727 [1/1] (2.07ns)   --->   "%sub_ln36_4 = sub i16 %ar0_2, i16 %cr0_18" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 727 'sub' 'sub_ln36_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 728 [1/1] (2.07ns)   --->   "%sub_ln36_5 = sub i16 %ai0_18, i16 %ci0_18" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 728 'sub' 'sub_ln36_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 729 [1/1] (2.07ns)   --->   "%sub_ln37_2 = sub i16 %ar1_18, i16 %ci1_2" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 729 'sub' 'sub_ln37_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 730 [1/1] (2.07ns)   --->   "%add_ln37_2 = add i16 %ai1_18, i16 %cr1_18" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 730 'add' 'add_ln37_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 731 [1/1] (2.07ns)   --->   "%a_real_20 = add i16 %cr0_19, i16 %ar0_3" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 731 'add' 'a_real_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 732 [1/1] (2.07ns)   --->   "%a_imag_20 = add i16 %ci0_19, i16 %ai0_19" [FFT32_check.cpp:34->FFT32_check.cpp:97]   --->   Operation 732 'add' 'a_imag_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 733 [1/1] (2.07ns)   --->   "%add_ln35_3 = add i16 %ci1_3, i16 %ar1_19" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 733 'add' 'add_ln35_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 734 [1/1] (2.07ns)   --->   "%sub_ln35_3 = sub i16 %ai1_19, i16 %cr1_19" [FFT32_check.cpp:35->FFT32_check.cpp:97]   --->   Operation 734 'sub' 'sub_ln35_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 735 [1/1] (2.07ns)   --->   "%sub_ln36_6 = sub i16 %ar0_3, i16 %cr0_19" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 735 'sub' 'sub_ln36_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 736 [1/1] (2.07ns)   --->   "%sub_ln36_7 = sub i16 %ai0_19, i16 %ci0_19" [FFT32_check.cpp:36->FFT32_check.cpp:97]   --->   Operation 736 'sub' 'sub_ln36_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 737 [1/1] (2.07ns)   --->   "%sub_ln37_3 = sub i16 %ar1_19, i16 %ci1_3" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 737 'sub' 'sub_ln37_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 738 [1/1] (2.07ns)   --->   "%add_ln37_3 = add i16 %ai1_19, i16 %cr1_19" [FFT32_check.cpp:37->FFT32_check.cpp:97]   --->   Operation 738 'add' 'add_ln37_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 739 [1/1] (2.07ns)   --->   "%a_real_15 = add i16 %cr0, i16 %ar0_8" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 739 'add' 'a_real_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 740 [1/1] (2.07ns)   --->   "%a_imag_15 = add i16 %ci0, i16 %ai0" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 740 'add' 'a_imag_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 741 [1/1] (2.07ns)   --->   "%ar_9 = add i16 %ci1_8, i16 %ar1" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 741 'add' 'ar_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 742 [1/1] (2.07ns)   --->   "%ai_9 = sub i16 %ai1, i16 %cr1" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 742 'sub' 'ai_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 743 [1/1] (2.07ns)   --->   "%ar_10 = sub i16 %ar0_8, i16 %cr0" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 743 'sub' 'ar_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 744 [1/1] (2.07ns)   --->   "%ai_10 = sub i16 %ai0, i16 %ci0" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 744 'sub' 'ai_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 745 [1/1] (2.07ns)   --->   "%ar_11 = sub i16 %ar1, i16 %ci1_8" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 745 'sub' 'ar_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 746 [1/1] (2.07ns)   --->   "%ai_11 = add i16 %cr1, i16 %ai1" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 746 'add' 'ai_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 747 [1/1] (0.00ns)   --->   "%stage2_real_addr = getelementptr i16 %stage2_real, i64 0, i64 0" [FFT32_check.cpp:136]   --->   Operation 747 'getelementptr' 'stage2_real_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 748 [1/1] (0.00ns)   --->   "%stage2_imag_addr = getelementptr i16 %stage2_imag, i64 0, i64 0" [FFT32_check.cpp:136]   --->   Operation 748 'getelementptr' 'stage2_imag_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 749 [1/1] (0.00ns)   --->   "%stage2_real_1_addr = getelementptr i16 %stage2_real_1, i64 0, i64 0" [FFT32_check.cpp:137]   --->   Operation 749 'getelementptr' 'stage2_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 750 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr = getelementptr i16 %stage2_imag_1, i64 0, i64 0" [FFT32_check.cpp:137]   --->   Operation 750 'getelementptr' 'stage2_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 751 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_9, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 751 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 752 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_3 = sub i28 %mul_ln10_6, i28 %mul_ln10_7" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 752 'sub' 'sub_ln10_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 753 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_9, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 753 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 754 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_3 = add i28 %mul_ln11_6, i28 %mul_ln11_7" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 754 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 755 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_4)   --->   "%mul_ln10_9 = mul i28 %sext_ln10_11, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 755 'mul' 'mul_ln10_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 756 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_4 = sub i28 %mul_ln10_8, i28 %mul_ln10_9" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 756 'sub' 'sub_ln10_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 757 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_4)   --->   "%mul_ln11_9 = mul i28 %sext_ln10_11, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 757 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 758 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_4 = add i28 %mul_ln11_8, i28 %mul_ln11_9" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 758 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 759 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_5)   --->   "%mul_ln10_11 = mul i28 %sext_ln10_13, i28 %sext_ln10_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 759 'mul' 'mul_ln10_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 760 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_5 = sub i28 %mul_ln10_10, i28 %mul_ln10_11" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 760 'sub' 'sub_ln10_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 761 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_5)   --->   "%mul_ln11_11 = mul i28 %sext_ln10_13, i28 %sext_ln10_1" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 761 'mul' 'mul_ln11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 762 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_5 = add i28 %mul_ln11_10, i28 %mul_ln11_11" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 762 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln10_16 = sext i16 %sub_ln35_2" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 763 'sext' 'sext_ln10_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 764 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_6)   --->   "%mul_ln10_13 = mul i28 %sext_ln10_16, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 764 'mul' 'mul_ln10_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 765 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_6)   --->   "%mul_ln11_13 = mul i28 %sext_ln10_16, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 765 'mul' 'mul_ln11_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln10_20 = sext i16 %sub_ln36_5" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 766 'sext' 'sext_ln10_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 767 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_7)   --->   "%mul_ln10_15 = mul i28 %sext_ln10_20, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 767 'mul' 'mul_ln10_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 768 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_7)   --->   "%mul_ln11_15 = mul i28 %sext_ln10_20, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 768 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln10_24 = sext i16 %add_ln37_2" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 769 'sext' 'sext_ln10_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 770 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_8)   --->   "%mul_ln10_17 = mul i28 %sext_ln10_24, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 770 'mul' 'mul_ln10_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 771 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_8)   --->   "%mul_ln11_17 = mul i28 %sext_ln10_24, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 771 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln10_27 = sext i16 %sub_ln35_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 772 'sext' 'sext_ln10_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 773 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_9)   --->   "%mul_ln10_19 = mul i28 %sext_ln10_27, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 773 'mul' 'mul_ln10_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 774 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_9)   --->   "%mul_ln11_19 = mul i28 %sext_ln10_27, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 774 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln10_29 = sext i16 %sub_ln36_7" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 775 'sext' 'sext_ln10_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 776 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_10)   --->   "%mul_ln10_21 = mul i28 %sext_ln10_29, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 776 'mul' 'mul_ln10_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 777 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_10)   --->   "%mul_ln11_21 = mul i28 %sext_ln10_29, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 777 'mul' 'mul_ln11_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln10_31 = sext i16 %add_ln37_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 778 'sext' 'sext_ln10_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 779 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_11)   --->   "%mul_ln10_23 = mul i28 %sext_ln10_31, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 779 'mul' 'mul_ln10_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 780 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_11)   --->   "%mul_ln11_23 = mul i28 %sext_ln10_31, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 780 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%stage2_real_addr_8 = getelementptr i16 %stage2_real, i64 0, i64 8" [FFT32_check.cpp:136]   --->   Operation 781 'getelementptr' 'stage2_real_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (0.00ns)   --->   "%stage2_imag_addr_8 = getelementptr i16 %stage2_imag, i64 0, i64 8" [FFT32_check.cpp:136]   --->   Operation 782 'getelementptr' 'stage2_imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 783 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_8 = getelementptr i16 %stage2_real_1, i64 0, i64 8" [FFT32_check.cpp:137]   --->   Operation 783 'getelementptr' 'stage2_real_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 784 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_8 = getelementptr i16 %stage2_imag_1, i64 0, i64 8" [FFT32_check.cpp:137]   --->   Operation 784 'getelementptr' 'stage2_imag_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 785 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_18 = sub i28 %mul_ln10_36, i28 %mul_ln10_37" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 785 'sub' 'sub_ln10_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%br_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_18, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 786 'partselect' 'br_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 787 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_18 = add i28 %mul_ln11_36, i28 %mul_ln11_37" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 787 'add' 'add_ln11_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 788 [1/1] (0.00ns)   --->   "%bi_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_18, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 788 'partselect' 'bi_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 789 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_19 = sub i28 %mul_ln10_38, i28 %mul_ln10_39" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 789 'sub' 'sub_ln10_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 790 [1/1] (0.00ns)   --->   "%cr_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_19, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 790 'partselect' 'cr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 791 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_19 = add i28 %mul_ln11_38, i28 %mul_ln11_39" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 791 'add' 'add_ln11_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 792 [1/1] (0.00ns)   --->   "%ci_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_19, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 792 'partselect' 'ci_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 793 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_20 = sub i28 %mul_ln10_40, i28 %mul_ln10_41" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 793 'sub' 'sub_ln10_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 794 [1/1] (0.00ns)   --->   "%dr_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_20, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 794 'partselect' 'dr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 795 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_20 = add i28 %mul_ln11_40, i28 %mul_ln11_41" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 795 'add' 'add_ln11_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%di_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_20, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 796 'partselect' 'di_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 797 [1/1] (2.07ns)   --->   "%ar0_14 = add i16 %br_6, i16 %a_real_24" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 797 'add' 'ar0_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 798 [1/1] (2.07ns)   --->   "%ar1_14 = sub i16 %a_real_24, i16 %br_6" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 798 'sub' 'ar1_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 799 [1/1] (2.07ns)   --->   "%cr0_14 = add i16 %dr_6, i16 %cr_6" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 799 'add' 'cr0_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 800 [1/1] (2.07ns)   --->   "%ci0_14 = add i16 %di_6, i16 %ci_6" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 800 'add' 'ci0_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 801 [1/1] (2.07ns)   --->   "%cr1_14 = sub i16 %cr_6, i16 %dr_6" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 801 'sub' 'cr1_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 802 [1/1] (2.07ns)   --->   "%ci1_14 = sub i16 %ci_6, i16 %di_6" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 802 'sub' 'ci1_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 803 [1/1] (2.07ns)   --->   "%a_real_12 = add i16 %cr0_14, i16 %ar0_14" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 803 'add' 'a_real_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 804 [1/1] (2.07ns)   --->   "%add_ln35_14 = add i16 %ci1_14, i16 %ar1_14" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 804 'add' 'add_ln35_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 805 [1/1] (2.07ns)   --->   "%sub_ln36_28 = sub i16 %ar0_14, i16 %cr0_14" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 805 'sub' 'sub_ln36_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 806 [1/1] (2.07ns)   --->   "%sub_ln37_14 = sub i16 %ar1_14, i16 %ci1_14" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 806 'sub' 'sub_ln37_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 807 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_21 = sub i28 %mul_ln10_42, i28 %mul_ln10_43" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 807 'sub' 'sub_ln10_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 808 [1/1] (0.00ns)   --->   "%br_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_21, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 808 'partselect' 'br_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 809 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_21 = add i28 %mul_ln11_42, i28 %mul_ln11_43" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 809 'add' 'add_ln11_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 810 [1/1] (0.00ns)   --->   "%bi_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_21, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 810 'partselect' 'bi_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 811 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_22 = sub i28 %mul_ln10_44, i28 %mul_ln10_45" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 811 'sub' 'sub_ln10_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 812 [1/1] (0.00ns)   --->   "%cr_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_22, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 812 'partselect' 'cr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 813 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_22 = add i28 %mul_ln11_44, i28 %mul_ln11_45" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 813 'add' 'add_ln11_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 814 [1/1] (0.00ns)   --->   "%ci_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_22, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 814 'partselect' 'ci_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 815 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_23 = sub i28 %mul_ln10_46, i28 %mul_ln10_47" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 815 'sub' 'sub_ln10_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%dr_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_23, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 816 'partselect' 'dr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 817 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_23 = add i28 %mul_ln11_46, i28 %mul_ln11_47" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 817 'add' 'add_ln11_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%di_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_23, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 818 'partselect' 'di_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (2.07ns)   --->   "%ar0_15 = add i16 %br_7, i16 %a_real_25" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 819 'add' 'ar0_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 820 [1/1] (2.07ns)   --->   "%ar1_15 = sub i16 %a_real_25, i16 %br_7" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 820 'sub' 'ar1_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 821 [1/1] (2.07ns)   --->   "%cr0_15 = add i16 %dr_7, i16 %cr_7" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 821 'add' 'cr0_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 822 [1/1] (2.07ns)   --->   "%ci0_15 = add i16 %di_7, i16 %ci_7" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 822 'add' 'ci0_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 823 [1/1] (2.07ns)   --->   "%cr1_15 = sub i16 %cr_7, i16 %dr_7" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 823 'sub' 'cr1_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 824 [1/1] (2.07ns)   --->   "%ci1_15 = sub i16 %ci_7, i16 %di_7" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 824 'sub' 'ci1_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 825 [1/1] (2.07ns)   --->   "%a_real_14 = add i16 %cr0_15, i16 %ar0_15" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 825 'add' 'a_real_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 826 [1/1] (2.07ns)   --->   "%add_ln35_15 = add i16 %ci1_15, i16 %ar1_15" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 826 'add' 'add_ln35_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 827 [1/1] (2.07ns)   --->   "%sub_ln36_30 = sub i16 %ar0_15, i16 %cr0_15" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 827 'sub' 'sub_ln36_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 828 [1/1] (2.07ns)   --->   "%sub_ln37_15 = sub i16 %ar1_15, i16 %ci1_15" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 828 'sub' 'sub_ln37_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 829 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_24 = sub i28 %mul_ln10_48, i28 %mul_ln10_49" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 829 'sub' 'sub_ln10_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_24, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 830 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 831 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_24 = add i28 %mul_ln11_48, i28 %mul_ln11_49" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 831 'add' 'add_ln11_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_24, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 832 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 833 [1/1] (2.07ns)   --->   "%add_ln45 = add i16 %trunc_ln2, i16 %a_real_15" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 833 'add' 'add_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 834 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45, i4 %stage2_real_addr" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 834 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 835 [1/1] (2.07ns)   --->   "%add_ln46 = add i16 %trunc_ln3, i16 %a_imag_15" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 835 'add' 'add_ln46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 836 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46, i4 %stage2_imag_addr" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 836 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 837 [1/1] (2.07ns)   --->   "%sub_ln47 = sub i16 %a_real_15, i16 %trunc_ln2" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 837 'sub' 'sub_ln47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 838 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47, i4 %stage2_real_addr_8" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 838 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 839 [1/1] (2.07ns)   --->   "%sub_ln48 = sub i16 %a_imag_15, i16 %trunc_ln3" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 839 'sub' 'sub_ln48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 840 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48, i4 %stage2_imag_addr_8" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 840 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 841 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_25 = sub i28 %mul_ln10_50, i28 %mul_ln10_51" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 841 'sub' 'sub_ln10_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln10_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_25, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 842 'partselect' 'trunc_ln10_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 843 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_25 = add i28 %mul_ln11_50, i28 %mul_ln11_51" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 843 'add' 'add_ln11_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln11_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_25, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 844 'partselect' 'trunc_ln11_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (2.07ns)   --->   "%add_ln45_1 = add i16 %trunc_ln10_s, i16 %ar_9" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 845 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 846 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_1, i4 %stage2_real_1_addr" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 846 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 847 [1/1] (2.07ns)   --->   "%add_ln46_1 = add i16 %trunc_ln11_s, i16 %ai_9" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 847 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 848 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_1, i4 %stage2_imag_1_addr" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 848 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 849 [1/1] (2.07ns)   --->   "%sub_ln47_1 = sub i16 %ar_9, i16 %trunc_ln10_s" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 849 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 850 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_1, i4 %stage2_real_1_addr_8" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 850 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 851 [1/1] (2.07ns)   --->   "%sub_ln48_1 = sub i16 %ai_9, i16 %trunc_ln11_s" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 851 'sub' 'sub_ln48_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 852 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_1, i4 %stage2_imag_1_addr_8" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 852 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 853 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_26)   --->   "%mul_ln10_53 = mul i28 %sext_ln10_67, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 853 'mul' 'mul_ln10_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 854 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_26 = sub i28 %mul_ln10_52, i28 %mul_ln10_53" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 854 'sub' 'sub_ln10_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 855 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_26)   --->   "%mul_ln11_53 = mul i28 %sext_ln10_67, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 855 'mul' 'mul_ln11_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 856 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_26 = add i28 %mul_ln11_52, i28 %mul_ln11_53" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 856 'add' 'add_ln11_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 857 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_27)   --->   "%mul_ln10_55 = mul i28 %sext_ln10_69, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 857 'mul' 'mul_ln10_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 858 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_27 = sub i28 %mul_ln10_54, i28 %mul_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 858 'sub' 'sub_ln10_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 859 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_27)   --->   "%mul_ln11_55 = mul i28 %sext_ln10_69, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 859 'mul' 'mul_ln11_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 860 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_27 = add i28 %mul_ln11_54, i28 %mul_ln11_55" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 860 'add' 'add_ln11_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 861 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_28 = sub i28 %mul_ln10_56, i28 %mul_ln10_57" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 861 'sub' 'sub_ln10_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_28, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 862 'partselect' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 863 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_28 = add i28 %mul_ln11_56, i28 %mul_ln11_57" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 863 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_28, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 864 'partselect' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 865 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_29 = sub i28 %mul_ln10_58, i28 %mul_ln10_59" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 865 'sub' 'sub_ln10_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_29, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 866 'partselect' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 867 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_29 = add i28 %mul_ln11_58, i28 %mul_ln11_59" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 867 'add' 'add_ln11_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln11_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_29, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 868 'partselect' 'trunc_ln11_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 869 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_30 = sub i28 %mul_ln10_60, i28 %mul_ln10_61" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 869 'sub' 'sub_ln10_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_30, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 870 'partselect' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 871 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_30 = add i28 %mul_ln11_60, i28 %mul_ln11_61" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 871 'add' 'add_ln11_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_30, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 872 'partselect' 'trunc_ln11_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 873 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_31 = sub i28 %mul_ln10_62, i28 %mul_ln10_63" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 873 'sub' 'sub_ln10_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_31, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 874 'partselect' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 875 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_31 = add i28 %mul_ln11_62, i28 %mul_ln11_63" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 875 'add' 'add_ln11_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln11_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_31, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 876 'partselect' 'trunc_ln11_6' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.49>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%stage2_real_addr_1 = getelementptr i16 %stage2_real, i64 0, i64 1" [FFT32_check.cpp:138]   --->   Operation 877 'getelementptr' 'stage2_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 878 [1/1] (0.00ns)   --->   "%stage2_imag_addr_1 = getelementptr i16 %stage2_imag, i64 0, i64 1" [FFT32_check.cpp:138]   --->   Operation 878 'getelementptr' 'stage2_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 879 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_1 = getelementptr i16 %stage2_real_1, i64 0, i64 1" [FFT32_check.cpp:139]   --->   Operation 879 'getelementptr' 'stage2_real_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_1 = getelementptr i16 %stage2_imag_1, i64 0, i64 1" [FFT32_check.cpp:139]   --->   Operation 880 'getelementptr' 'stage2_imag_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 881 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_3 = sub i28 %mul_ln10_6, i28 %mul_ln10_7" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 881 'sub' 'sub_ln10_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 882 [1/1] (0.00ns)   --->   "%br_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_3, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 882 'partselect' 'br_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 883 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_3 = add i28 %mul_ln11_6, i28 %mul_ln11_7" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 883 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 884 [1/1] (0.00ns)   --->   "%bi_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_3, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 884 'partselect' 'bi_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 885 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_4 = sub i28 %mul_ln10_8, i28 %mul_ln10_9" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 885 'sub' 'sub_ln10_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 886 [1/1] (0.00ns)   --->   "%cr_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_4, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 886 'partselect' 'cr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 887 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_4 = add i28 %mul_ln11_8, i28 %mul_ln11_9" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 887 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 888 [1/1] (0.00ns)   --->   "%ci_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_4, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 888 'partselect' 'ci_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 889 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_5 = sub i28 %mul_ln10_10, i28 %mul_ln10_11" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 889 'sub' 'sub_ln10_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 890 [1/1] (0.00ns)   --->   "%dr_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_5, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 890 'partselect' 'dr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 891 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_5 = add i28 %mul_ln11_10, i28 %mul_ln11_11" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 891 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 892 [1/1] (0.00ns)   --->   "%di_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_5, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 892 'partselect' 'di_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 893 [1/1] (2.07ns)   --->   "%ar0_9 = add i16 %br_1, i16 %a_real_16" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 893 'add' 'ar0_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 894 [1/1] (2.07ns)   --->   "%ai0_9 = add i16 %bi_1, i16 %a_imag_16" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 894 'add' 'ai0_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 895 [1/1] (2.07ns)   --->   "%ar1_9 = sub i16 %a_real_16, i16 %br_1" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 895 'sub' 'ar1_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 896 [1/1] (2.07ns)   --->   "%ai1_9 = sub i16 %a_imag_16, i16 %bi_1" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 896 'sub' 'ai1_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 897 [1/1] (2.07ns)   --->   "%cr0_9 = add i16 %dr_1, i16 %cr_1" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 897 'add' 'cr0_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 898 [1/1] (2.07ns)   --->   "%ci0_9 = add i16 %di_1, i16 %ci_1" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 898 'add' 'ci0_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 899 [1/1] (2.07ns)   --->   "%cr1_9 = sub i16 %cr_1, i16 %dr_1" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 899 'sub' 'cr1_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 900 [1/1] (2.07ns)   --->   "%ci1_9 = sub i16 %ci_1, i16 %di_1" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 900 'sub' 'ci1_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln10_14 = sext i16 %add_ln35_2" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 901 'sext' 'sext_ln10_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 902 [1/1] (5.58ns)   --->   "%mul_ln10_12 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 902 'mul' 'mul_ln10_12' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 903 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_6)   --->   "%mul_ln10_13 = mul i28 %sext_ln10_16, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 903 'mul' 'mul_ln10_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 904 [1/1] (5.58ns)   --->   "%mul_ln11_12 = mul i28 %sext_ln10_14, i28 %sext_ln10_17" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 904 'mul' 'mul_ln11_12' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 905 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_6)   --->   "%mul_ln11_13 = mul i28 %sext_ln10_16, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 905 'mul' 'mul_ln11_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln10_18 = sext i16 %sub_ln36_4" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 906 'sext' 'sext_ln10_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 907 [1/1] (5.58ns)   --->   "%mul_ln10_14 = mul i28 %sext_ln10_18, i28 %sext_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 907 'mul' 'mul_ln10_14' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 908 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_7)   --->   "%mul_ln10_15 = mul i28 %sext_ln10_20, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 908 'mul' 'mul_ln10_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 909 [1/1] (5.58ns)   --->   "%mul_ln11_14 = mul i28 %sext_ln10_18, i28 %sext_ln10_21" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 909 'mul' 'mul_ln11_14' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 910 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_7)   --->   "%mul_ln11_15 = mul i28 %sext_ln10_20, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 910 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln10_22 = sext i16 %sub_ln37_2" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 911 'sext' 'sext_ln10_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (5.58ns)   --->   "%mul_ln10_16 = mul i28 %sext_ln10_22, i28 %sext_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 912 'mul' 'mul_ln10_16' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 913 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_8)   --->   "%mul_ln10_17 = mul i28 %sext_ln10_24, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 913 'mul' 'mul_ln10_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 914 [1/1] (5.58ns)   --->   "%mul_ln11_16 = mul i28 %sext_ln10_22, i28 %sext_ln10_25" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 914 'mul' 'mul_ln11_16' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 915 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_8)   --->   "%mul_ln11_17 = mul i28 %sext_ln10_24, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 915 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln10_26 = sext i16 %add_ln35_3" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 916 'sext' 'sext_ln10_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (5.58ns)   --->   "%mul_ln10_18 = mul i28 %sext_ln10_26, i28 %sext_ln10_15" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 917 'mul' 'mul_ln10_18' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 918 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_9)   --->   "%mul_ln10_19 = mul i28 %sext_ln10_27, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 918 'mul' 'mul_ln10_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 919 [1/1] (5.58ns)   --->   "%mul_ln11_18 = mul i28 %sext_ln10_26, i28 %sext_ln10_17" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 919 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 920 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_9)   --->   "%mul_ln11_19 = mul i28 %sext_ln10_27, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 920 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln10_28 = sext i16 %sub_ln36_6" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 921 'sext' 'sext_ln10_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 922 [1/1] (5.58ns)   --->   "%mul_ln10_20 = mul i28 %sext_ln10_28, i28 %sext_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 922 'mul' 'mul_ln10_20' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 923 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_10)   --->   "%mul_ln10_21 = mul i28 %sext_ln10_29, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 923 'mul' 'mul_ln10_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 924 [1/1] (5.58ns)   --->   "%mul_ln11_20 = mul i28 %sext_ln10_28, i28 %sext_ln10_21" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 924 'mul' 'mul_ln11_20' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 925 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_10)   --->   "%mul_ln11_21 = mul i28 %sext_ln10_29, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 925 'mul' 'mul_ln11_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln10_30 = sext i16 %sub_ln37_3" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 926 'sext' 'sext_ln10_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 927 [1/1] (5.58ns)   --->   "%mul_ln10_22 = mul i28 %sext_ln10_30, i28 %sext_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 927 'mul' 'mul_ln10_22' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 928 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_11)   --->   "%mul_ln10_23 = mul i28 %sext_ln10_31, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 928 'mul' 'mul_ln10_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 929 [1/1] (5.58ns)   --->   "%mul_ln11_22 = mul i28 %sext_ln10_30, i28 %sext_ln10_25" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 929 'mul' 'mul_ln11_22' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 930 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_11)   --->   "%mul_ln11_23 = mul i28 %sext_ln10_31, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 930 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 931 [1/1] (0.00ns)   --->   "%stage2_real_addr_9 = getelementptr i16 %stage2_real, i64 0, i64 9" [FFT32_check.cpp:138]   --->   Operation 931 'getelementptr' 'stage2_real_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 932 [1/1] (0.00ns)   --->   "%stage2_imag_addr_9 = getelementptr i16 %stage2_imag, i64 0, i64 9" [FFT32_check.cpp:138]   --->   Operation 932 'getelementptr' 'stage2_imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 933 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_9 = getelementptr i16 %stage2_real_1, i64 0, i64 9" [FFT32_check.cpp:139]   --->   Operation 933 'getelementptr' 'stage2_real_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 934 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_9 = getelementptr i16 %stage2_imag_1, i64 0, i64 9" [FFT32_check.cpp:139]   --->   Operation 934 'getelementptr' 'stage2_imag_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 935 [1/1] (2.07ns)   --->   "%ai0_14 = add i16 %bi_6, i16 %a_imag_24" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 935 'add' 'ai0_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 936 [1/1] (2.07ns)   --->   "%ai1_14 = sub i16 %a_imag_24, i16 %bi_6" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 936 'sub' 'ai1_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 937 [1/1] (2.07ns)   --->   "%a_imag_12 = add i16 %ci0_14, i16 %ai0_14" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 937 'add' 'a_imag_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 938 [1/1] (2.07ns)   --->   "%sub_ln35_14 = sub i16 %ai1_14, i16 %cr1_14" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 938 'sub' 'sub_ln35_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 939 [1/1] (2.07ns)   --->   "%sub_ln36_29 = sub i16 %ai0_14, i16 %ci0_14" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 939 'sub' 'sub_ln36_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 940 [1/1] (2.07ns)   --->   "%add_ln37_14 = add i16 %cr1_14, i16 %ai1_14" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 940 'add' 'add_ln37_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 941 [1/1] (2.07ns)   --->   "%ai0_15 = add i16 %bi_7, i16 %a_imag_25" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 941 'add' 'ai0_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 942 [1/1] (2.07ns)   --->   "%ai1_15 = sub i16 %a_imag_25, i16 %bi_7" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 942 'sub' 'ai1_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 943 [1/1] (2.07ns)   --->   "%a_imag_14 = add i16 %ci0_15, i16 %ai0_15" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 943 'add' 'a_imag_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 944 [1/1] (2.07ns)   --->   "%sub_ln35_15 = sub i16 %ai1_15, i16 %cr1_15" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 944 'sub' 'sub_ln35_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 945 [1/1] (2.07ns)   --->   "%sub_ln36_31 = sub i16 %ai0_15, i16 %ci0_15" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 945 'sub' 'sub_ln36_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 946 [1/1] (2.07ns)   --->   "%add_ln37_15 = add i16 %cr1_15, i16 %ai1_15" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 946 'add' 'add_ln37_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 947 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_26 = sub i28 %mul_ln10_52, i28 %mul_ln10_53" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 947 'sub' 'sub_ln10_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_26, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 948 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 949 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_26 = add i28 %mul_ln11_52, i28 %mul_ln11_53" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 949 'add' 'add_ln11_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_26, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 950 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 951 [1/1] (2.07ns)   --->   "%add_ln45_2 = add i16 %trunc_ln10_1, i16 %ar_10" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 951 'add' 'add_ln45_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 952 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_2, i4 %stage2_real_addr_1" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 952 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 953 [1/1] (2.07ns)   --->   "%add_ln46_2 = add i16 %trunc_ln11_1, i16 %ai_10" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 953 'add' 'add_ln46_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 954 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_2, i4 %stage2_imag_addr_1" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 954 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 955 [1/1] (2.07ns)   --->   "%sub_ln47_2 = sub i16 %ar_10, i16 %trunc_ln10_1" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 955 'sub' 'sub_ln47_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 956 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_2, i4 %stage2_real_addr_9" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 956 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 957 [1/1] (2.07ns)   --->   "%sub_ln48_2 = sub i16 %ai_10, i16 %trunc_ln11_1" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 957 'sub' 'sub_ln48_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 958 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_2, i4 %stage2_imag_addr_9" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 958 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 959 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_27 = sub i28 %mul_ln10_54, i28 %mul_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 959 'sub' 'sub_ln10_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_27, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 960 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 961 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_27 = add i28 %mul_ln11_54, i28 %mul_ln11_55" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 961 'add' 'add_ln11_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_27, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 962 'partselect' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 963 [1/1] (2.07ns)   --->   "%add_ln45_3 = add i16 %trunc_ln10_2, i16 %ar_11" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 963 'add' 'add_ln45_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 964 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_3, i4 %stage2_real_1_addr_1" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 964 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 965 [1/1] (2.07ns)   --->   "%add_ln46_3 = add i16 %trunc_ln11_2, i16 %ai_11" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 965 'add' 'add_ln46_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 966 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_3, i4 %stage2_imag_1_addr_1" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 966 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 967 [1/1] (2.07ns)   --->   "%sub_ln47_3 = sub i16 %ar_11, i16 %trunc_ln10_2" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 967 'sub' 'sub_ln47_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 968 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_3, i4 %stage2_real_1_addr_9" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 968 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 969 [1/1] (2.07ns)   --->   "%sub_ln48_3 = sub i16 %ai_11, i16 %trunc_ln11_2" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 969 'sub' 'sub_ln48_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 970 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_3, i4 %stage2_imag_1_addr_9" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 970 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln10_82 = sext i16 %a_real_12" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 971 'sext' 'sext_ln10_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln10_83 = sext i14 %agg_result_i18" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 972 'sext' 'sext_ln10_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln10_84 = sext i16 %a_imag_12" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 973 'sext' 'sext_ln10_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln10_85 = sext i14 %agg_result_i19" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 974 'sext' 'sext_ln10_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 975 [1/1] (5.58ns)   --->   "%mul_ln10_64 = mul i28 %sext_ln10_82, i28 %sext_ln10_83" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 975 'mul' 'mul_ln10_64' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 976 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_32)   --->   "%mul_ln10_65 = mul i28 %sext_ln10_84, i28 %sext_ln10_85" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 976 'mul' 'mul_ln10_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 977 [1/1] (5.58ns)   --->   "%mul_ln11_64 = mul i28 %sext_ln10_82, i28 %sext_ln10_85" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 977 'mul' 'mul_ln11_64' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 978 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_32)   --->   "%mul_ln11_65 = mul i28 %sext_ln10_84, i28 %sext_ln10_83" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 978 'mul' 'mul_ln11_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln10_86 = sext i16 %add_ln35_14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 979 'sext' 'sext_ln10_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln10_87 = sext i16 %sub_ln35_14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 980 'sext' 'sext_ln10_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 981 [1/1] (5.58ns)   --->   "%mul_ln10_66 = mul i28 %sext_ln10_86, i28 %sext_ln10_53" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 981 'mul' 'mul_ln10_66' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 982 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_33)   --->   "%mul_ln10_67 = mul i28 %sext_ln10_87, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 982 'mul' 'mul_ln10_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 983 [1/1] (5.58ns)   --->   "%mul_ln11_66 = mul i28 %sext_ln10_86, i28 %sext_ln10_55" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 983 'mul' 'mul_ln11_66' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 984 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_33)   --->   "%mul_ln11_67 = mul i28 %sext_ln10_87, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 984 'mul' 'mul_ln11_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln10_88 = sext i16 %sub_ln36_28" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 985 'sext' 'sext_ln10_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln10_89 = sext i14 %agg_result_i20" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 986 'sext' 'sext_ln10_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln10_90 = sext i16 %sub_ln36_29" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 987 'sext' 'sext_ln10_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln10_91 = sext i14 %agg_result_i21" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 988 'sext' 'sext_ln10_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 989 [1/1] (5.58ns)   --->   "%mul_ln10_68 = mul i28 %sext_ln10_88, i28 %sext_ln10_89" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 989 'mul' 'mul_ln10_68' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 990 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_34)   --->   "%mul_ln10_69 = mul i28 %sext_ln10_90, i28 %sext_ln10_91" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 990 'mul' 'mul_ln10_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 991 [1/1] (5.58ns)   --->   "%mul_ln11_68 = mul i28 %sext_ln10_88, i28 %sext_ln10_91" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 991 'mul' 'mul_ln11_68' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 992 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_34)   --->   "%mul_ln11_69 = mul i28 %sext_ln10_90, i28 %sext_ln10_89" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 992 'mul' 'mul_ln11_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln10_92 = sext i16 %sub_ln37_14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 993 'sext' 'sext_ln10_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln10_93 = sext i14 %agg_result_i22" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 994 'sext' 'sext_ln10_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln10_94 = sext i16 %add_ln37_14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 995 'sext' 'sext_ln10_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln10_95 = sext i14 %agg_result_i23" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 996 'sext' 'sext_ln10_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 997 [1/1] (5.58ns)   --->   "%mul_ln10_70 = mul i28 %sext_ln10_92, i28 %sext_ln10_93" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 997 'mul' 'mul_ln10_70' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 998 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_35)   --->   "%mul_ln10_71 = mul i28 %sext_ln10_94, i28 %sext_ln10_95" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 998 'mul' 'mul_ln10_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 999 [1/1] (5.58ns)   --->   "%mul_ln11_70 = mul i28 %sext_ln10_92, i28 %sext_ln10_95" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 999 'mul' 'mul_ln11_70' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1000 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_35)   --->   "%mul_ln11_71 = mul i28 %sext_ln10_94, i28 %sext_ln10_93" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1000 'mul' 'mul_ln11_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln10_96 = sext i16 %a_real_14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1001 'sext' 'sext_ln10_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln10_97 = sext i14 %agg_result_i24" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1002 'sext' 'sext_ln10_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln10_98 = sext i16 %a_imag_14" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1003 'sext' 'sext_ln10_98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln10_99 = sext i14 %agg_result_i25" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1004 'sext' 'sext_ln10_99' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1005 [1/1] (5.58ns)   --->   "%mul_ln10_72 = mul i28 %sext_ln10_96, i28 %sext_ln10_97" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1005 'mul' 'mul_ln10_72' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1006 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_36)   --->   "%mul_ln10_73 = mul i28 %sext_ln10_98, i28 %sext_ln10_99" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1006 'mul' 'mul_ln10_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1007 [1/1] (5.58ns)   --->   "%mul_ln11_72 = mul i28 %sext_ln10_96, i28 %sext_ln10_99" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1007 'mul' 'mul_ln11_72' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1008 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_36)   --->   "%mul_ln11_73 = mul i28 %sext_ln10_98, i28 %sext_ln10_97" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1008 'mul' 'mul_ln11_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln10_100 = sext i16 %add_ln35_15" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1009 'sext' 'sext_ln10_100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln10_101 = sext i14 %agg_result_i26" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1010 'sext' 'sext_ln10_101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln10_102 = sext i16 %sub_ln35_15" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1011 'sext' 'sext_ln10_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln10_103 = sext i14 %agg_result_i27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1012 'sext' 'sext_ln10_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1013 [1/1] (5.58ns)   --->   "%mul_ln10_74 = mul i28 %sext_ln10_100, i28 %sext_ln10_101" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1013 'mul' 'mul_ln10_74' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_37)   --->   "%mul_ln10_75 = mul i28 %sext_ln10_102, i28 %sext_ln10_103" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1014 'mul' 'mul_ln10_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1015 [1/1] (5.58ns)   --->   "%mul_ln11_74 = mul i28 %sext_ln10_100, i28 %sext_ln10_103" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1015 'mul' 'mul_ln11_74' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1016 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_37)   --->   "%mul_ln11_75 = mul i28 %sext_ln10_102, i28 %sext_ln10_101" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1016 'mul' 'mul_ln11_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln10_104 = sext i16 %sub_ln36_30" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1017 'sext' 'sext_ln10_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln10_105 = sext i14 %agg_result_i28" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1018 'sext' 'sext_ln10_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln10_106 = sext i16 %sub_ln36_31" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1019 'sext' 'sext_ln10_106' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln10_107 = sext i14 %agg_result_i29" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1020 'sext' 'sext_ln10_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1021 [1/1] (5.58ns)   --->   "%mul_ln10_76 = mul i28 %sext_ln10_104, i28 %sext_ln10_105" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1021 'mul' 'mul_ln10_76' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1022 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_38)   --->   "%mul_ln10_77 = mul i28 %sext_ln10_106, i28 %sext_ln10_107" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1022 'mul' 'mul_ln10_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1023 [1/1] (5.58ns)   --->   "%mul_ln11_76 = mul i28 %sext_ln10_104, i28 %sext_ln10_107" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1023 'mul' 'mul_ln11_76' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1024 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_38)   --->   "%mul_ln11_77 = mul i28 %sext_ln10_106, i28 %sext_ln10_105" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1024 'mul' 'mul_ln11_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln10_108 = sext i16 %sub_ln37_15" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1025 'sext' 'sext_ln10_108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln10_109 = sext i14 %agg_result_i30" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1026 'sext' 'sext_ln10_109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln10_110 = sext i16 %add_ln37_15" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1027 'sext' 'sext_ln10_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln10_111 = sext i14 %agg_result_i31" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1028 'sext' 'sext_ln10_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1029 [1/1] (5.58ns)   --->   "%mul_ln10_78 = mul i28 %sext_ln10_108, i28 %sext_ln10_109" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1029 'mul' 'mul_ln10_78' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1030 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_39)   --->   "%mul_ln10_79 = mul i28 %sext_ln10_110, i28 %sext_ln10_111" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1030 'mul' 'mul_ln10_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1031 [1/1] (5.58ns)   --->   "%mul_ln11_78 = mul i28 %sext_ln10_108, i28 %sext_ln10_111" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1031 'mul' 'mul_ln11_78' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1032 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_39)   --->   "%mul_ln11_79 = mul i28 %sext_ln10_110, i28 %sext_ln10_109" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1032 'mul' 'mul_ln11_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.47>
ST_14 : Operation 1033 [1/1] (2.07ns)   --->   "%a_real_17 = add i16 %cr0_9, i16 %ar0_9" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 1033 'add' 'a_real_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1034 [1/1] (2.07ns)   --->   "%a_imag_17 = add i16 %ci0_9, i16 %ai0_9" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 1034 'add' 'a_imag_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1035 [1/1] (2.07ns)   --->   "%ar_13 = add i16 %ci1_9, i16 %ar1_9" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 1035 'add' 'ar_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1036 [1/1] (2.07ns)   --->   "%ai_13 = sub i16 %ai1_9, i16 %cr1_9" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 1036 'sub' 'ai_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1037 [1/1] (2.07ns)   --->   "%ar_14 = sub i16 %ar0_9, i16 %cr0_9" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 1037 'sub' 'ar_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1038 [1/1] (2.07ns)   --->   "%ai_14 = sub i16 %ai0_9, i16 %ci0_9" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 1038 'sub' 'ai_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1039 [1/1] (2.07ns)   --->   "%ar_15 = sub i16 %ar1_9, i16 %ci1_9" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 1039 'sub' 'ar_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1040 [1/1] (2.07ns)   --->   "%ai_15 = add i16 %cr1_9, i16 %ai1_9" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 1040 'add' 'ai_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1041 [1/1] (0.00ns)   --->   "%stage2_real_addr_2 = getelementptr i16 %stage2_real, i64 0, i64 2" [FFT32_check.cpp:136]   --->   Operation 1041 'getelementptr' 'stage2_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (0.00ns)   --->   "%stage2_imag_addr_2 = getelementptr i16 %stage2_imag, i64 0, i64 2" [FFT32_check.cpp:136]   --->   Operation 1042 'getelementptr' 'stage2_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1043 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_2 = getelementptr i16 %stage2_real_1, i64 0, i64 2" [FFT32_check.cpp:137]   --->   Operation 1043 'getelementptr' 'stage2_real_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1044 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_2 = getelementptr i16 %stage2_imag_1, i64 0, i64 2" [FFT32_check.cpp:137]   --->   Operation 1044 'getelementptr' 'stage2_imag_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1045 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_6)   --->   "%mul_ln10_13 = mul i28 %sext_ln10_16, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1045 'mul' 'mul_ln10_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1046 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_6 = sub i28 %mul_ln10_12, i28 %mul_ln10_13" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1046 'sub' 'sub_ln10_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1047 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_6)   --->   "%mul_ln11_13 = mul i28 %sext_ln10_16, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1047 'mul' 'mul_ln11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1048 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_6 = add i28 %mul_ln11_12, i28 %mul_ln11_13" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1048 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1049 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_7)   --->   "%mul_ln10_15 = mul i28 %sext_ln10_20, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1049 'mul' 'mul_ln10_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1050 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_7 = sub i28 %mul_ln10_14, i28 %mul_ln10_15" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1050 'sub' 'sub_ln10_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1051 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_7)   --->   "%mul_ln11_15 = mul i28 %sext_ln10_20, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1051 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1052 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_7 = add i28 %mul_ln11_14, i28 %mul_ln11_15" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1052 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1053 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_8)   --->   "%mul_ln10_17 = mul i28 %sext_ln10_24, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1053 'mul' 'mul_ln10_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1054 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_8 = sub i28 %mul_ln10_16, i28 %mul_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1054 'sub' 'sub_ln10_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1055 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_8)   --->   "%mul_ln11_17 = mul i28 %sext_ln10_24, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1055 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1056 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_8 = add i28 %mul_ln11_16, i28 %mul_ln11_17" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1056 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1057 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_9)   --->   "%mul_ln10_19 = mul i28 %sext_ln10_27, i28 %sext_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1057 'mul' 'mul_ln10_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1058 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_9 = sub i28 %mul_ln10_18, i28 %mul_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1058 'sub' 'sub_ln10_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1059 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_9)   --->   "%mul_ln11_19 = mul i28 %sext_ln10_27, i28 %sext_ln10_15" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1059 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1060 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_9 = add i28 %mul_ln11_18, i28 %mul_ln11_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1060 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1061 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_10)   --->   "%mul_ln10_21 = mul i28 %sext_ln10_29, i28 %sext_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1061 'mul' 'mul_ln10_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1062 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_10 = sub i28 %mul_ln10_20, i28 %mul_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1062 'sub' 'sub_ln10_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1063 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_10)   --->   "%mul_ln11_21 = mul i28 %sext_ln10_29, i28 %sext_ln10_19" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1063 'mul' 'mul_ln11_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1064 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_10 = add i28 %mul_ln11_20, i28 %mul_ln11_21" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1064 'add' 'add_ln11_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1065 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_11)   --->   "%mul_ln10_23 = mul i28 %sext_ln10_31, i28 %sext_ln10_25" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1065 'mul' 'mul_ln10_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1066 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_11 = sub i28 %mul_ln10_22, i28 %mul_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1066 'sub' 'sub_ln10_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1067 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_11)   --->   "%mul_ln11_23 = mul i28 %sext_ln10_31, i28 %sext_ln10_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1067 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1068 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_11 = add i28 %mul_ln11_22, i28 %mul_ln11_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1068 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1069 [1/1] (0.00ns)   --->   "%stage2_real_addr_10 = getelementptr i16 %stage2_real, i64 0, i64 10" [FFT32_check.cpp:136]   --->   Operation 1069 'getelementptr' 'stage2_real_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1070 [1/1] (0.00ns)   --->   "%stage2_imag_addr_10 = getelementptr i16 %stage2_imag, i64 0, i64 10" [FFT32_check.cpp:136]   --->   Operation 1070 'getelementptr' 'stage2_imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1071 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_10 = getelementptr i16 %stage2_real_1, i64 0, i64 10" [FFT32_check.cpp:137]   --->   Operation 1071 'getelementptr' 'stage2_real_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_10 = getelementptr i16 %stage2_imag_1, i64 0, i64 10" [FFT32_check.cpp:137]   --->   Operation 1072 'getelementptr' 'stage2_imag_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1073 [1/1] (2.07ns)   --->   "%add_ln45_4 = add i16 %trunc_ln10_3, i16 %a_real_17" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1073 'add' 'add_ln45_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1074 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_4, i4 %stage2_real_addr_2" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1074 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1075 [1/1] (2.07ns)   --->   "%add_ln46_4 = add i16 %trunc_ln11_3, i16 %a_imag_17" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1075 'add' 'add_ln46_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_4, i4 %stage2_imag_addr_2" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1076 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1077 [1/1] (2.07ns)   --->   "%sub_ln47_4 = sub i16 %a_real_17, i16 %trunc_ln10_3" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1077 'sub' 'sub_ln47_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1078 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_4, i4 %stage2_real_addr_10" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1078 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1079 [1/1] (2.07ns)   --->   "%sub_ln48_4 = sub i16 %a_imag_17, i16 %trunc_ln11_3" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1079 'sub' 'sub_ln48_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1080 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_4, i4 %stage2_imag_addr_10" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1080 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1081 [1/1] (2.07ns)   --->   "%add_ln45_5 = add i16 %trunc_ln10_4, i16 %ar_13" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1081 'add' 'add_ln45_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_5, i4 %stage2_real_1_addr_2" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1082 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1083 [1/1] (2.07ns)   --->   "%add_ln46_5 = add i16 %trunc_ln11_4, i16 %ai_13" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1083 'add' 'add_ln46_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_5, i4 %stage2_imag_1_addr_2" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1084 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1085 [1/1] (2.07ns)   --->   "%sub_ln47_5 = sub i16 %ar_13, i16 %trunc_ln10_4" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1085 'sub' 'sub_ln47_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_5, i4 %stage2_real_1_addr_10" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1086 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1087 [1/1] (2.07ns)   --->   "%sub_ln48_5 = sub i16 %ai_13, i16 %trunc_ln11_4" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1087 'sub' 'sub_ln48_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1088 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_5, i4 %stage2_imag_1_addr_10" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1088 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_14 : Operation 1089 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_32)   --->   "%mul_ln10_65 = mul i28 %sext_ln10_84, i28 %sext_ln10_85" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1089 'mul' 'mul_ln10_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1090 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_32)   --->   "%mul_ln11_65 = mul i28 %sext_ln10_84, i28 %sext_ln10_83" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1090 'mul' 'mul_ln11_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1091 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_33)   --->   "%mul_ln10_67 = mul i28 %sext_ln10_87, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1091 'mul' 'mul_ln10_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1092 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_33)   --->   "%mul_ln11_67 = mul i28 %sext_ln10_87, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1092 'mul' 'mul_ln11_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1093 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_34)   --->   "%mul_ln10_69 = mul i28 %sext_ln10_90, i28 %sext_ln10_91" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1093 'mul' 'mul_ln10_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1094 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_34)   --->   "%mul_ln11_69 = mul i28 %sext_ln10_90, i28 %sext_ln10_89" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1094 'mul' 'mul_ln11_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1095 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_35)   --->   "%mul_ln10_71 = mul i28 %sext_ln10_94, i28 %sext_ln10_95" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1095 'mul' 'mul_ln10_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1096 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_35)   --->   "%mul_ln11_71 = mul i28 %sext_ln10_94, i28 %sext_ln10_93" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1096 'mul' 'mul_ln11_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1097 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_36)   --->   "%mul_ln10_73 = mul i28 %sext_ln10_98, i28 %sext_ln10_99" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1097 'mul' 'mul_ln10_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1098 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_36)   --->   "%mul_ln11_73 = mul i28 %sext_ln10_98, i28 %sext_ln10_97" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1098 'mul' 'mul_ln11_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1099 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_37)   --->   "%mul_ln10_75 = mul i28 %sext_ln10_102, i28 %sext_ln10_103" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1099 'mul' 'mul_ln10_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1100 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_37)   --->   "%mul_ln11_75 = mul i28 %sext_ln10_102, i28 %sext_ln10_101" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1100 'mul' 'mul_ln11_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1101 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_38)   --->   "%mul_ln10_77 = mul i28 %sext_ln10_106, i28 %sext_ln10_107" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1101 'mul' 'mul_ln10_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1102 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_38)   --->   "%mul_ln11_77 = mul i28 %sext_ln10_106, i28 %sext_ln10_105" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1102 'mul' 'mul_ln11_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1103 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_39)   --->   "%mul_ln10_79 = mul i28 %sext_ln10_110, i28 %sext_ln10_111" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1103 'mul' 'mul_ln10_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1104 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_39)   --->   "%mul_ln11_79 = mul i28 %sext_ln10_110, i28 %sext_ln10_109" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1104 'mul' 'mul_ln11_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.39>
ST_15 : Operation 1105 [1/1] (0.00ns)   --->   "%stage2_real_addr_3 = getelementptr i16 %stage2_real, i64 0, i64 3" [FFT32_check.cpp:138]   --->   Operation 1105 'getelementptr' 'stage2_real_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1106 [1/1] (0.00ns)   --->   "%stage2_imag_addr_3 = getelementptr i16 %stage2_imag, i64 0, i64 3" [FFT32_check.cpp:138]   --->   Operation 1106 'getelementptr' 'stage2_imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1107 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_3 = getelementptr i16 %stage2_real_1, i64 0, i64 3" [FFT32_check.cpp:139]   --->   Operation 1107 'getelementptr' 'stage2_real_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1108 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_3 = getelementptr i16 %stage2_imag_1, i64 0, i64 3" [FFT32_check.cpp:139]   --->   Operation 1108 'getelementptr' 'stage2_imag_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1109 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_6 = sub i28 %mul_ln10_12, i28 %mul_ln10_13" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1109 'sub' 'sub_ln10_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1110 [1/1] (0.00ns)   --->   "%br_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_6, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1110 'partselect' 'br_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1111 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_6 = add i28 %mul_ln11_12, i28 %mul_ln11_13" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1111 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1112 [1/1] (0.00ns)   --->   "%bi_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_6, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1112 'partselect' 'bi_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1113 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_7 = sub i28 %mul_ln10_14, i28 %mul_ln10_15" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1113 'sub' 'sub_ln10_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1114 [1/1] (0.00ns)   --->   "%cr_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_7, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1114 'partselect' 'cr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_7 = add i28 %mul_ln11_14, i28 %mul_ln11_15" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1115 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1116 [1/1] (0.00ns)   --->   "%ci_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_7, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1116 'partselect' 'ci_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1117 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_8 = sub i28 %mul_ln10_16, i28 %mul_ln10_17" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1117 'sub' 'sub_ln10_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1118 [1/1] (0.00ns)   --->   "%dr_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_8, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1118 'partselect' 'dr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1119 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_8 = add i28 %mul_ln11_16, i28 %mul_ln11_17" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1119 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1120 [1/1] (0.00ns)   --->   "%di_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_8, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1120 'partselect' 'di_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1121 [1/1] (2.07ns)   --->   "%ar0_10 = add i16 %br_2, i16 %a_real_18" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 1121 'add' 'ar0_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1122 [1/1] (2.07ns)   --->   "%ai0_10 = add i16 %bi_2, i16 %a_imag_18" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 1122 'add' 'ai0_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1123 [1/1] (2.07ns)   --->   "%ar1_10 = sub i16 %a_real_18, i16 %br_2" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 1123 'sub' 'ar1_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1124 [1/1] (2.07ns)   --->   "%ai1_10 = sub i16 %a_imag_18, i16 %bi_2" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 1124 'sub' 'ai1_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1125 [1/1] (2.07ns)   --->   "%cr0_10 = add i16 %dr_2, i16 %cr_2" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 1125 'add' 'cr0_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1126 [1/1] (2.07ns)   --->   "%ci0_10 = add i16 %di_2, i16 %ci_2" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 1126 'add' 'ci0_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1127 [1/1] (2.07ns)   --->   "%cr1_10 = sub i16 %cr_2, i16 %dr_2" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 1127 'sub' 'cr1_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1128 [1/1] (2.07ns)   --->   "%ci1_10 = sub i16 %ci_2, i16 %di_2" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 1128 'sub' 'ci1_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1129 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_9 = sub i28 %mul_ln10_18, i28 %mul_ln10_19" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1129 'sub' 'sub_ln10_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1130 [1/1] (0.00ns)   --->   "%br_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_9, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:130]   --->   Operation 1130 'partselect' 'br_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1131 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_9 = add i28 %mul_ln11_18, i28 %mul_ln11_19" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1131 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1132 [1/1] (0.00ns)   --->   "%bi_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_9, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:130]   --->   Operation 1132 'partselect' 'bi_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1133 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_10 = sub i28 %mul_ln10_20, i28 %mul_ln10_21" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1133 'sub' 'sub_ln10_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1134 [1/1] (0.00ns)   --->   "%cr_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_10, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:131]   --->   Operation 1134 'partselect' 'cr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1135 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_10 = add i28 %mul_ln11_20, i28 %mul_ln11_21" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1135 'add' 'add_ln11_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1136 [1/1] (0.00ns)   --->   "%ci_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_10, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:131]   --->   Operation 1136 'partselect' 'ci_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1137 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_11 = sub i28 %mul_ln10_22, i28 %mul_ln10_23" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1137 'sub' 'sub_ln10_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1138 [1/1] (0.00ns)   --->   "%dr_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_11, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:132]   --->   Operation 1138 'partselect' 'dr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1139 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_11 = add i28 %mul_ln11_22, i28 %mul_ln11_23" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1139 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1140 [1/1] (0.00ns)   --->   "%di_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_11, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:132]   --->   Operation 1140 'partselect' 'di_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1141 [1/1] (0.00ns)   --->   "%stage2_real_addr_11 = getelementptr i16 %stage2_real, i64 0, i64 11" [FFT32_check.cpp:138]   --->   Operation 1141 'getelementptr' 'stage2_real_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1142 [1/1] (0.00ns)   --->   "%stage2_imag_addr_11 = getelementptr i16 %stage2_imag, i64 0, i64 11" [FFT32_check.cpp:138]   --->   Operation 1142 'getelementptr' 'stage2_imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1143 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_11 = getelementptr i16 %stage2_real_1, i64 0, i64 11" [FFT32_check.cpp:139]   --->   Operation 1143 'getelementptr' 'stage2_real_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1144 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_11 = getelementptr i16 %stage2_imag_1, i64 0, i64 11" [FFT32_check.cpp:139]   --->   Operation 1144 'getelementptr' 'stage2_imag_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1145 [1/1] (2.07ns)   --->   "%add_ln45_6 = add i16 %trunc_ln10_5, i16 %ar_14" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1145 'add' 'add_ln45_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1146 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_6, i4 %stage2_real_addr_3" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1146 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1147 [1/1] (2.07ns)   --->   "%add_ln46_6 = add i16 %trunc_ln11_5, i16 %ai_14" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1147 'add' 'add_ln46_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1148 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_6, i4 %stage2_imag_addr_3" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1148 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1149 [1/1] (2.07ns)   --->   "%sub_ln47_6 = sub i16 %ar_14, i16 %trunc_ln10_5" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1149 'sub' 'sub_ln47_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1150 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_6, i4 %stage2_real_addr_11" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1150 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1151 [1/1] (2.07ns)   --->   "%sub_ln48_6 = sub i16 %ai_14, i16 %trunc_ln11_5" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1151 'sub' 'sub_ln48_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1152 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_6, i4 %stage2_imag_addr_11" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1152 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1153 [1/1] (2.07ns)   --->   "%add_ln45_7 = add i16 %trunc_ln10_6, i16 %ar_15" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1153 'add' 'add_ln45_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1154 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_7, i4 %stage2_real_1_addr_3" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1154 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1155 [1/1] (2.07ns)   --->   "%add_ln46_7 = add i16 %trunc_ln11_6, i16 %ai_15" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1155 'add' 'add_ln46_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1156 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_7, i4 %stage2_imag_1_addr_3" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1156 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1157 [1/1] (2.07ns)   --->   "%sub_ln47_7 = sub i16 %ar_15, i16 %trunc_ln10_6" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1157 'sub' 'sub_ln47_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1158 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_7, i4 %stage2_real_1_addr_11" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1158 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1159 [1/1] (2.07ns)   --->   "%sub_ln48_7 = sub i16 %ai_15, i16 %trunc_ln11_6" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1159 'sub' 'sub_ln48_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1160 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_7, i4 %stage2_imag_1_addr_11" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1160 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_15 : Operation 1161 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_32)   --->   "%mul_ln10_65 = mul i28 %sext_ln10_84, i28 %sext_ln10_85" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1161 'mul' 'mul_ln10_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1162 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_32 = sub i28 %mul_ln10_64, i28 %mul_ln10_65" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1162 'sub' 'sub_ln10_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1163 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_32)   --->   "%mul_ln11_65 = mul i28 %sext_ln10_84, i28 %sext_ln10_83" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1163 'mul' 'mul_ln11_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1164 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_32 = add i28 %mul_ln11_64, i28 %mul_ln11_65" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1164 'add' 'add_ln11_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1165 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_33)   --->   "%mul_ln10_67 = mul i28 %sext_ln10_87, i28 %sext_ln10_55" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1165 'mul' 'mul_ln10_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1166 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_33 = sub i28 %mul_ln10_66, i28 %mul_ln10_67" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1166 'sub' 'sub_ln10_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1167 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_33)   --->   "%mul_ln11_67 = mul i28 %sext_ln10_87, i28 %sext_ln10_53" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1167 'mul' 'mul_ln11_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_33 = add i28 %mul_ln11_66, i28 %mul_ln11_67" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1168 'add' 'add_ln11_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1169 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_34)   --->   "%mul_ln10_69 = mul i28 %sext_ln10_90, i28 %sext_ln10_91" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1169 'mul' 'mul_ln10_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1170 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_34 = sub i28 %mul_ln10_68, i28 %mul_ln10_69" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1170 'sub' 'sub_ln10_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1171 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_34)   --->   "%mul_ln11_69 = mul i28 %sext_ln10_90, i28 %sext_ln10_89" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1171 'mul' 'mul_ln11_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1172 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_34 = add i28 %mul_ln11_68, i28 %mul_ln11_69" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1172 'add' 'add_ln11_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1173 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_35)   --->   "%mul_ln10_71 = mul i28 %sext_ln10_94, i28 %sext_ln10_95" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1173 'mul' 'mul_ln10_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1174 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_35 = sub i28 %mul_ln10_70, i28 %mul_ln10_71" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1174 'sub' 'sub_ln10_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1175 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_35)   --->   "%mul_ln11_71 = mul i28 %sext_ln10_94, i28 %sext_ln10_93" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1175 'mul' 'mul_ln11_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1176 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_35 = add i28 %mul_ln11_70, i28 %mul_ln11_71" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1176 'add' 'add_ln11_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_36)   --->   "%mul_ln10_73 = mul i28 %sext_ln10_98, i28 %sext_ln10_99" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1177 'mul' 'mul_ln10_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1178 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_36 = sub i28 %mul_ln10_72, i28 %mul_ln10_73" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1178 'sub' 'sub_ln10_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1179 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_36)   --->   "%mul_ln11_73 = mul i28 %sext_ln10_98, i28 %sext_ln10_97" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1179 'mul' 'mul_ln11_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1180 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_36 = add i28 %mul_ln11_72, i28 %mul_ln11_73" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1180 'add' 'add_ln11_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1181 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_37)   --->   "%mul_ln10_75 = mul i28 %sext_ln10_102, i28 %sext_ln10_103" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1181 'mul' 'mul_ln10_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1182 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_37 = sub i28 %mul_ln10_74, i28 %mul_ln10_75" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1182 'sub' 'sub_ln10_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1183 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_37)   --->   "%mul_ln11_75 = mul i28 %sext_ln10_102, i28 %sext_ln10_101" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1183 'mul' 'mul_ln11_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1184 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_37 = add i28 %mul_ln11_74, i28 %mul_ln11_75" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1184 'add' 'add_ln11_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1185 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_38)   --->   "%mul_ln10_77 = mul i28 %sext_ln10_106, i28 %sext_ln10_107" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1185 'mul' 'mul_ln10_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1186 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_38 = sub i28 %mul_ln10_76, i28 %mul_ln10_77" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1186 'sub' 'sub_ln10_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1187 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_38)   --->   "%mul_ln11_77 = mul i28 %sext_ln10_106, i28 %sext_ln10_105" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1187 'mul' 'mul_ln11_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1188 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_38 = add i28 %mul_ln11_76, i28 %mul_ln11_77" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1188 'add' 'add_ln11_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1189 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_39)   --->   "%mul_ln10_79 = mul i28 %sext_ln10_110, i28 %sext_ln10_111" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1189 'mul' 'mul_ln10_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1190 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_39 = sub i28 %mul_ln10_78, i28 %mul_ln10_79" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1190 'sub' 'sub_ln10_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1191 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_39)   --->   "%mul_ln11_79 = mul i28 %sext_ln10_110, i28 %sext_ln10_109" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1191 'mul' 'mul_ln11_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_39 = add i28 %mul_ln11_78, i28 %mul_ln11_79" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1192 'add' 'add_ln11_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.49>
ST_16 : Operation 1193 [1/1] (2.07ns)   --->   "%a_real_19 = add i16 %cr0_10, i16 %ar0_10" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 1193 'add' 'a_real_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1194 [1/1] (2.07ns)   --->   "%a_imag_19 = add i16 %ci0_10, i16 %ai0_10" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 1194 'add' 'a_imag_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1195 [1/1] (2.07ns)   --->   "%ar_17 = add i16 %ci1_10, i16 %ar1_10" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 1195 'add' 'ar_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1196 [1/1] (2.07ns)   --->   "%ai_17 = sub i16 %ai1_10, i16 %cr1_10" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 1196 'sub' 'ai_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1197 [1/1] (2.07ns)   --->   "%ar_18 = sub i16 %ar0_10, i16 %cr0_10" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 1197 'sub' 'ar_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1198 [1/1] (2.07ns)   --->   "%ai_18 = sub i16 %ai0_10, i16 %ci0_10" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 1198 'sub' 'ai_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1199 [1/1] (2.07ns)   --->   "%ar_19 = sub i16 %ar1_10, i16 %ci1_10" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 1199 'sub' 'ar_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1200 [1/1] (2.07ns)   --->   "%ai_19 = add i16 %cr1_10, i16 %ai1_10" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 1200 'add' 'ai_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1201 [1/1] (0.00ns)   --->   "%stage2_real_addr_4 = getelementptr i16 %stage2_real, i64 0, i64 4" [FFT32_check.cpp:136]   --->   Operation 1201 'getelementptr' 'stage2_real_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1202 [1/1] (0.00ns)   --->   "%stage2_imag_addr_4 = getelementptr i16 %stage2_imag, i64 0, i64 4" [FFT32_check.cpp:136]   --->   Operation 1202 'getelementptr' 'stage2_imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1203 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_4 = getelementptr i16 %stage2_real_1, i64 0, i64 4" [FFT32_check.cpp:137]   --->   Operation 1203 'getelementptr' 'stage2_real_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1204 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_4 = getelementptr i16 %stage2_imag_1, i64 0, i64 4" [FFT32_check.cpp:137]   --->   Operation 1204 'getelementptr' 'stage2_imag_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1205 [1/1] (0.00ns)   --->   "%stage2_real_addr_12 = getelementptr i16 %stage2_real, i64 0, i64 12" [FFT32_check.cpp:136]   --->   Operation 1205 'getelementptr' 'stage2_real_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1206 [1/1] (0.00ns)   --->   "%stage2_imag_addr_12 = getelementptr i16 %stage2_imag, i64 0, i64 12" [FFT32_check.cpp:136]   --->   Operation 1206 'getelementptr' 'stage2_imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1207 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_12 = getelementptr i16 %stage2_real_1, i64 0, i64 12" [FFT32_check.cpp:137]   --->   Operation 1207 'getelementptr' 'stage2_real_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1208 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_12 = getelementptr i16 %stage2_imag_1, i64 0, i64 12" [FFT32_check.cpp:137]   --->   Operation 1208 'getelementptr' 'stage2_imag_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1209 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_32 = sub i28 %mul_ln10_64, i28 %mul_ln10_65" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1209 'sub' 'sub_ln10_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_32, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1210 'partselect' 'trunc_ln10_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1211 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_32 = add i28 %mul_ln11_64, i28 %mul_ln11_65" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1211 'add' 'add_ln11_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln11_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_32, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1212 'partselect' 'trunc_ln11_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1213 [1/1] (2.07ns)   --->   "%add_ln45_8 = add i16 %trunc_ln10_7, i16 %a_real_19" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1213 'add' 'add_ln45_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1214 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_8, i4 %stage2_real_addr_4" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1214 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1215 [1/1] (2.07ns)   --->   "%add_ln46_8 = add i16 %trunc_ln11_7, i16 %a_imag_19" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1215 'add' 'add_ln46_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1216 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_8, i4 %stage2_imag_addr_4" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1216 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1217 [1/1] (2.07ns)   --->   "%sub_ln47_8 = sub i16 %a_real_19, i16 %trunc_ln10_7" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1217 'sub' 'sub_ln47_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1218 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_8, i4 %stage2_real_addr_12" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1218 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1219 [1/1] (2.07ns)   --->   "%sub_ln48_8 = sub i16 %a_imag_19, i16 %trunc_ln11_7" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1219 'sub' 'sub_ln48_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1220 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_8, i4 %stage2_imag_addr_12" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1220 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1221 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_33 = sub i28 %mul_ln10_66, i28 %mul_ln10_67" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1221 'sub' 'sub_ln10_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_33, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1222 'partselect' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1223 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_33 = add i28 %mul_ln11_66, i28 %mul_ln11_67" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1223 'add' 'add_ln11_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln11_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_33, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1224 'partselect' 'trunc_ln11_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1225 [1/1] (2.07ns)   --->   "%add_ln45_9 = add i16 %trunc_ln10_8, i16 %ar_17" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1225 'add' 'add_ln45_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1226 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_9, i4 %stage2_real_1_addr_4" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1226 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1227 [1/1] (2.07ns)   --->   "%add_ln46_9 = add i16 %trunc_ln11_8, i16 %ai_17" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1227 'add' 'add_ln46_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1228 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_9, i4 %stage2_imag_1_addr_4" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1228 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1229 [1/1] (2.07ns)   --->   "%sub_ln47_9 = sub i16 %ar_17, i16 %trunc_ln10_8" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1229 'sub' 'sub_ln47_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1230 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_9, i4 %stage2_real_1_addr_12" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1230 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1231 [1/1] (2.07ns)   --->   "%sub_ln48_9 = sub i16 %ai_17, i16 %trunc_ln11_8" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1231 'sub' 'sub_ln48_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1232 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_9, i4 %stage2_imag_1_addr_12" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1232 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 1233 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_34 = sub i28 %mul_ln10_68, i28 %mul_ln10_69" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1233 'sub' 'sub_ln10_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_34, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1234 'partselect' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1235 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_34 = add i28 %mul_ln11_68, i28 %mul_ln11_69" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1235 'add' 'add_ln11_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln11_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_34, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1236 'partselect' 'trunc_ln11_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1237 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_35 = sub i28 %mul_ln10_70, i28 %mul_ln10_71" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1237 'sub' 'sub_ln10_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln10_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_35, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1238 'partselect' 'trunc_ln10_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_35 = add i28 %mul_ln11_70, i28 %mul_ln11_71" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1239 'add' 'add_ln11_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln11_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_35, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1240 'partselect' 'trunc_ln11_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1241 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_36 = sub i28 %mul_ln10_72, i28 %mul_ln10_73" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1241 'sub' 'sub_ln10_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln10_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_36, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1242 'partselect' 'trunc_ln10_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1243 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_36 = add i28 %mul_ln11_72, i28 %mul_ln11_73" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1243 'add' 'add_ln11_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln11_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_36, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1244 'partselect' 'trunc_ln11_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1245 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_37 = sub i28 %mul_ln10_74, i28 %mul_ln10_75" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1245 'sub' 'sub_ln10_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln10_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_37, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1246 'partselect' 'trunc_ln10_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1247 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_37 = add i28 %mul_ln11_74, i28 %mul_ln11_75" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1247 'add' 'add_ln11_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln11_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_37, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1248 'partselect' 'trunc_ln11_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1249 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_38 = sub i28 %mul_ln10_76, i28 %mul_ln10_77" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1249 'sub' 'sub_ln10_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln10_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_38, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1250 'partselect' 'trunc_ln10_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1251 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_38 = add i28 %mul_ln11_76, i28 %mul_ln11_77" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1251 'add' 'add_ln11_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln11_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_38, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1252 'partselect' 'trunc_ln11_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1253 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_39 = sub i28 %mul_ln10_78, i28 %mul_ln10_79" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1253 'sub' 'sub_ln10_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln10_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_39, i32 12, i32 27" [FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1254 'partselect' 'trunc_ln10_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1255 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_39 = add i28 %mul_ln11_78, i28 %mul_ln11_79" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1255 'add' 'add_ln11_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln11_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_39, i32 12, i32 27" [FFT32_check.cpp:11->FFT32_check.cpp:43->FFT32_check.cpp:151]   --->   Operation 1256 'partselect' 'trunc_ln11_14' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 4.39>
ST_17 : Operation 1257 [1/1] (0.00ns)   --->   "%stage2_real_addr_5 = getelementptr i16 %stage2_real, i64 0, i64 5" [FFT32_check.cpp:138]   --->   Operation 1257 'getelementptr' 'stage2_real_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1258 [1/1] (0.00ns)   --->   "%stage2_imag_addr_5 = getelementptr i16 %stage2_imag, i64 0, i64 5" [FFT32_check.cpp:138]   --->   Operation 1258 'getelementptr' 'stage2_imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1259 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_5 = getelementptr i16 %stage2_real_1, i64 0, i64 5" [FFT32_check.cpp:139]   --->   Operation 1259 'getelementptr' 'stage2_real_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1260 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_5 = getelementptr i16 %stage2_imag_1, i64 0, i64 5" [FFT32_check.cpp:139]   --->   Operation 1260 'getelementptr' 'stage2_imag_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1261 [1/1] (2.07ns)   --->   "%ar0_11 = add i16 %br_3, i16 %a_real_20" [FFT32_check.cpp:24->FFT32_check.cpp:133]   --->   Operation 1261 'add' 'ar0_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1262 [1/1] (2.07ns)   --->   "%ai0_11 = add i16 %bi_3, i16 %a_imag_20" [FFT32_check.cpp:25->FFT32_check.cpp:133]   --->   Operation 1262 'add' 'ai0_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1263 [1/1] (2.07ns)   --->   "%ar1_11 = sub i16 %a_real_20, i16 %br_3" [FFT32_check.cpp:26->FFT32_check.cpp:133]   --->   Operation 1263 'sub' 'ar1_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1264 [1/1] (2.07ns)   --->   "%ai1_11 = sub i16 %a_imag_20, i16 %bi_3" [FFT32_check.cpp:27->FFT32_check.cpp:133]   --->   Operation 1264 'sub' 'ai1_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1265 [1/1] (2.07ns)   --->   "%cr0_11 = add i16 %dr_3, i16 %cr_3" [FFT32_check.cpp:28->FFT32_check.cpp:133]   --->   Operation 1265 'add' 'cr0_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1266 [1/1] (2.07ns)   --->   "%ci0_11 = add i16 %di_3, i16 %ci_3" [FFT32_check.cpp:29->FFT32_check.cpp:133]   --->   Operation 1266 'add' 'ci0_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1267 [1/1] (2.07ns)   --->   "%cr1_11 = sub i16 %cr_3, i16 %dr_3" [FFT32_check.cpp:30->FFT32_check.cpp:133]   --->   Operation 1267 'sub' 'cr1_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1268 [1/1] (2.07ns)   --->   "%ci1_11 = sub i16 %ci_3, i16 %di_3" [FFT32_check.cpp:31->FFT32_check.cpp:133]   --->   Operation 1268 'sub' 'ci1_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1269 [1/1] (0.00ns)   --->   "%stage2_real_addr_13 = getelementptr i16 %stage2_real, i64 0, i64 13" [FFT32_check.cpp:138]   --->   Operation 1269 'getelementptr' 'stage2_real_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1270 [1/1] (0.00ns)   --->   "%stage2_imag_addr_13 = getelementptr i16 %stage2_imag, i64 0, i64 13" [FFT32_check.cpp:138]   --->   Operation 1270 'getelementptr' 'stage2_imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1271 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_13 = getelementptr i16 %stage2_real_1, i64 0, i64 13" [FFT32_check.cpp:139]   --->   Operation 1271 'getelementptr' 'stage2_real_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1272 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_13 = getelementptr i16 %stage2_imag_1, i64 0, i64 13" [FFT32_check.cpp:139]   --->   Operation 1272 'getelementptr' 'stage2_imag_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (2.07ns)   --->   "%add_ln45_10 = add i16 %trunc_ln10_9, i16 %ar_18" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1273 'add' 'add_ln45_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1274 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_10, i4 %stage2_real_addr_5" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1274 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1275 [1/1] (2.07ns)   --->   "%add_ln46_10 = add i16 %trunc_ln11_9, i16 %ai_18" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1275 'add' 'add_ln46_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1276 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_10, i4 %stage2_imag_addr_5" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1276 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1277 [1/1] (2.07ns)   --->   "%sub_ln47_10 = sub i16 %ar_18, i16 %trunc_ln10_9" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1277 'sub' 'sub_ln47_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1278 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_10, i4 %stage2_real_addr_13" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1278 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1279 [1/1] (2.07ns)   --->   "%sub_ln48_10 = sub i16 %ai_18, i16 %trunc_ln11_9" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1279 'sub' 'sub_ln48_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1280 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_10, i4 %stage2_imag_addr_13" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1280 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1281 [1/1] (2.07ns)   --->   "%add_ln45_11 = add i16 %trunc_ln10_10, i16 %ar_19" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1281 'add' 'add_ln45_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1282 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_11, i4 %stage2_real_1_addr_5" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1282 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1283 [1/1] (2.07ns)   --->   "%add_ln46_11 = add i16 %trunc_ln11_10, i16 %ai_19" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1283 'add' 'add_ln46_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1284 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_11, i4 %stage2_imag_1_addr_5" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1284 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1285 [1/1] (2.07ns)   --->   "%sub_ln47_11 = sub i16 %ar_19, i16 %trunc_ln10_10" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1285 'sub' 'sub_ln47_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1286 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_11, i4 %stage2_real_1_addr_13" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1286 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_17 : Operation 1287 [1/1] (2.07ns)   --->   "%sub_ln48_11 = sub i16 %ai_19, i16 %trunc_ln11_10" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1287 'sub' 'sub_ln48_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1288 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_11, i4 %stage2_imag_1_addr_13" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1288 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 6.47>
ST_18 : Operation 1289 [1/1] (2.07ns)   --->   "%a_real_21 = add i16 %cr0_11, i16 %ar0_11" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 1289 'add' 'a_real_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1290 [1/1] (2.07ns)   --->   "%a_imag_21 = add i16 %ci0_11, i16 %ai0_11" [FFT32_check.cpp:34->FFT32_check.cpp:133]   --->   Operation 1290 'add' 'a_imag_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1291 [1/1] (2.07ns)   --->   "%ar_21 = add i16 %ci1_11, i16 %ar1_11" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 1291 'add' 'ar_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1292 [1/1] (2.07ns)   --->   "%ai_21 = sub i16 %ai1_11, i16 %cr1_11" [FFT32_check.cpp:35->FFT32_check.cpp:133]   --->   Operation 1292 'sub' 'ai_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1293 [1/1] (2.07ns)   --->   "%ar_22 = sub i16 %ar0_11, i16 %cr0_11" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 1293 'sub' 'ar_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1294 [1/1] (2.07ns)   --->   "%ai_22 = sub i16 %ai0_11, i16 %ci0_11" [FFT32_check.cpp:36->FFT32_check.cpp:133]   --->   Operation 1294 'sub' 'ai_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1295 [1/1] (2.07ns)   --->   "%ar_23 = sub i16 %ar1_11, i16 %ci1_11" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 1295 'sub' 'ar_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1296 [1/1] (2.07ns)   --->   "%ai_23 = add i16 %cr1_11, i16 %ai1_11" [FFT32_check.cpp:37->FFT32_check.cpp:133]   --->   Operation 1296 'add' 'ai_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1297 [1/1] (0.00ns)   --->   "%stage2_real_addr_6 = getelementptr i16 %stage2_real, i64 0, i64 6" [FFT32_check.cpp:136]   --->   Operation 1297 'getelementptr' 'stage2_real_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1298 [1/1] (0.00ns)   --->   "%stage2_imag_addr_6 = getelementptr i16 %stage2_imag, i64 0, i64 6" [FFT32_check.cpp:136]   --->   Operation 1298 'getelementptr' 'stage2_imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1299 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_6 = getelementptr i16 %stage2_real_1, i64 0, i64 6" [FFT32_check.cpp:137]   --->   Operation 1299 'getelementptr' 'stage2_real_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1300 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_6 = getelementptr i16 %stage2_imag_1, i64 0, i64 6" [FFT32_check.cpp:137]   --->   Operation 1300 'getelementptr' 'stage2_imag_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1301 [1/1] (0.00ns)   --->   "%stage2_real_addr_14 = getelementptr i16 %stage2_real, i64 0, i64 14" [FFT32_check.cpp:136]   --->   Operation 1301 'getelementptr' 'stage2_real_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1302 [1/1] (0.00ns)   --->   "%stage2_imag_addr_14 = getelementptr i16 %stage2_imag, i64 0, i64 14" [FFT32_check.cpp:136]   --->   Operation 1302 'getelementptr' 'stage2_imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1303 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_14 = getelementptr i16 %stage2_real_1, i64 0, i64 14" [FFT32_check.cpp:137]   --->   Operation 1303 'getelementptr' 'stage2_real_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1304 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_14 = getelementptr i16 %stage2_imag_1, i64 0, i64 14" [FFT32_check.cpp:137]   --->   Operation 1304 'getelementptr' 'stage2_imag_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1305 [1/1] (2.07ns)   --->   "%add_ln45_12 = add i16 %trunc_ln10_11, i16 %a_real_21" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1305 'add' 'add_ln45_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1306 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_12, i4 %stage2_real_addr_6" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1306 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1307 [1/1] (2.07ns)   --->   "%add_ln46_12 = add i16 %trunc_ln11_11, i16 %a_imag_21" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1307 'add' 'add_ln46_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1308 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_12, i4 %stage2_imag_addr_6" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1308 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1309 [1/1] (2.07ns)   --->   "%sub_ln47_12 = sub i16 %a_real_21, i16 %trunc_ln10_11" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1309 'sub' 'sub_ln47_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1310 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_12, i4 %stage2_real_addr_14" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1310 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1311 [1/1] (2.07ns)   --->   "%sub_ln48_12 = sub i16 %a_imag_21, i16 %trunc_ln11_11" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1311 'sub' 'sub_ln48_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1312 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_12, i4 %stage2_imag_addr_14" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1312 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1313 [1/1] (2.07ns)   --->   "%add_ln45_13 = add i16 %trunc_ln10_12, i16 %ar_21" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1313 'add' 'add_ln45_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1314 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_13, i4 %stage2_real_1_addr_6" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1314 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1315 [1/1] (2.07ns)   --->   "%add_ln46_13 = add i16 %trunc_ln11_12, i16 %ai_21" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1315 'add' 'add_ln46_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1316 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_13, i4 %stage2_imag_1_addr_6" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1316 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1317 [1/1] (2.07ns)   --->   "%sub_ln47_13 = sub i16 %ar_21, i16 %trunc_ln10_12" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1317 'sub' 'sub_ln47_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1318 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_13, i4 %stage2_real_1_addr_14" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1318 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 1319 [1/1] (2.07ns)   --->   "%sub_ln48_13 = sub i16 %ai_21, i16 %trunc_ln11_12" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1319 'sub' 'sub_ln48_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1320 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_13, i4 %stage2_imag_1_addr_14" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1320 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 4.39>
ST_19 : Operation 1321 [1/1] (0.00ns)   --->   "%stage2_real_addr_7 = getelementptr i16 %stage2_real, i64 0, i64 7" [FFT32_check.cpp:138]   --->   Operation 1321 'getelementptr' 'stage2_real_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1322 [1/1] (0.00ns)   --->   "%stage2_imag_addr_7 = getelementptr i16 %stage2_imag, i64 0, i64 7" [FFT32_check.cpp:138]   --->   Operation 1322 'getelementptr' 'stage2_imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1323 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_7 = getelementptr i16 %stage2_real_1, i64 0, i64 7" [FFT32_check.cpp:139]   --->   Operation 1323 'getelementptr' 'stage2_real_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1324 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_7 = getelementptr i16 %stage2_imag_1, i64 0, i64 7" [FFT32_check.cpp:139]   --->   Operation 1324 'getelementptr' 'stage2_imag_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1325 [1/1] (0.00ns)   --->   "%stage2_real_addr_15 = getelementptr i16 %stage2_real, i64 0, i64 15" [FFT32_check.cpp:138]   --->   Operation 1325 'getelementptr' 'stage2_real_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1326 [1/1] (0.00ns)   --->   "%stage2_imag_addr_15 = getelementptr i16 %stage2_imag, i64 0, i64 15" [FFT32_check.cpp:138]   --->   Operation 1326 'getelementptr' 'stage2_imag_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1327 [1/1] (0.00ns)   --->   "%stage2_real_1_addr_15 = getelementptr i16 %stage2_real_1, i64 0, i64 15" [FFT32_check.cpp:139]   --->   Operation 1327 'getelementptr' 'stage2_real_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1328 [1/1] (0.00ns)   --->   "%stage2_imag_1_addr_15 = getelementptr i16 %stage2_imag_1, i64 0, i64 15" [FFT32_check.cpp:139]   --->   Operation 1328 'getelementptr' 'stage2_imag_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1329 [1/1] (2.07ns)   --->   "%add_ln45_14 = add i16 %trunc_ln10_13, i16 %ar_22" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1329 'add' 'add_ln45_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1330 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_14, i4 %stage2_real_addr_7" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1330 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1331 [1/1] (2.07ns)   --->   "%add_ln46_14 = add i16 %trunc_ln11_13, i16 %ai_22" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1331 'add' 'add_ln46_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1332 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_14, i4 %stage2_imag_addr_7" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1332 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1333 [1/1] (2.07ns)   --->   "%sub_ln47_14 = sub i16 %ar_22, i16 %trunc_ln10_13" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1333 'sub' 'sub_ln47_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1334 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_14, i4 %stage2_real_addr_15" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1334 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1335 [1/1] (2.07ns)   --->   "%sub_ln48_14 = sub i16 %ai_22, i16 %trunc_ln11_13" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1335 'sub' 'sub_ln48_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1336 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_14, i4 %stage2_imag_addr_15" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1336 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1337 [1/1] (2.07ns)   --->   "%add_ln45_15 = add i16 %trunc_ln10_14, i16 %ar_23" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1337 'add' 'add_ln45_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1338 [1/1] (2.32ns)   --->   "%store_ln45 = store i16 %add_ln45_15, i4 %stage2_real_1_addr_7" [FFT32_check.cpp:45->FFT32_check.cpp:151]   --->   Operation 1338 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1339 [1/1] (2.07ns)   --->   "%add_ln46_15 = add i16 %trunc_ln11_14, i16 %ai_23" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1339 'add' 'add_ln46_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1340 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %add_ln46_15, i4 %stage2_imag_1_addr_7" [FFT32_check.cpp:46->FFT32_check.cpp:151]   --->   Operation 1340 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1341 [1/1] (2.07ns)   --->   "%sub_ln47_15 = sub i16 %ar_23, i16 %trunc_ln10_14" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1341 'sub' 'sub_ln47_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1342 [1/1] (2.32ns)   --->   "%store_ln47 = store i16 %sub_ln47_15, i4 %stage2_real_1_addr_15" [FFT32_check.cpp:47->FFT32_check.cpp:151]   --->   Operation 1342 'store' 'store_ln47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 1343 [1/1] (2.07ns)   --->   "%sub_ln48_15 = sub i16 %ai_23, i16 %trunc_ln11_14" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1343 'sub' 'sub_ln48_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1344 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %sub_ln48_15, i4 %stage2_imag_1_addr_15" [FFT32_check.cpp:48->FFT32_check.cpp:151]   --->   Operation 1344 'store' 'store_ln48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 1345 [1/1] (0.00ns)   --->   "%empty_27 = wait i32 @_ssdm_op_Wait"   --->   Operation 1345 'wait' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1346 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_real_1, i16 %stage2_imag, i16 %stage2_imag_1, i48 %out_stream"   --->   Operation 1346 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.91>
ST_21 : Operation 1347 [1/2] (3.91ns)   --->   "%call_ln0 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_real_1, i16 %stage2_imag, i16 %stage2_imag_1, i48 %out_stream"   --->   Operation 1347 'call' 'call_ln0' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 1348 [1/1] (0.00ns)   --->   "%spectopmodule_ln63 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FFT32_check.cpp:63]   --->   Operation 1348 'spectopmodule' 'spectopmodule_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1349 [1/1] (0.00ns)   --->   "%specinterface_ln63 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [FFT32_check.cpp:63]   --->   Operation 1349 'specinterface' 'specinterface_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 1350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1351 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %in_stream"   --->   Operation 1351 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 1352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1353 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %out_stream"   --->   Operation 1353 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1354 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [FFT32_check.cpp:164]   --->   Operation 1354 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_input_loop' [79]  (1.588 ns)

 <State 3>: 3.413ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_input_loop' [79]  (3.413 ns)

 <State 4>: 1.812ns
The critical path consists of the following:
	'call' operation ('call_ret_i', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_check.cpp:124) to 'generic_sincos<16, 4>' [274]  (1.812 ns)

 <State 5>: 5.204ns
The critical path consists of the following:
	'load' operation ('data_imag_17_loc_load') on local variable 'data_imag_17_loc' [94]  (0.000 ns)
	'sub' operation ('ai1_20', FFT32_check.cpp:27->FFT32_check.cpp:97) [203]  (2.077 ns)
	'sub' operation ('sub_ln35_4', FFT32_check.cpp:35->FFT32_check.cpp:97) [245]  (2.077 ns)
	'mul' operation of DSP[520] ('mul_ln10_25', FFT32_check.cpp:10->FFT32_check.cpp:130) [519]  (1.050 ns)

 <State 6>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_24', FFT32_check.cpp:10->FFT32_check.cpp:130) [518]  (5.580 ns)

 <State 7>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[520] ('mul_ln10_25', FFT32_check.cpp:10->FFT32_check.cpp:130) [519]  (0.000 ns)
	'sub' operation of DSP[520] ('sub_ln10_12', FFT32_check.cpp:10->FFT32_check.cpp:130) [520]  (2.100 ns)

 <State 8>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[578] ('sub_ln10_15', FFT32_check.cpp:10->FFT32_check.cpp:130) [578]  (2.100 ns)
	'add' operation ('ar0', FFT32_check.cpp:24->FFT32_check.cpp:133) [604]  (2.077 ns)
	'add' operation ('a.real', FFT32_check.cpp:34->FFT32_check.cpp:133) [612]  (2.077 ns)

 <State 9>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10', FFT32_check.cpp:10->FFT32_check.cpp:130) [281]  (5.580 ns)

 <State 10>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_36', FFT32_check.cpp:10->FFT32_check.cpp:130) [633]  (5.580 ns)

 <State 11>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_6', FFT32_check.cpp:10->FFT32_check.cpp:130) [335]  (5.580 ns)

 <State 12>: 6.499ns
The critical path consists of the following:
	'sub' operation of DSP[745] ('sub_ln10_24', FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151) [745]  (2.100 ns)
	'add' operation ('add_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) [751]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [752]  (2.322 ns)

 <State 13>: 6.499ns
The critical path consists of the following:
	'sub' operation of DSP[781] ('sub_ln10_26', FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151) [781]  (2.100 ns)
	'add' operation ('add_ln45_2', FFT32_check.cpp:45->FFT32_check.cpp:151) [787]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_2', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [788]  (2.322 ns)

 <State 14>: 6.476ns
The critical path consists of the following:
	'add' operation ('a.real', FFT32_check.cpp:34->FFT32_check.cpp:133) [371]  (2.077 ns)
	'add' operation ('add_ln45_4', FFT32_check.cpp:45->FFT32_check.cpp:151) [823]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_4', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [824]  (2.322 ns)

 <State 15>: 4.399ns
The critical path consists of the following:
	'add' operation ('add_ln45_6', FFT32_check.cpp:45->FFT32_check.cpp:151) [864]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_6', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [865]  (2.322 ns)

 <State 16>: 6.499ns
The critical path consists of the following:
	'sub' operation of DSP[904] ('sub_ln10_32', FFT32_check.cpp:10->FFT32_check.cpp:43->FFT32_check.cpp:151) [904]  (2.100 ns)
	'add' operation ('add_ln45_8', FFT32_check.cpp:45->FFT32_check.cpp:151) [910]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_8', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [911]  (2.322 ns)

 <State 17>: 4.399ns
The critical path consists of the following:
	'add' operation ('add_ln45_10', FFT32_check.cpp:45->FFT32_check.cpp:151) [951]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_10', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [952]  (2.322 ns)

 <State 18>: 6.476ns
The critical path consists of the following:
	'add' operation ('a.real', FFT32_check.cpp:34->FFT32_check.cpp:133) [494]  (2.077 ns)
	'add' operation ('add_ln45_12', FFT32_check.cpp:45->FFT32_check.cpp:151) [997]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_12', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [998]  (2.322 ns)

 <State 19>: 4.399ns
The critical path consists of the following:
	'add' operation ('add_ln45_14', FFT32_check.cpp:45->FFT32_check.cpp:151) [1043]  (2.077 ns)
	'store' operation ('store_ln45', FFT32_check.cpp:45->FFT32_check.cpp:151) of variable 'add_ln45_14', FFT32_check.cpp:45->FFT32_check.cpp:151 on array 'stage2.real', FFT32_check.cpp:106 [1044]  (2.322 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 3.910ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_output_loop' [1075]  (3.910 ns)

 <State 22>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
