#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d49c0c8cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001d49c1426e0_0 .net "PC", 31 0, v000001d49c138c00_0;  1 drivers
v000001d49c142d20_0 .var "clk", 0 0;
v000001d49c142780_0 .net "clkout", 0 0, L_000001d49c0ce4e0;  1 drivers
v000001d49c143040_0 .net "cycles_consumed", 31 0, v000001d49c141ec0_0;  1 drivers
v000001d49c143180_0 .net "regs0", 31 0, L_000001d49c1a0d70;  1 drivers
v000001d49c143680_0 .net "regs1", 31 0, L_000001d49c1a0440;  1 drivers
v000001d49c142820_0 .net "regs2", 31 0, L_000001d49c1a0c90;  1 drivers
v000001d49c143220_0 .net "regs3", 31 0, L_000001d49c1a0d00;  1 drivers
v000001d49c143720_0 .net "regs4", 31 0, L_000001d49c1a0bb0;  1 drivers
v000001d49c1428c0_0 .net "regs5", 31 0, L_000001d49c1a1010;  1 drivers
v000001d49c1432c0_0 .var "rst", 0 0;
S_000001d49c07e820 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001d49c0c8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001d49c0d8f10 .param/l "RType" 0 4 2, C4<000000>;
P_000001d49c0d8f48 .param/l "add" 0 4 5, C4<100000>;
P_000001d49c0d8f80 .param/l "addi" 0 4 8, C4<001000>;
P_000001d49c0d8fb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d49c0d8ff0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d49c0d9028 .param/l "andi" 0 4 8, C4<001100>;
P_000001d49c0d9060 .param/l "beq" 0 4 10, C4<000100>;
P_000001d49c0d9098 .param/l "bge" 0 4 10, C4<001010>;
P_000001d49c0d90d0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d49c0d9108 .param/l "ble" 0 4 10, C4<000111>;
P_000001d49c0d9140 .param/l "blt" 0 4 10, C4<000110>;
P_000001d49c0d9178 .param/l "bne" 0 4 10, C4<000101>;
P_000001d49c0d91b0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001d49c0d91e8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d49c0d9220 .param/l "j" 0 4 12, C4<000010>;
P_000001d49c0d9258 .param/l "jal" 0 4 12, C4<000011>;
P_000001d49c0d9290 .param/l "jr" 0 4 6, C4<001000>;
P_000001d49c0d92c8 .param/l "lw" 0 4 8, C4<100011>;
P_000001d49c0d9300 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d49c0d9338 .param/l "or_" 0 4 5, C4<100101>;
P_000001d49c0d9370 .param/l "ori" 0 4 8, C4<001101>;
P_000001d49c0d93a8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d49c0d93e0 .param/l "sll" 0 4 6, C4<000000>;
P_000001d49c0d9418 .param/l "slt" 0 4 5, C4<101010>;
P_000001d49c0d9450 .param/l "slti" 0 4 8, C4<101010>;
P_000001d49c0d9488 .param/l "srl" 0 4 6, C4<000010>;
P_000001d49c0d94c0 .param/l "sub" 0 4 5, C4<100010>;
P_000001d49c0d94f8 .param/l "subu" 0 4 5, C4<100011>;
P_000001d49c0d9530 .param/l "sw" 0 4 8, C4<101011>;
P_000001d49c0d9568 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d49c0d95a0 .param/l "xori" 0 4 8, C4<001110>;
L_000001d49c0cdad0 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce080 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0cde50 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce5c0 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce390 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce400 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce6a0 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce470 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0ce4e0 .functor OR 1, v000001d49c142d20_0, v000001d49c128b10_0, C4<0>, C4<0>;
L_000001d49c1a10f0 .functor OR 1, L_000001d49c18e470, L_000001d49c18dbb0, C4<0>, C4<0>;
L_000001d49c1a0ec0 .functor AND 1, L_000001d49c18e8d0, L_000001d49c18dd90, C4<1>, C4<1>;
L_000001d49c1a06e0 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c1a08a0 .functor OR 1, L_000001d49c18fb90, L_000001d49c18ed30, C4<0>, C4<0>;
L_000001d49c1a0c20 .functor OR 1, L_000001d49c1a08a0, L_000001d49c18fa50, C4<0>, C4<0>;
L_000001d49c1a0de0 .functor OR 1, L_000001d49c190090, L_000001d49c18ff50, C4<0>, C4<0>;
L_000001d49c1a0910 .functor AND 1, L_000001d49c18feb0, L_000001d49c1a0de0, C4<1>, C4<1>;
L_000001d49c1a0f30 .functor OR 1, L_000001d49c18f410, L_000001d49c1a66d0, C4<0>, C4<0>;
L_000001d49c1a0520 .functor AND 1, L_000001d49c18f370, L_000001d49c1a0f30, C4<1>, C4<1>;
v000001d49c137ee0_0 .net "ALUOp", 3 0, v000001d49c071010_0;  1 drivers
v000001d49c1374e0_0 .net "ALUResult", 31 0, v000001d49c137440_0;  1 drivers
v000001d49c138ca0_0 .net "ALUSrc", 0 0, v000001d49c0710b0_0;  1 drivers
v000001d49c137620_0 .net "ALUin2", 31 0, L_000001d49c1901d0;  1 drivers
v000001d49c1376c0_0 .net "MemReadEn", 0 0, v000001d49c057e80_0;  1 drivers
v000001d49c138980_0 .net "MemWriteEn", 0 0, v000001d49c0584c0_0;  1 drivers
v000001d49c137760_0 .net "MemtoReg", 0 0, v000001d49c128a70_0;  1 drivers
v000001d49c137da0_0 .net "PC", 31 0, v000001d49c138c00_0;  alias, 1 drivers
v000001d49c138a20_0 .net "PCPlus1", 31 0, L_000001d49c18db10;  1 drivers
v000001d49c138d40_0 .net "PCsrc", 1 0, v000001d49c138ac0_0;  1 drivers
v000001d49c1382a0_0 .net "RegDst", 0 0, v000001d49c129330_0;  1 drivers
v000001d49c138de0_0 .net "RegWriteEn", 0 0, v000001d49c128750_0;  1 drivers
v000001d49c137940_0 .net "WriteRegister", 4 0, L_000001d49c18f9b0;  1 drivers
v000001d49c1379e0_0 .net *"_ivl_0", 0 0, L_000001d49c0cdad0;  1 drivers
L_000001d49c144330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d49c138160_0 .net/2u *"_ivl_10", 4 0, L_000001d49c144330;  1 drivers
L_000001d49c145140 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c1380c0_0 .net *"_ivl_101", 15 0, L_000001d49c145140;  1 drivers
v000001d49c138200_0 .net *"_ivl_102", 31 0, L_000001d49c18e830;  1 drivers
L_000001d49c145188 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c139060_0 .net *"_ivl_105", 25 0, L_000001d49c145188;  1 drivers
L_000001d49c1451d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c137c60_0 .net/2u *"_ivl_106", 31 0, L_000001d49c1451d0;  1 drivers
v000001d49c137e40_0 .net *"_ivl_108", 0 0, L_000001d49c18e8d0;  1 drivers
L_000001d49c145218 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d49c1391a0_0 .net/2u *"_ivl_110", 5 0, L_000001d49c145218;  1 drivers
v000001d49c137d00_0 .net *"_ivl_112", 0 0, L_000001d49c18dd90;  1 drivers
v000001d49c13eb40_0 .net *"_ivl_115", 0 0, L_000001d49c1a0ec0;  1 drivers
v000001d49c13f0e0_0 .net *"_ivl_116", 47 0, L_000001d49c18de30;  1 drivers
L_000001d49c145260 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13dce0_0 .net *"_ivl_119", 15 0, L_000001d49c145260;  1 drivers
L_000001d49c144378 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d49c13f540_0 .net/2u *"_ivl_12", 5 0, L_000001d49c144378;  1 drivers
v000001d49c13ef00_0 .net *"_ivl_120", 47 0, L_000001d49c18e970;  1 drivers
L_000001d49c1452a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13f180_0 .net *"_ivl_123", 15 0, L_000001d49c1452a8;  1 drivers
v000001d49c13e5a0_0 .net *"_ivl_125", 0 0, L_000001d49c18eab0;  1 drivers
v000001d49c13e500_0 .net *"_ivl_126", 31 0, L_000001d49c18c350;  1 drivers
v000001d49c13eaa0_0 .net *"_ivl_128", 47 0, L_000001d49c18ca30;  1 drivers
v000001d49c13ebe0_0 .net *"_ivl_130", 47 0, L_000001d49c18c670;  1 drivers
v000001d49c13f900_0 .net *"_ivl_132", 47 0, L_000001d49c18edd0;  1 drivers
v000001d49c13e1e0_0 .net *"_ivl_134", 47 0, L_000001d49c18f7d0;  1 drivers
L_000001d49c1452f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d49c13e140_0 .net/2u *"_ivl_138", 1 0, L_000001d49c1452f0;  1 drivers
v000001d49c13e280_0 .net *"_ivl_14", 0 0, L_000001d49c143400;  1 drivers
v000001d49c13f220_0 .net *"_ivl_140", 0 0, L_000001d49c18fcd0;  1 drivers
L_000001d49c145338 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d49c13e820_0 .net/2u *"_ivl_142", 1 0, L_000001d49c145338;  1 drivers
v000001d49c13e960_0 .net *"_ivl_144", 0 0, L_000001d49c18f730;  1 drivers
L_000001d49c145380 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d49c13e320_0 .net/2u *"_ivl_146", 1 0, L_000001d49c145380;  1 drivers
v000001d49c13ec80_0 .net *"_ivl_148", 0 0, L_000001d49c18eb50;  1 drivers
L_000001d49c1453c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d49c13edc0_0 .net/2u *"_ivl_150", 31 0, L_000001d49c1453c8;  1 drivers
L_000001d49c145410 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d49c13e640_0 .net/2u *"_ivl_152", 31 0, L_000001d49c145410;  1 drivers
v000001d49c13de20_0 .net *"_ivl_154", 31 0, L_000001d49c18ebf0;  1 drivers
v000001d49c13f4a0_0 .net *"_ivl_156", 31 0, L_000001d49c18f5f0;  1 drivers
L_000001d49c1443c0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d49c13ed20_0 .net/2u *"_ivl_16", 4 0, L_000001d49c1443c0;  1 drivers
v000001d49c13e3c0_0 .net *"_ivl_160", 0 0, L_000001d49c1a06e0;  1 drivers
L_000001d49c1454a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13ee60_0 .net/2u *"_ivl_162", 31 0, L_000001d49c1454a0;  1 drivers
L_000001d49c145578 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d49c13e6e0_0 .net/2u *"_ivl_166", 5 0, L_000001d49c145578;  1 drivers
v000001d49c13e0a0_0 .net *"_ivl_168", 0 0, L_000001d49c18fb90;  1 drivers
L_000001d49c1455c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d49c13e460_0 .net/2u *"_ivl_170", 5 0, L_000001d49c1455c0;  1 drivers
v000001d49c13e780_0 .net *"_ivl_172", 0 0, L_000001d49c18ed30;  1 drivers
v000001d49c13f5e0_0 .net *"_ivl_175", 0 0, L_000001d49c1a08a0;  1 drivers
L_000001d49c145608 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d49c13efa0_0 .net/2u *"_ivl_176", 5 0, L_000001d49c145608;  1 drivers
v000001d49c13e8c0_0 .net *"_ivl_178", 0 0, L_000001d49c18fa50;  1 drivers
v000001d49c13f9a0_0 .net *"_ivl_181", 0 0, L_000001d49c1a0c20;  1 drivers
L_000001d49c145650 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13f360_0 .net/2u *"_ivl_182", 15 0, L_000001d49c145650;  1 drivers
v000001d49c13f040_0 .net *"_ivl_184", 31 0, L_000001d49c18faf0;  1 drivers
v000001d49c13f400_0 .net *"_ivl_187", 0 0, L_000001d49c18f2d0;  1 drivers
v000001d49c13ea00_0 .net *"_ivl_188", 15 0, L_000001d49c18f0f0;  1 drivers
v000001d49c13f680_0 .net *"_ivl_19", 4 0, L_000001d49c142a00;  1 drivers
v000001d49c13db00_0 .net *"_ivl_190", 31 0, L_000001d49c18ee70;  1 drivers
v000001d49c13f2c0_0 .net *"_ivl_194", 31 0, L_000001d49c18fe10;  1 drivers
L_000001d49c145698 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13f720_0 .net *"_ivl_197", 25 0, L_000001d49c145698;  1 drivers
L_000001d49c1456e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13f7c0_0 .net/2u *"_ivl_198", 31 0, L_000001d49c1456e0;  1 drivers
L_000001d49c1442e8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13f860_0 .net/2u *"_ivl_2", 5 0, L_000001d49c1442e8;  1 drivers
v000001d49c13dba0_0 .net *"_ivl_20", 4 0, L_000001d49c142aa0;  1 drivers
v000001d49c13dc40_0 .net *"_ivl_200", 0 0, L_000001d49c18feb0;  1 drivers
L_000001d49c145728 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d49c13dd80_0 .net/2u *"_ivl_202", 5 0, L_000001d49c145728;  1 drivers
v000001d49c13dec0_0 .net *"_ivl_204", 0 0, L_000001d49c190090;  1 drivers
L_000001d49c145770 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d49c13df60_0 .net/2u *"_ivl_206", 5 0, L_000001d49c145770;  1 drivers
v000001d49c13e000_0 .net *"_ivl_208", 0 0, L_000001d49c18ff50;  1 drivers
v000001d49c140700_0 .net *"_ivl_211", 0 0, L_000001d49c1a0de0;  1 drivers
v000001d49c1411a0_0 .net *"_ivl_213", 0 0, L_000001d49c1a0910;  1 drivers
L_000001d49c1457b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d49c141380_0 .net/2u *"_ivl_214", 5 0, L_000001d49c1457b8;  1 drivers
v000001d49c140980_0 .net *"_ivl_216", 0 0, L_000001d49c18efb0;  1 drivers
L_000001d49c145800 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d49c140660_0 .net/2u *"_ivl_218", 31 0, L_000001d49c145800;  1 drivers
v000001d49c140a20_0 .net *"_ivl_220", 31 0, L_000001d49c18fff0;  1 drivers
v000001d49c1408e0_0 .net *"_ivl_224", 31 0, L_000001d49c18f050;  1 drivers
L_000001d49c145848 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c142280_0 .net *"_ivl_227", 25 0, L_000001d49c145848;  1 drivers
L_000001d49c145890 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c1405c0_0 .net/2u *"_ivl_228", 31 0, L_000001d49c145890;  1 drivers
v000001d49c140480_0 .net *"_ivl_230", 0 0, L_000001d49c18f370;  1 drivers
L_000001d49c1458d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d49c1407a0_0 .net/2u *"_ivl_232", 5 0, L_000001d49c1458d8;  1 drivers
v000001d49c141060_0 .net *"_ivl_234", 0 0, L_000001d49c18f410;  1 drivers
L_000001d49c145920 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d49c141560_0 .net/2u *"_ivl_236", 5 0, L_000001d49c145920;  1 drivers
v000001d49c141740_0 .net *"_ivl_238", 0 0, L_000001d49c1a66d0;  1 drivers
v000001d49c13fbc0_0 .net *"_ivl_24", 0 0, L_000001d49c0cde50;  1 drivers
v000001d49c13fb20_0 .net *"_ivl_241", 0 0, L_000001d49c1a0f30;  1 drivers
v000001d49c140d40_0 .net *"_ivl_243", 0 0, L_000001d49c1a0520;  1 drivers
L_000001d49c145968 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d49c1402a0_0 .net/2u *"_ivl_244", 5 0, L_000001d49c145968;  1 drivers
v000001d49c140160_0 .net *"_ivl_246", 0 0, L_000001d49c1a6130;  1 drivers
v000001d49c140b60_0 .net *"_ivl_248", 31 0, L_000001d49c1a5ff0;  1 drivers
L_000001d49c144408 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d49c141100_0 .net/2u *"_ivl_26", 4 0, L_000001d49c144408;  1 drivers
v000001d49c140520_0 .net *"_ivl_29", 4 0, L_000001d49c18c490;  1 drivers
v000001d49c13fee0_0 .net *"_ivl_32", 0 0, L_000001d49c0ce5c0;  1 drivers
L_000001d49c144450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d49c1416a0_0 .net/2u *"_ivl_34", 4 0, L_000001d49c144450;  1 drivers
v000001d49c141600_0 .net *"_ivl_37", 4 0, L_000001d49c18ccb0;  1 drivers
v000001d49c1421e0_0 .net *"_ivl_40", 0 0, L_000001d49c0ce390;  1 drivers
L_000001d49c144498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c140c00_0 .net/2u *"_ivl_42", 15 0, L_000001d49c144498;  1 drivers
v000001d49c141a60_0 .net *"_ivl_45", 15 0, L_000001d49c18c530;  1 drivers
v000001d49c140ca0_0 .net *"_ivl_48", 0 0, L_000001d49c0ce400;  1 drivers
v000001d49c13fd00_0 .net *"_ivl_5", 5 0, L_000001d49c142c80;  1 drivers
L_000001d49c1444e0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c140ac0_0 .net/2u *"_ivl_50", 36 0, L_000001d49c1444e0;  1 drivers
L_000001d49c144528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c1417e0_0 .net/2u *"_ivl_52", 31 0, L_000001d49c144528;  1 drivers
v000001d49c141420_0 .net *"_ivl_55", 4 0, L_000001d49c18e510;  1 drivers
v000001d49c140840_0 .net *"_ivl_56", 36 0, L_000001d49c18df70;  1 drivers
v000001d49c13fc60_0 .net *"_ivl_58", 36 0, L_000001d49c18e5b0;  1 drivers
v000001d49c140de0_0 .net *"_ivl_62", 0 0, L_000001d49c0ce6a0;  1 drivers
L_000001d49c144570 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d49c140e80_0 .net/2u *"_ivl_64", 5 0, L_000001d49c144570;  1 drivers
v000001d49c140340_0 .net *"_ivl_67", 5 0, L_000001d49c18ded0;  1 drivers
v000001d49c140f20_0 .net *"_ivl_70", 0 0, L_000001d49c0ce470;  1 drivers
L_000001d49c1445b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c140020_0 .net/2u *"_ivl_72", 57 0, L_000001d49c1445b8;  1 drivers
L_000001d49c144600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c141ba0_0 .net/2u *"_ivl_74", 31 0, L_000001d49c144600;  1 drivers
v000001d49c1414c0_0 .net *"_ivl_77", 25 0, L_000001d49c18e150;  1 drivers
v000001d49c141c40_0 .net *"_ivl_78", 57 0, L_000001d49c18d610;  1 drivers
v000001d49c141920_0 .net *"_ivl_8", 0 0, L_000001d49c0ce080;  1 drivers
v000001d49c141240_0 .net *"_ivl_80", 57 0, L_000001d49c18c3f0;  1 drivers
L_000001d49c145068 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d49c140fc0_0 .net/2u *"_ivl_84", 31 0, L_000001d49c145068;  1 drivers
L_000001d49c1450b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d49c141880_0 .net/2u *"_ivl_88", 5 0, L_000001d49c1450b0;  1 drivers
v000001d49c1412e0_0 .net *"_ivl_90", 0 0, L_000001d49c18e470;  1 drivers
L_000001d49c1450f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d49c13fda0_0 .net/2u *"_ivl_92", 5 0, L_000001d49c1450f8;  1 drivers
v000001d49c1419c0_0 .net *"_ivl_94", 0 0, L_000001d49c18dbb0;  1 drivers
v000001d49c141b00_0 .net *"_ivl_97", 0 0, L_000001d49c1a10f0;  1 drivers
v000001d49c141ce0_0 .net *"_ivl_98", 47 0, L_000001d49c18dc50;  1 drivers
v000001d49c141d80_0 .net "adderResult", 31 0, L_000001d49c18f4b0;  1 drivers
v000001d49c141e20_0 .net "address", 31 0, L_000001d49c18c850;  1 drivers
v000001d49c13fe40_0 .net "clk", 0 0, L_000001d49c0ce4e0;  alias, 1 drivers
v000001d49c141ec0_0 .var "cycles_consumed", 31 0;
v000001d49c13ff80_0 .net "excep_flag", 0 0, L_000001d49c18e3d0;  1 drivers
v000001d49c141f60_0 .net "extImm", 31 0, L_000001d49c18ef10;  1 drivers
v000001d49c1400c0_0 .net "funct", 5 0, L_000001d49c18cdf0;  1 drivers
v000001d49c142000_0 .net "hlt", 0 0, v000001d49c128b10_0;  1 drivers
v000001d49c1420a0_0 .net "imm", 15 0, L_000001d49c18c7b0;  1 drivers
v000001d49c142140_0 .net "immediate", 31 0, L_000001d49c190130;  1 drivers
v000001d49c1403e0_0 .net "input_clk", 0 0, v000001d49c142d20_0;  1 drivers
v000001d49c140200_0 .net "instruction", 31 0, L_000001d49c18fd70;  1 drivers
v000001d49c142960_0 .net "memoryReadData", 31 0, v000001d49c1378a0_0;  1 drivers
v000001d49c142320_0 .net "nextPC", 31 0, L_000001d49c18f190;  1 drivers
v000001d49c1435e0_0 .net "opcode", 5 0, L_000001d49c143360;  1 drivers
v000001d49c1434a0_0 .net "rd", 4 0, L_000001d49c142b40;  1 drivers
v000001d49c143900_0 .net "readData1", 31 0, L_000001d49c1a07c0;  1 drivers
v000001d49c142460_0 .net "readData1_w", 31 0, L_000001d49c1a6ef0;  1 drivers
v000001d49c142640_0 .net "readData2", 31 0, L_000001d49c1a0ad0;  1 drivers
v000001d49c1430e0_0 .net "regs0", 31 0, L_000001d49c1a0d70;  alias, 1 drivers
v000001d49c143860_0 .net "regs1", 31 0, L_000001d49c1a0440;  alias, 1 drivers
v000001d49c1423c0_0 .net "regs2", 31 0, L_000001d49c1a0c90;  alias, 1 drivers
v000001d49c142f00_0 .net "regs3", 31 0, L_000001d49c1a0d00;  alias, 1 drivers
v000001d49c1439a0_0 .net "regs4", 31 0, L_000001d49c1a0bb0;  alias, 1 drivers
v000001d49c142be0_0 .net "regs5", 31 0, L_000001d49c1a1010;  alias, 1 drivers
v000001d49c142e60_0 .net "rs", 4 0, L_000001d49c18cad0;  1 drivers
v000001d49c142500_0 .net "rst", 0 0, v000001d49c1432c0_0;  1 drivers
v000001d49c1425a0_0 .net "rt", 4 0, L_000001d49c18cb70;  1 drivers
v000001d49c143540_0 .net "shamt", 31 0, L_000001d49c18d930;  1 drivers
v000001d49c1437c0_0 .net "wire_instruction", 31 0, L_000001d49c1a0a60;  1 drivers
v000001d49c142fa0_0 .net "writeData", 31 0, L_000001d49c1a8070;  1 drivers
v000001d49c142dc0_0 .net "zero", 0 0, L_000001d49c1a5d70;  1 drivers
L_000001d49c142c80 .part L_000001d49c18fd70, 26, 6;
L_000001d49c143360 .functor MUXZ 6, L_000001d49c142c80, L_000001d49c1442e8, L_000001d49c0cdad0, C4<>;
L_000001d49c143400 .cmp/eq 6, L_000001d49c143360, L_000001d49c144378;
L_000001d49c142a00 .part L_000001d49c18fd70, 11, 5;
L_000001d49c142aa0 .functor MUXZ 5, L_000001d49c142a00, L_000001d49c1443c0, L_000001d49c143400, C4<>;
L_000001d49c142b40 .functor MUXZ 5, L_000001d49c142aa0, L_000001d49c144330, L_000001d49c0ce080, C4<>;
L_000001d49c18c490 .part L_000001d49c18fd70, 21, 5;
L_000001d49c18cad0 .functor MUXZ 5, L_000001d49c18c490, L_000001d49c144408, L_000001d49c0cde50, C4<>;
L_000001d49c18ccb0 .part L_000001d49c18fd70, 16, 5;
L_000001d49c18cb70 .functor MUXZ 5, L_000001d49c18ccb0, L_000001d49c144450, L_000001d49c0ce5c0, C4<>;
L_000001d49c18c530 .part L_000001d49c18fd70, 0, 16;
L_000001d49c18c7b0 .functor MUXZ 16, L_000001d49c18c530, L_000001d49c144498, L_000001d49c0ce390, C4<>;
L_000001d49c18e510 .part L_000001d49c18fd70, 6, 5;
L_000001d49c18df70 .concat [ 5 32 0 0], L_000001d49c18e510, L_000001d49c144528;
L_000001d49c18e5b0 .functor MUXZ 37, L_000001d49c18df70, L_000001d49c1444e0, L_000001d49c0ce400, C4<>;
L_000001d49c18d930 .part L_000001d49c18e5b0, 0, 32;
L_000001d49c18ded0 .part L_000001d49c18fd70, 0, 6;
L_000001d49c18cdf0 .functor MUXZ 6, L_000001d49c18ded0, L_000001d49c144570, L_000001d49c0ce6a0, C4<>;
L_000001d49c18e150 .part L_000001d49c18fd70, 0, 26;
L_000001d49c18d610 .concat [ 26 32 0 0], L_000001d49c18e150, L_000001d49c144600;
L_000001d49c18c3f0 .functor MUXZ 58, L_000001d49c18d610, L_000001d49c1445b8, L_000001d49c0ce470, C4<>;
L_000001d49c18c850 .part L_000001d49c18c3f0, 0, 32;
L_000001d49c18db10 .arith/sum 32, v000001d49c138c00_0, L_000001d49c145068;
L_000001d49c18e470 .cmp/eq 6, L_000001d49c143360, L_000001d49c1450b0;
L_000001d49c18dbb0 .cmp/eq 6, L_000001d49c143360, L_000001d49c1450f8;
L_000001d49c18dc50 .concat [ 32 16 0 0], L_000001d49c18c850, L_000001d49c145140;
L_000001d49c18e830 .concat [ 6 26 0 0], L_000001d49c143360, L_000001d49c145188;
L_000001d49c18e8d0 .cmp/eq 32, L_000001d49c18e830, L_000001d49c1451d0;
L_000001d49c18dd90 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c145218;
L_000001d49c18de30 .concat [ 32 16 0 0], L_000001d49c1a07c0, L_000001d49c145260;
L_000001d49c18e970 .concat [ 32 16 0 0], v000001d49c138c00_0, L_000001d49c1452a8;
L_000001d49c18eab0 .part L_000001d49c18c7b0, 15, 1;
LS_000001d49c18c350_0_0 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_4 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_8 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_12 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_16 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_20 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_24 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_0_28 .concat [ 1 1 1 1], L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0, L_000001d49c18eab0;
LS_000001d49c18c350_1_0 .concat [ 4 4 4 4], LS_000001d49c18c350_0_0, LS_000001d49c18c350_0_4, LS_000001d49c18c350_0_8, LS_000001d49c18c350_0_12;
LS_000001d49c18c350_1_4 .concat [ 4 4 4 4], LS_000001d49c18c350_0_16, LS_000001d49c18c350_0_20, LS_000001d49c18c350_0_24, LS_000001d49c18c350_0_28;
L_000001d49c18c350 .concat [ 16 16 0 0], LS_000001d49c18c350_1_0, LS_000001d49c18c350_1_4;
L_000001d49c18ca30 .concat [ 16 32 0 0], L_000001d49c18c7b0, L_000001d49c18c350;
L_000001d49c18c670 .arith/sum 48, L_000001d49c18e970, L_000001d49c18ca30;
L_000001d49c18edd0 .functor MUXZ 48, L_000001d49c18c670, L_000001d49c18de30, L_000001d49c1a0ec0, C4<>;
L_000001d49c18f7d0 .functor MUXZ 48, L_000001d49c18edd0, L_000001d49c18dc50, L_000001d49c1a10f0, C4<>;
L_000001d49c18f4b0 .part L_000001d49c18f7d0, 0, 32;
L_000001d49c18fcd0 .cmp/eq 2, v000001d49c138ac0_0, L_000001d49c1452f0;
L_000001d49c18f730 .cmp/eq 2, v000001d49c138ac0_0, L_000001d49c145338;
L_000001d49c18eb50 .cmp/eq 2, v000001d49c138ac0_0, L_000001d49c145380;
L_000001d49c18ebf0 .functor MUXZ 32, L_000001d49c145410, L_000001d49c1453c8, L_000001d49c18eb50, C4<>;
L_000001d49c18f5f0 .functor MUXZ 32, L_000001d49c18ebf0, L_000001d49c18f4b0, L_000001d49c18f730, C4<>;
L_000001d49c18f190 .functor MUXZ 32, L_000001d49c18f5f0, L_000001d49c18db10, L_000001d49c18fcd0, C4<>;
L_000001d49c18fd70 .functor MUXZ 32, L_000001d49c1a0a60, L_000001d49c1454a0, L_000001d49c1a06e0, C4<>;
L_000001d49c18fb90 .cmp/eq 6, L_000001d49c143360, L_000001d49c145578;
L_000001d49c18ed30 .cmp/eq 6, L_000001d49c143360, L_000001d49c1455c0;
L_000001d49c18fa50 .cmp/eq 6, L_000001d49c143360, L_000001d49c145608;
L_000001d49c18faf0 .concat [ 16 16 0 0], L_000001d49c18c7b0, L_000001d49c145650;
L_000001d49c18f2d0 .part L_000001d49c18c7b0, 15, 1;
LS_000001d49c18f0f0_0_0 .concat [ 1 1 1 1], L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0;
LS_000001d49c18f0f0_0_4 .concat [ 1 1 1 1], L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0;
LS_000001d49c18f0f0_0_8 .concat [ 1 1 1 1], L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0;
LS_000001d49c18f0f0_0_12 .concat [ 1 1 1 1], L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0, L_000001d49c18f2d0;
L_000001d49c18f0f0 .concat [ 4 4 4 4], LS_000001d49c18f0f0_0_0, LS_000001d49c18f0f0_0_4, LS_000001d49c18f0f0_0_8, LS_000001d49c18f0f0_0_12;
L_000001d49c18ee70 .concat [ 16 16 0 0], L_000001d49c18c7b0, L_000001d49c18f0f0;
L_000001d49c18ef10 .functor MUXZ 32, L_000001d49c18ee70, L_000001d49c18faf0, L_000001d49c1a0c20, C4<>;
L_000001d49c18fe10 .concat [ 6 26 0 0], L_000001d49c143360, L_000001d49c145698;
L_000001d49c18feb0 .cmp/eq 32, L_000001d49c18fe10, L_000001d49c1456e0;
L_000001d49c190090 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c145728;
L_000001d49c18ff50 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c145770;
L_000001d49c18efb0 .cmp/eq 6, L_000001d49c143360, L_000001d49c1457b8;
L_000001d49c18fff0 .functor MUXZ 32, L_000001d49c18ef10, L_000001d49c145800, L_000001d49c18efb0, C4<>;
L_000001d49c190130 .functor MUXZ 32, L_000001d49c18fff0, L_000001d49c18d930, L_000001d49c1a0910, C4<>;
L_000001d49c18f050 .concat [ 6 26 0 0], L_000001d49c143360, L_000001d49c145848;
L_000001d49c18f370 .cmp/eq 32, L_000001d49c18f050, L_000001d49c145890;
L_000001d49c18f410 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c1458d8;
L_000001d49c1a66d0 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c145920;
L_000001d49c1a6130 .cmp/eq 6, L_000001d49c143360, L_000001d49c145968;
L_000001d49c1a5ff0 .functor MUXZ 32, L_000001d49c1a07c0, v000001d49c138c00_0, L_000001d49c1a6130, C4<>;
L_000001d49c1a6ef0 .functor MUXZ 32, L_000001d49c1a5ff0, L_000001d49c1a0ad0, L_000001d49c1a0520, C4<>;
S_000001d49c07e9b0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d49c0c1a10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d49c1a0e50 .functor NOT 1, v000001d49c0710b0_0, C4<0>, C4<0>, C4<0>;
v000001d49c06f530_0 .net *"_ivl_0", 0 0, L_000001d49c1a0e50;  1 drivers
v000001d49c070e30_0 .net "in1", 31 0, L_000001d49c1a0ad0;  alias, 1 drivers
v000001d49c070890_0 .net "in2", 31 0, L_000001d49c190130;  alias, 1 drivers
v000001d49c0709d0_0 .net "out", 31 0, L_000001d49c1901d0;  alias, 1 drivers
v000001d49c070a70_0 .net "s", 0 0, v000001d49c0710b0_0;  alias, 1 drivers
L_000001d49c1901d0 .functor MUXZ 32, L_000001d49c190130, L_000001d49c1a0ad0, L_000001d49c1a0e50, C4<>;
S_000001d49c00b800 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d49c127660 .param/l "RType" 0 4 2, C4<000000>;
P_000001d49c127698 .param/l "add" 0 4 5, C4<100000>;
P_000001d49c1276d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d49c127708 .param/l "addu" 0 4 5, C4<100001>;
P_000001d49c127740 .param/l "and_" 0 4 5, C4<100100>;
P_000001d49c127778 .param/l "andi" 0 4 8, C4<001100>;
P_000001d49c1277b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d49c1277e8 .param/l "bge" 0 4 10, C4<001010>;
P_000001d49c127820 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d49c127858 .param/l "ble" 0 4 10, C4<000111>;
P_000001d49c127890 .param/l "blt" 0 4 10, C4<000110>;
P_000001d49c1278c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d49c127900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d49c127938 .param/l "j" 0 4 12, C4<000010>;
P_000001d49c127970 .param/l "jal" 0 4 12, C4<000011>;
P_000001d49c1279a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d49c1279e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001d49c127a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d49c127a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001d49c127a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001d49c127ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d49c127af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d49c127b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001d49c127b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001d49c127ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d49c127bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d49c127c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001d49c127c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001d49c127c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d49c127cb8 .param/l "xori" 0 4 8, C4<001110>;
v000001d49c071010_0 .var "ALUOp", 3 0;
v000001d49c0710b0_0 .var "ALUSrc", 0 0;
v000001d49c057e80_0 .var "MemReadEn", 0 0;
v000001d49c0584c0_0 .var "MemWriteEn", 0 0;
v000001d49c128a70_0 .var "MemtoReg", 0 0;
v000001d49c129330_0 .var "RegDst", 0 0;
v000001d49c128750_0 .var "RegWriteEn", 0 0;
v000001d49c129290_0 .net "funct", 5 0, L_000001d49c18cdf0;  alias, 1 drivers
v000001d49c128b10_0 .var "hlt", 0 0;
v000001d49c128390_0 .net "opcode", 5 0, L_000001d49c143360;  alias, 1 drivers
v000001d49c1287f0_0 .net "rst", 0 0, v000001d49c1432c0_0;  alias, 1 drivers
E_000001d49c0c1110 .event anyedge, v000001d49c1287f0_0, v000001d49c128390_0, v000001d49c129290_0;
S_000001d49c00ba50 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001d49c129d10 .param/l "RType" 0 4 2, C4<000000>;
P_000001d49c129d48 .param/l "add" 0 4 5, C4<100000>;
P_000001d49c129d80 .param/l "addi" 0 4 8, C4<001000>;
P_000001d49c129db8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d49c129df0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d49c129e28 .param/l "andi" 0 4 8, C4<001100>;
P_000001d49c129e60 .param/l "beq" 0 4 10, C4<000100>;
P_000001d49c129e98 .param/l "bge" 0 4 10, C4<001010>;
P_000001d49c129ed0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d49c129f08 .param/l "ble" 0 4 10, C4<000111>;
P_000001d49c129f40 .param/l "blt" 0 4 10, C4<000110>;
P_000001d49c129f78 .param/l "bne" 0 4 10, C4<000101>;
P_000001d49c129fb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d49c129fe8 .param/l "j" 0 4 12, C4<000010>;
P_000001d49c12a020 .param/l "jal" 0 4 12, C4<000011>;
P_000001d49c12a058 .param/l "jr" 0 4 6, C4<001000>;
P_000001d49c12a090 .param/l "lw" 0 4 8, C4<100011>;
P_000001d49c12a0c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d49c12a100 .param/l "or_" 0 4 5, C4<100101>;
P_000001d49c12a138 .param/l "ori" 0 4 8, C4<001101>;
P_000001d49c12a170 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d49c12a1a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d49c12a1e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d49c12a218 .param/l "slti" 0 4 8, C4<101010>;
P_000001d49c12a250 .param/l "srl" 0 4 6, C4<000010>;
P_000001d49c12a288 .param/l "sub" 0 4 5, C4<100010>;
P_000001d49c12a2c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001d49c12a2f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d49c12a330 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d49c12a368 .param/l "xori" 0 4 8, C4<001110>;
L_000001d49c0cd7c0 .functor NOT 1, v000001d49c1432c0_0, C4<0>, C4<0>, C4<0>;
L_000001d49c0cdc20 .functor OR 1, L_000001d49c18c5d0, L_000001d49c18ea10, C4<0>, C4<0>;
L_000001d49c0cdc90 .functor OR 1, L_000001d49c0cdc20, L_000001d49c18d2f0, C4<0>, C4<0>;
L_000001d49c0cdec0 .functor OR 1, L_000001d49c0cdc90, L_000001d49c18d6b0, C4<0>, C4<0>;
L_000001d49c0ce2b0 .functor OR 1, L_000001d49c0cdec0, L_000001d49c18d750, C4<0>, C4<0>;
L_000001d49c0cd830 .functor OR 1, L_000001d49c0ce2b0, L_000001d49c18d110, C4<0>, C4<0>;
L_000001d49c0cdde0 .functor OR 1, L_000001d49c0cd830, L_000001d49c18e0b0, C4<0>, C4<0>;
L_000001d49c0cd8a0 .functor OR 1, L_000001d49c0cdde0, L_000001d49c18cd50, C4<0>, C4<0>;
L_000001d49c0cd910 .functor OR 1, L_000001d49c0cd8a0, L_000001d49c18c710, C4<0>, C4<0>;
L_000001d49c0cdf30 .functor OR 1, L_000001d49c0cd910, L_000001d49c18ce90, C4<0>, C4<0>;
L_000001d49c0cdd70 .functor OR 1, L_000001d49c0cdf30, L_000001d49c18c8f0, C4<0>, C4<0>;
L_000001d49c0cdfa0 .functor OR 1, L_000001d49c0cdd70, L_000001d49c18cf30, C4<0>, C4<0>;
L_000001d49c0ce160 .functor OR 1, L_000001d49c0cdfa0, L_000001d49c18d890, C4<0>, C4<0>;
L_000001d49c0ce010 .functor OR 1, L_000001d49c18d250, L_000001d49c18c990, C4<0>, C4<0>;
L_000001d49c0ce1d0 .functor OR 1, L_000001d49c0ce010, L_000001d49c18d4d0, C4<0>, C4<0>;
L_000001d49c0ce240 .functor OR 1, L_000001d49c0ce1d0, L_000001d49c18e010, C4<0>, C4<0>;
L_000001d49c055fd0 .functor OR 1, L_000001d49c0ce240, L_000001d49c18d1b0, C4<0>, C4<0>;
L_000001d49c1a09f0 .functor OR 1, L_000001d49c055fd0, L_000001d49c18cfd0, C4<0>, C4<0>;
L_000001d49c1a0980 .functor OR 1, L_000001d49c1a09f0, L_000001d49c18e790, C4<0>, C4<0>;
L_000001d49c1a0b40 .functor OR 1, L_000001d49c1a0980, L_000001d49c18d9d0, C4<0>, C4<0>;
L_000001d49c1a04b0 .functor OR 1, L_000001d49c1a0b40, L_000001d49c18e1f0, C4<0>, C4<0>;
L_000001d49c1a0830 .functor OR 1, L_000001d49c1a04b0, L_000001d49c18d390, C4<0>, C4<0>;
L_000001d49c1a0360 .functor OR 1, L_000001d49c1a0830, L_000001d49c18dcf0, C4<0>, C4<0>;
L_000001d49c1a0590 .functor OR 1, L_000001d49c1a0360, L_000001d49c18d070, C4<0>, C4<0>;
L_000001d49c1a0750 .functor OR 1, L_000001d49c1a0590, L_000001d49c18d570, C4<0>, C4<0>;
L_000001d49c1a0670 .functor OR 1, L_000001d49c1a0750, L_000001d49c18d7f0, C4<0>, C4<0>;
L_000001d49c1a0600 .functor OR 1, L_000001d49c1a0670, L_000001d49c18e330, C4<0>, C4<0>;
L_000001d49c1a03d0 .functor OR 1, L_000001d49c1a0600, L_000001d49c18e6f0, C4<0>, C4<0>;
v000001d49c128430_0 .net "PC", 31 0, v000001d49c138c00_0;  alias, 1 drivers
v000001d49c128110_0 .net *"_ivl_0", 0 0, L_000001d49c0cd7c0;  1 drivers
v000001d49c128f70_0 .net *"_ivl_10", 0 0, L_000001d49c18cc10;  1 drivers
v000001d49c129970_0 .net *"_ivl_100", 0 0, L_000001d49c18c990;  1 drivers
v000001d49c128070_0 .net *"_ivl_103", 0 0, L_000001d49c0ce010;  1 drivers
L_000001d49c144be8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d49c1293d0_0 .net/2u *"_ivl_104", 5 0, L_000001d49c144be8;  1 drivers
v000001d49c1296f0_0 .net *"_ivl_106", 0 0, L_000001d49c18d4d0;  1 drivers
v000001d49c128890_0 .net *"_ivl_109", 0 0, L_000001d49c0ce1d0;  1 drivers
L_000001d49c144c30 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d49c129470_0 .net/2u *"_ivl_110", 5 0, L_000001d49c144c30;  1 drivers
v000001d49c129510_0 .net *"_ivl_112", 0 0, L_000001d49c18e010;  1 drivers
v000001d49c129bf0_0 .net *"_ivl_115", 0 0, L_000001d49c0ce240;  1 drivers
L_000001d49c144c78 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d49c1295b0_0 .net/2u *"_ivl_116", 5 0, L_000001d49c144c78;  1 drivers
v000001d49c1281b0_0 .net *"_ivl_118", 0 0, L_000001d49c18d1b0;  1 drivers
L_000001d49c144720 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001d49c129b50_0 .net/2u *"_ivl_12", 5 0, L_000001d49c144720;  1 drivers
v000001d49c128bb0_0 .net *"_ivl_121", 0 0, L_000001d49c055fd0;  1 drivers
L_000001d49c144cc0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d49c1289d0_0 .net/2u *"_ivl_122", 5 0, L_000001d49c144cc0;  1 drivers
v000001d49c128930_0 .net *"_ivl_124", 0 0, L_000001d49c18cfd0;  1 drivers
v000001d49c129650_0 .net *"_ivl_127", 0 0, L_000001d49c1a09f0;  1 drivers
L_000001d49c144d08 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001d49c128c50_0 .net/2u *"_ivl_128", 5 0, L_000001d49c144d08;  1 drivers
v000001d49c1284d0_0 .net *"_ivl_130", 0 0, L_000001d49c18e790;  1 drivers
v000001d49c127d50_0 .net *"_ivl_133", 0 0, L_000001d49c1a0980;  1 drivers
L_000001d49c144d50 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001d49c127df0_0 .net/2u *"_ivl_134", 5 0, L_000001d49c144d50;  1 drivers
v000001d49c128cf0_0 .net *"_ivl_136", 0 0, L_000001d49c18d9d0;  1 drivers
v000001d49c127e90_0 .net *"_ivl_139", 0 0, L_000001d49c1a0b40;  1 drivers
v000001d49c128570_0 .net *"_ivl_14", 0 0, L_000001d49c18c5d0;  1 drivers
L_000001d49c144d98 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001d49c128d90_0 .net/2u *"_ivl_140", 5 0, L_000001d49c144d98;  1 drivers
v000001d49c128610_0 .net *"_ivl_142", 0 0, L_000001d49c18e1f0;  1 drivers
v000001d49c127f30_0 .net *"_ivl_145", 0 0, L_000001d49c1a04b0;  1 drivers
L_000001d49c144de0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001d49c128e30_0 .net/2u *"_ivl_146", 5 0, L_000001d49c144de0;  1 drivers
v000001d49c1286b0_0 .net *"_ivl_148", 0 0, L_000001d49c18d390;  1 drivers
v000001d49c128ed0_0 .net *"_ivl_151", 0 0, L_000001d49c1a0830;  1 drivers
L_000001d49c144e28 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001d49c1298d0_0 .net/2u *"_ivl_152", 5 0, L_000001d49c144e28;  1 drivers
v000001d49c129010_0 .net *"_ivl_154", 0 0, L_000001d49c18dcf0;  1 drivers
v000001d49c1282f0_0 .net *"_ivl_157", 0 0, L_000001d49c1a0360;  1 drivers
L_000001d49c144e70 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001d49c1290b0_0 .net/2u *"_ivl_158", 5 0, L_000001d49c144e70;  1 drivers
L_000001d49c144768 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001d49c129150_0 .net/2u *"_ivl_16", 5 0, L_000001d49c144768;  1 drivers
v000001d49c1291f0_0 .net *"_ivl_160", 0 0, L_000001d49c18d070;  1 drivers
v000001d49c129830_0 .net *"_ivl_163", 0 0, L_000001d49c1a0590;  1 drivers
L_000001d49c144eb8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d49c129790_0 .net/2u *"_ivl_164", 5 0, L_000001d49c144eb8;  1 drivers
v000001d49c127fd0_0 .net *"_ivl_166", 0 0, L_000001d49c18d570;  1 drivers
v000001d49c129a10_0 .net *"_ivl_169", 0 0, L_000001d49c1a0750;  1 drivers
L_000001d49c144f00 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d49c128250_0 .net/2u *"_ivl_170", 5 0, L_000001d49c144f00;  1 drivers
v000001d49c129ab0_0 .net *"_ivl_172", 0 0, L_000001d49c18d7f0;  1 drivers
v000001d49c12ae00_0 .net *"_ivl_175", 0 0, L_000001d49c1a0670;  1 drivers
L_000001d49c144f48 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001d49c12b580_0 .net/2u *"_ivl_176", 5 0, L_000001d49c144f48;  1 drivers
v000001d49c12be40_0 .net *"_ivl_178", 0 0, L_000001d49c18e330;  1 drivers
v000001d49c12c0c0_0 .net *"_ivl_18", 0 0, L_000001d49c18ea10;  1 drivers
v000001d49c12acc0_0 .net *"_ivl_181", 0 0, L_000001d49c1a0600;  1 drivers
L_000001d49c144f90 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001d49c12ba80_0 .net/2u *"_ivl_182", 5 0, L_000001d49c144f90;  1 drivers
v000001d49c12aea0_0 .net *"_ivl_184", 0 0, L_000001d49c18e6f0;  1 drivers
v000001d49c12c160_0 .net *"_ivl_187", 0 0, L_000001d49c1a03d0;  1 drivers
L_000001d49c144fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d49c12b260_0 .net/2u *"_ivl_188", 0 0, L_000001d49c144fd8;  1 drivers
L_000001d49c145020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d49c12b940_0 .net/2u *"_ivl_190", 0 0, L_000001d49c145020;  1 drivers
v000001d49c12ac20_0 .net *"_ivl_192", 0 0, L_000001d49c18e650;  1 drivers
v000001d49c12aa40_0 .net *"_ivl_194", 0 0, L_000001d49c18da70;  1 drivers
L_000001d49c144648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d49c12b1c0_0 .net/2u *"_ivl_2", 0 0, L_000001d49c144648;  1 drivers
v000001d49c12a720_0 .net *"_ivl_21", 0 0, L_000001d49c0cdc20;  1 drivers
L_000001d49c1447b0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001d49c12ab80_0 .net/2u *"_ivl_22", 5 0, L_000001d49c1447b0;  1 drivers
v000001d49c12bb20_0 .net *"_ivl_24", 0 0, L_000001d49c18d2f0;  1 drivers
v000001d49c12ad60_0 .net *"_ivl_27", 0 0, L_000001d49c0cdc90;  1 drivers
L_000001d49c1447f8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001d49c12b300_0 .net/2u *"_ivl_28", 5 0, L_000001d49c1447f8;  1 drivers
v000001d49c12b620_0 .net *"_ivl_30", 0 0, L_000001d49c18d6b0;  1 drivers
v000001d49c12b6c0_0 .net *"_ivl_33", 0 0, L_000001d49c0cdec0;  1 drivers
L_000001d49c144840 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001d49c12b760_0 .net/2u *"_ivl_34", 5 0, L_000001d49c144840;  1 drivers
v000001d49c12afe0_0 .net *"_ivl_36", 0 0, L_000001d49c18d750;  1 drivers
v000001d49c12a5e0_0 .net *"_ivl_39", 0 0, L_000001d49c0ce2b0;  1 drivers
v000001d49c12b800_0 .net *"_ivl_4", 31 0, L_000001d49c18d430;  1 drivers
L_000001d49c144888 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001d49c12c200_0 .net/2u *"_ivl_40", 5 0, L_000001d49c144888;  1 drivers
v000001d49c12af40_0 .net *"_ivl_42", 0 0, L_000001d49c18d110;  1 drivers
v000001d49c12a4a0_0 .net *"_ivl_45", 0 0, L_000001d49c0cd830;  1 drivers
L_000001d49c1448d0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001d49c12bbc0_0 .net/2u *"_ivl_46", 5 0, L_000001d49c1448d0;  1 drivers
v000001d49c12b080_0 .net *"_ivl_48", 0 0, L_000001d49c18e0b0;  1 drivers
v000001d49c12b120_0 .net *"_ivl_51", 0 0, L_000001d49c0cdde0;  1 drivers
L_000001d49c144918 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001d49c12a9a0_0 .net/2u *"_ivl_52", 5 0, L_000001d49c144918;  1 drivers
v000001d49c12b8a0_0 .net *"_ivl_54", 0 0, L_000001d49c18cd50;  1 drivers
v000001d49c12aae0_0 .net *"_ivl_57", 0 0, L_000001d49c0cd8a0;  1 drivers
L_000001d49c144960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d49c12b3a0_0 .net/2u *"_ivl_58", 5 0, L_000001d49c144960;  1 drivers
v000001d49c12b9e0_0 .net *"_ivl_60", 0 0, L_000001d49c18c710;  1 drivers
v000001d49c12b440_0 .net *"_ivl_63", 0 0, L_000001d49c0cd910;  1 drivers
L_000001d49c1449a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d49c12c2a0_0 .net/2u *"_ivl_64", 5 0, L_000001d49c1449a8;  1 drivers
v000001d49c12a7c0_0 .net *"_ivl_66", 0 0, L_000001d49c18ce90;  1 drivers
v000001d49c12b4e0_0 .net *"_ivl_69", 0 0, L_000001d49c0cdf30;  1 drivers
L_000001d49c144690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c12bc60_0 .net *"_ivl_7", 25 0, L_000001d49c144690;  1 drivers
L_000001d49c1449f0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d49c12bd00_0 .net/2u *"_ivl_70", 5 0, L_000001d49c1449f0;  1 drivers
v000001d49c12bda0_0 .net *"_ivl_72", 0 0, L_000001d49c18c8f0;  1 drivers
v000001d49c12bee0_0 .net *"_ivl_75", 0 0, L_000001d49c0cdd70;  1 drivers
L_000001d49c144a38 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001d49c12bf80_0 .net/2u *"_ivl_76", 5 0, L_000001d49c144a38;  1 drivers
v000001d49c12c020_0 .net *"_ivl_78", 0 0, L_000001d49c18cf30;  1 drivers
L_000001d49c1446d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c12a400_0 .net/2u *"_ivl_8", 31 0, L_000001d49c1446d8;  1 drivers
v000001d49c12a540_0 .net *"_ivl_81", 0 0, L_000001d49c0cdfa0;  1 drivers
L_000001d49c144a80 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001d49c12a680_0 .net/2u *"_ivl_82", 5 0, L_000001d49c144a80;  1 drivers
v000001d49c12a860_0 .net *"_ivl_84", 0 0, L_000001d49c18d890;  1 drivers
v000001d49c12a900_0 .net *"_ivl_87", 0 0, L_000001d49c0ce160;  1 drivers
L_000001d49c144ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d49c12e5a0_0 .net/2u *"_ivl_88", 0 0, L_000001d49c144ac8;  1 drivers
L_000001d49c144b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d49c12db00_0 .net/2u *"_ivl_90", 0 0, L_000001d49c144b10;  1 drivers
v000001d49c12e640_0 .net *"_ivl_92", 0 0, L_000001d49c18e290;  1 drivers
L_000001d49c144b58 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d49c12de20_0 .net/2u *"_ivl_94", 5 0, L_000001d49c144b58;  1 drivers
v000001d49c12d9c0_0 .net *"_ivl_96", 0 0, L_000001d49c18d250;  1 drivers
L_000001d49c144ba0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d49c12dba0_0 .net/2u *"_ivl_98", 5 0, L_000001d49c144ba0;  1 drivers
v000001d49c12dc40_0 .net "clk", 0 0, L_000001d49c0ce4e0;  alias, 1 drivers
v000001d49c12ef00_0 .net "excep_flag", 0 0, L_000001d49c18e3d0;  alias, 1 drivers
v000001d49c12e6e0_0 .net "funct", 5 0, L_000001d49c18cdf0;  alias, 1 drivers
v000001d49c12dec0_0 .net "opcode", 5 0, L_000001d49c143360;  alias, 1 drivers
v000001d49c12da60_0 .net "rst", 0 0, v000001d49c1432c0_0;  alias, 1 drivers
L_000001d49c18d430 .concat [ 6 26 0 0], L_000001d49c143360, L_000001d49c144690;
L_000001d49c18cc10 .cmp/eq 32, L_000001d49c18d430, L_000001d49c1446d8;
L_000001d49c18c5d0 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144720;
L_000001d49c18ea10 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144768;
L_000001d49c18d2f0 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c1447b0;
L_000001d49c18d6b0 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c1447f8;
L_000001d49c18d750 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144840;
L_000001d49c18d110 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144888;
L_000001d49c18e0b0 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c1448d0;
L_000001d49c18cd50 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144918;
L_000001d49c18c710 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144960;
L_000001d49c18ce90 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c1449a8;
L_000001d49c18c8f0 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c1449f0;
L_000001d49c18cf30 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144a38;
L_000001d49c18d890 .cmp/eq 6, L_000001d49c18cdf0, L_000001d49c144a80;
L_000001d49c18e290 .functor MUXZ 1, L_000001d49c144b10, L_000001d49c144ac8, L_000001d49c0ce160, C4<>;
L_000001d49c18d250 .cmp/eq 6, L_000001d49c143360, L_000001d49c144b58;
L_000001d49c18c990 .cmp/eq 6, L_000001d49c143360, L_000001d49c144ba0;
L_000001d49c18d4d0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144be8;
L_000001d49c18e010 .cmp/eq 6, L_000001d49c143360, L_000001d49c144c30;
L_000001d49c18d1b0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144c78;
L_000001d49c18cfd0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144cc0;
L_000001d49c18e790 .cmp/eq 6, L_000001d49c143360, L_000001d49c144d08;
L_000001d49c18d9d0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144d50;
L_000001d49c18e1f0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144d98;
L_000001d49c18d390 .cmp/eq 6, L_000001d49c143360, L_000001d49c144de0;
L_000001d49c18dcf0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144e28;
L_000001d49c18d070 .cmp/eq 6, L_000001d49c143360, L_000001d49c144e70;
L_000001d49c18d570 .cmp/eq 6, L_000001d49c143360, L_000001d49c144eb8;
L_000001d49c18d7f0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144f00;
L_000001d49c18e330 .cmp/eq 6, L_000001d49c143360, L_000001d49c144f48;
L_000001d49c18e6f0 .cmp/eq 6, L_000001d49c143360, L_000001d49c144f90;
L_000001d49c18e650 .functor MUXZ 1, L_000001d49c145020, L_000001d49c144fd8, L_000001d49c1a03d0, C4<>;
L_000001d49c18da70 .functor MUXZ 1, L_000001d49c18e650, L_000001d49c18e290, L_000001d49c18cc10, C4<>;
L_000001d49c18e3d0 .functor MUXZ 1, L_000001d49c18da70, L_000001d49c144648, L_000001d49c0cd7c0, C4<>;
S_000001d49bfe2bf0 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001d49c1a0a60 .functor BUFZ 32, L_000001d49c18fc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12d560 .array "InstMem", 0 1023, 31 0;
v000001d49c12dce0_0 .net *"_ivl_0", 31 0, L_000001d49c18fc30;  1 drivers
v000001d49c12e460_0 .net *"_ivl_3", 9 0, L_000001d49c18f870;  1 drivers
v000001d49c12dd80_0 .net *"_ivl_4", 11 0, L_000001d49c18ec90;  1 drivers
L_000001d49c145458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d49c12df60_0 .net *"_ivl_7", 1 0, L_000001d49c145458;  1 drivers
v000001d49c12e780_0 .net "address", 31 0, v000001d49c138c00_0;  alias, 1 drivers
v000001d49c12e280_0 .var/i "i", 31 0;
v000001d49c12d920_0 .net "q", 31 0, L_000001d49c1a0a60;  alias, 1 drivers
L_000001d49c18fc30 .array/port v000001d49c12d560, L_000001d49c18ec90;
L_000001d49c18f870 .part v000001d49c138c00_0, 0, 10;
L_000001d49c18ec90 .concat [ 10 2 0 0], L_000001d49c18f870, L_000001d49c145458;
S_000001d49bfe2d80 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001d49c1a07c0 .functor BUFZ 32, L_000001d49c18f910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d49c1a0ad0 .functor BUFZ 32, L_000001d49c18f230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12f220_1 .array/port v000001d49c12f220, 1;
L_000001d49c1a0d70 .functor BUFZ 32, v000001d49c12f220_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12f220_2 .array/port v000001d49c12f220, 2;
L_000001d49c1a0440 .functor BUFZ 32, v000001d49c12f220_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12f220_3 .array/port v000001d49c12f220, 3;
L_000001d49c1a0c90 .functor BUFZ 32, v000001d49c12f220_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12f220_4 .array/port v000001d49c12f220, 4;
L_000001d49c1a0d00 .functor BUFZ 32, v000001d49c12f220_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12f220_5 .array/port v000001d49c12f220, 5;
L_000001d49c1a0bb0 .functor BUFZ 32, v000001d49c12f220_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12f220_6 .array/port v000001d49c12f220, 6;
L_000001d49c1a1010 .functor BUFZ 32, v000001d49c12f220_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d49c12e320_0 .net *"_ivl_0", 31 0, L_000001d49c18f910;  1 drivers
v000001d49c12e0a0_0 .net *"_ivl_10", 6 0, L_000001d49c18f690;  1 drivers
L_000001d49c145530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d49c12e140_0 .net *"_ivl_13", 1 0, L_000001d49c145530;  1 drivers
v000001d49c12e1e0_0 .net *"_ivl_2", 6 0, L_000001d49c18f550;  1 drivers
L_000001d49c1454e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d49c12e3c0_0 .net *"_ivl_5", 1 0, L_000001d49c1454e8;  1 drivers
v000001d49c12e500_0 .net *"_ivl_8", 31 0, L_000001d49c18f230;  1 drivers
v000001d49c12eb40_0 .net "clk", 0 0, L_000001d49c0ce4e0;  alias, 1 drivers
v000001d49c12e820_0 .var/i "i", 31 0;
v000001d49c12e8c0_0 .net "readData1", 31 0, L_000001d49c1a07c0;  alias, 1 drivers
v000001d49c12ea00_0 .net "readData2", 31 0, L_000001d49c1a0ad0;  alias, 1 drivers
v000001d49c12e960_0 .net "readRegister1", 4 0, L_000001d49c18cad0;  alias, 1 drivers
v000001d49c12eaa0_0 .net "readRegister2", 4 0, L_000001d49c18cb70;  alias, 1 drivers
v000001d49c12f220 .array "registers", 31 0, 31 0;
v000001d49c12ebe0_0 .net "regs0", 31 0, L_000001d49c1a0d70;  alias, 1 drivers
v000001d49c12ec80_0 .net "regs1", 31 0, L_000001d49c1a0440;  alias, 1 drivers
v000001d49c12ed20_0 .net "regs2", 31 0, L_000001d49c1a0c90;  alias, 1 drivers
v000001d49c12edc0_0 .net "regs3", 31 0, L_000001d49c1a0d00;  alias, 1 drivers
v000001d49c12d740_0 .net "regs4", 31 0, L_000001d49c1a0bb0;  alias, 1 drivers
v000001d49c12ee60_0 .net "regs5", 31 0, L_000001d49c1a1010;  alias, 1 drivers
v000001d49c12d7e0_0 .net "rst", 0 0, v000001d49c1432c0_0;  alias, 1 drivers
v000001d49c12efa0_0 .net "we", 0 0, v000001d49c128750_0;  alias, 1 drivers
v000001d49c12f040_0 .net "writeData", 31 0, L_000001d49c1a8070;  alias, 1 drivers
v000001d49c12f0e0_0 .net "writeRegister", 4 0, L_000001d49c18f9b0;  alias, 1 drivers
E_000001d49c0c1890/0 .event negedge, v000001d49c1287f0_0;
E_000001d49c0c1890/1 .event posedge, v000001d49c12dc40_0;
E_000001d49c0c1890 .event/or E_000001d49c0c1890/0, E_000001d49c0c1890/1;
L_000001d49c18f910 .array/port v000001d49c12f220, L_000001d49c18f550;
L_000001d49c18f550 .concat [ 5 2 0 0], L_000001d49c18cad0, L_000001d49c1454e8;
L_000001d49c18f230 .array/port v000001d49c12f220, L_000001d49c18f690;
L_000001d49c18f690 .concat [ 5 2 0 0], L_000001d49c18cb70, L_000001d49c145530;
S_000001d49bfcd8b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001d49bfe2d80;
 .timescale 0 0;
v000001d49c12e000_0 .var/i "i", 31 0;
S_000001d49bfcda40 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d49c0c1690 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d49c1a1160 .functor NOT 1, v000001d49c129330_0, C4<0>, C4<0>, C4<0>;
v000001d49c12f180_0 .net *"_ivl_0", 0 0, L_000001d49c1a1160;  1 drivers
v000001d49c12f2c0_0 .net "in1", 4 0, L_000001d49c18cb70;  alias, 1 drivers
v000001d49c12d420_0 .net "in2", 4 0, L_000001d49c142b40;  alias, 1 drivers
v000001d49c12d4c0_0 .net "out", 4 0, L_000001d49c18f9b0;  alias, 1 drivers
v000001d49c12d600_0 .net "s", 0 0, v000001d49c129330_0;  alias, 1 drivers
L_000001d49c18f9b0 .functor MUXZ 5, L_000001d49c142b40, L_000001d49c18cb70, L_000001d49c1a1160, C4<>;
S_000001d49c024550 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d49c0c1ad0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d49c1a0fa0 .functor NOT 1, v000001d49c128a70_0, C4<0>, C4<0>, C4<0>;
v000001d49c12d6a0_0 .net *"_ivl_0", 0 0, L_000001d49c1a0fa0;  1 drivers
v000001d49c12d880_0 .net "in1", 31 0, v000001d49c137440_0;  alias, 1 drivers
v000001d49c139240_0 .net "in2", 31 0, v000001d49c1378a0_0;  alias, 1 drivers
v000001d49c137a80_0 .net "out", 31 0, L_000001d49c1a8070;  alias, 1 drivers
v000001d49c1387a0_0 .net "s", 0 0, v000001d49c128a70_0;  alias, 1 drivers
L_000001d49c1a8070 .functor MUXZ 32, v000001d49c1378a0_0, v000001d49c137440_0, L_000001d49c1a0fa0, C4<>;
S_000001d49c0246e0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d49c0bbfe0 .param/l "ADD" 0 10 12, C4<0000>;
P_000001d49c0bc018 .param/l "AND" 0 10 12, C4<0010>;
P_000001d49c0bc050 .param/l "NOR" 0 10 12, C4<0101>;
P_000001d49c0bc088 .param/l "OR" 0 10 12, C4<0011>;
P_000001d49c0bc0c0 .param/l "SGT" 0 10 12, C4<0111>;
P_000001d49c0bc0f8 .param/l "SLL" 0 10 12, C4<1000>;
P_000001d49c0bc130 .param/l "SLT" 0 10 12, C4<0110>;
P_000001d49c0bc168 .param/l "SRL" 0 10 12, C4<1001>;
P_000001d49c0bc1a0 .param/l "SUB" 0 10 12, C4<0001>;
P_000001d49c0bc1d8 .param/l "XOR" 0 10 12, C4<0100>;
P_000001d49c0bc210 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001d49c0bc248 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001d49c1459b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d49c138520_0 .net/2u *"_ivl_0", 31 0, L_000001d49c1459b0;  1 drivers
v000001d49c138700_0 .net "opSel", 3 0, v000001d49c071010_0;  alias, 1 drivers
v000001d49c1392e0_0 .net "operand1", 31 0, L_000001d49c1a6ef0;  alias, 1 drivers
v000001d49c1383e0_0 .net "operand2", 31 0, L_000001d49c1901d0;  alias, 1 drivers
v000001d49c137440_0 .var "result", 31 0;
v000001d49c1388e0_0 .net "zero", 0 0, L_000001d49c1a5d70;  alias, 1 drivers
E_000001d49c0c2650 .event anyedge, v000001d49c071010_0, v000001d49c1392e0_0, v000001d49c0709d0_0;
L_000001d49c1a5d70 .cmp/eq 32, v000001d49c137440_0, L_000001d49c1459b0;
S_000001d49c0bc290 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d49c139400 .param/l "RType" 0 4 2, C4<000000>;
P_000001d49c139438 .param/l "add" 0 4 5, C4<100000>;
P_000001d49c139470 .param/l "addi" 0 4 8, C4<001000>;
P_000001d49c1394a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d49c1394e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d49c139518 .param/l "andi" 0 4 8, C4<001100>;
P_000001d49c139550 .param/l "beq" 0 4 10, C4<000100>;
P_000001d49c139588 .param/l "bge" 0 4 10, C4<001010>;
P_000001d49c1395c0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001d49c1395f8 .param/l "ble" 0 4 10, C4<000111>;
P_000001d49c139630 .param/l "blt" 0 4 10, C4<000110>;
P_000001d49c139668 .param/l "bne" 0 4 10, C4<000101>;
P_000001d49c1396a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d49c1396d8 .param/l "j" 0 4 12, C4<000010>;
P_000001d49c139710 .param/l "jal" 0 4 12, C4<000011>;
P_000001d49c139748 .param/l "jr" 0 4 6, C4<001000>;
P_000001d49c139780 .param/l "lw" 0 4 8, C4<100011>;
P_000001d49c1397b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d49c1397f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d49c139828 .param/l "ori" 0 4 8, C4<001101>;
P_000001d49c139860 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d49c139898 .param/l "sll" 0 4 6, C4<000000>;
P_000001d49c1398d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d49c139908 .param/l "slti" 0 4 8, C4<101010>;
P_000001d49c139940 .param/l "srl" 0 4 6, C4<000010>;
P_000001d49c139978 .param/l "sub" 0 4 5, C4<100010>;
P_000001d49c1399b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001d49c1399e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d49c139a20 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d49c139a58 .param/l "xori" 0 4 8, C4<001110>;
v000001d49c138ac0_0 .var "PCsrc", 1 0;
v000001d49c138340_0 .net "excep_flag", 0 0, L_000001d49c18e3d0;  alias, 1 drivers
v000001d49c137b20_0 .net "funct", 5 0, L_000001d49c18cdf0;  alias, 1 drivers
v000001d49c137580_0 .net "opcode", 5 0, L_000001d49c143360;  alias, 1 drivers
v000001d49c137f80_0 .net "operand1", 31 0, L_000001d49c1a07c0;  alias, 1 drivers
v000001d49c137800_0 .net "operand2", 31 0, L_000001d49c1901d0;  alias, 1 drivers
v000001d49c138e80_0 .net "rst", 0 0, v000001d49c1432c0_0;  alias, 1 drivers
E_000001d49c0c40d0/0 .event anyedge, v000001d49c1287f0_0, v000001d49c12ef00_0, v000001d49c128390_0, v000001d49c12e8c0_0;
E_000001d49c0c40d0/1 .event anyedge, v000001d49c0709d0_0, v000001d49c129290_0;
E_000001d49c0c40d0 .event/or E_000001d49c0c40d0/0, E_000001d49c0c40d0/1;
S_000001d49bffc770 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d49c137bc0 .array "DataMem", 0 1023, 31 0;
v000001d49c138480_0 .net "address", 31 0, v000001d49c137440_0;  alias, 1 drivers
v000001d49c138840_0 .net "clock", 0 0, L_000001d49c0ce4e0;  alias, 1 drivers
v000001d49c138020_0 .net "data", 31 0, L_000001d49c1a0ad0;  alias, 1 drivers
v000001d49c138f20_0 .var/i "i", 31 0;
v000001d49c1378a0_0 .var "q", 31 0;
v000001d49c138fc0_0 .net "rden", 0 0, v000001d49c057e80_0;  alias, 1 drivers
v000001d49c139100_0 .net "wren", 0 0, v000001d49c0584c0_0;  alias, 1 drivers
E_000001d49c0c3690 .event negedge, v000001d49c12dc40_0;
S_000001d49bffc900 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001d49c07e820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d49c0c39d0 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001d49c138b60_0 .net "PCin", 31 0, L_000001d49c18f190;  alias, 1 drivers
v000001d49c138c00_0 .var "PCout", 31 0;
v000001d49c1385c0_0 .net "clk", 0 0, L_000001d49c0ce4e0;  alias, 1 drivers
v000001d49c138660_0 .net "rst", 0 0, v000001d49c1432c0_0;  alias, 1 drivers
    .scope S_000001d49c0bc290;
T_0 ;
    %wait E_000001d49c0c40d0;
    %load/vec4 v000001d49c138e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d49c138ac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d49c138340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d49c138ac0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001d49c137f80_0;
    %load/vec4 v000001d49c137800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001d49c137f80_0;
    %load/vec4 v000001d49c137800_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001d49c137f80_0;
    %load/vec4 v000001d49c137800_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001d49c137f80_0;
    %load/vec4 v000001d49c137800_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001d49c137800_0;
    %load/vec4 v000001d49c137f80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001d49c137800_0;
    %load/vec4 v000001d49c137f80_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d49c137580_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d49c137580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001d49c137b20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d49c138ac0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d49c138ac0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d49bffc900;
T_1 ;
    %wait E_000001d49c0c1890;
    %load/vec4 v000001d49c138660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d49c138c00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d49c138b60_0;
    %assign/vec4 v000001d49c138c00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d49bfe2bf0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d49c12e280_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d49c12e280_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d49c12e280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %load/vec4 v000001d49c12e280_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d49c12e280_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 674496529, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12d560, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d49c00b800;
T_3 ;
    %wait E_000001d49c0c1110;
    %load/vec4 v000001d49c1287f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d49c128b10_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d49c0584c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d49c128a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d49c057e80_0, 0;
    %assign/vec4 v000001d49c129330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d49c128b10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d49c071010_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d49c0710b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d49c128750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d49c0584c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d49c128a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d49c057e80_0, 0, 1;
    %store/vec4 v000001d49c129330_0, 0, 1;
    %load/vec4 v000001d49c128390_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128b10_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c129330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %load/vec4 v000001d49c129290_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c129330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d49c129330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c057e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c128a70_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0584c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d49c0710b0_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d49c071010_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d49bfe2d80;
T_4 ;
    %wait E_000001d49c0c1890;
    %fork t_1, S_000001d49bfcd8b0;
    %jmp t_0;
    .scope S_000001d49bfcd8b0;
t_1 ;
    %load/vec4 v000001d49c12d7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d49c12e000_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d49c12e000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d49c12e000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12f220, 0, 4;
    %load/vec4 v000001d49c12e000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d49c12e000_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d49c12efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d49c12f040_0;
    %load/vec4 v000001d49c12f0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12f220, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c12f220, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d49bfe2d80;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d49bfe2d80;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d49c12e820_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d49c12e820_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d49c12e820_0;
    %ix/getv/s 4, v000001d49c12e820_0;
    %load/vec4a v000001d49c12f220, 4;
    %ix/getv/s 4, v000001d49c12e820_0;
    %load/vec4a v000001d49c12f220, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d49c12e820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d49c12e820_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d49c0246e0;
T_6 ;
    %wait E_000001d49c0c2650;
    %load/vec4 v000001d49c138700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %add;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %sub;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %and;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %or;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %xor;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %or;
    %inv;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d49c1392e0_0;
    %load/vec4 v000001d49c1383e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d49c1383e0_0;
    %load/vec4 v000001d49c1392e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d49c1392e0_0;
    %ix/getv 4, v000001d49c1383e0_0;
    %shiftl 4;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d49c1392e0_0;
    %ix/getv 4, v000001d49c1383e0_0;
    %shiftr 4;
    %assign/vec4 v000001d49c137440_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d49bffc770;
T_7 ;
    %wait E_000001d49c0c3690;
    %load/vec4 v000001d49c138fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d49c138480_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d49c137bc0, 4;
    %assign/vec4 v000001d49c1378a0_0, 0;
T_7.0 ;
    %load/vec4 v000001d49c139100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d49c138020_0;
    %ix/getv 3, v000001d49c138480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d49bffc770;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d49c137bc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d49bffc770;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d49c138f20_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d49c138f20_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d49c138f20_0;
    %load/vec4a v000001d49c137bc0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001d49c138f20_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d49c138f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d49c138f20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d49c07e820;
T_10 ;
    %wait E_000001d49c0c1890;
    %load/vec4 v000001d49c142500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d49c141ec0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d49c141ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d49c141ec0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d49c0c8cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d49c142d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d49c1432c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d49c0c8cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d49c142d20_0;
    %inv;
    %assign/vec4 v000001d49c142d20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d49c0c8cf0;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49c1432c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d49c1432c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001d49c143040_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
