# 50_programs-of-RTL_systemverilog


# SYSTEM VERILOG:
     SystemVerilog, standardized as IEEE 1800, is a hardware description and hardware verification language used for modeling,
     designing, simulating, testing, and implementing electronic systems. SystemVerilog is based on Verilog with some extensions,
     and as of 2008 Verilog is part of thesame IEEE standard. RISCV is an open source software Standard Instruction Set
     Architecture (ISA) originally developed to support research and education in computer architecture.

# Instructed By:
1) https://github.com/syedarafia13
2) https://github.com/Nameer-Iqbal-Ansari
3) https://github.com/Abdul-muheet-ghani

# Tools:
EDA PLAYGROUND(https://www.edaplayground.com/)
