circuit Tile :
  module CSR :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip stall : UInt<1>, flip cmd : UInt<3>, flip in : UInt<32>, out : UInt<32>, flip pc : UInt<32>, flip addr : UInt<32>, flip inst : UInt<32>, flip illegal : UInt<1>, flip st_type : UInt<2>, flip ld_type : UInt<3>, flip pc_check : UInt<1>, expt : UInt<1>, evec : UInt<32>, epc : UInt<32>, host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}}
  
    node csr_addr = bits(io.inst, 31, 20) @[CSR.scala 101:25]
    node rs1_addr = bits(io.inst, 19, 15) @[CSR.scala 102:25]
    reg time : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 105:25]
    reg timeh : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 106:25]
    reg cycle : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 107:25]
    reg cycleh : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 108:25]
    reg instret : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 109:25]
    reg instreth : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 110:25]
    node _T_58 = cat(UInt<2>("h0"), UInt<4>("h0")) @[Cat.scala 30:58]
    node mcpuid = cat(_T_58, UInt<26>("h100100")) @[Cat.scala 30:58]
    reg PRV : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[CSR.scala 119:21]
    reg PRV1 : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[CSR.scala 120:21]
    reg IE : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CSR.scala 123:20]
    reg IE1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CSR.scala 124:20]
    node _T_102 = cat(IE1, PRV) @[Cat.scala 30:58]
    node _T_103 = cat(_T_102, IE) @[Cat.scala 30:58]
    node _T_104 = cat(UInt<1>("h0"), PRV1) @[Cat.scala 30:58]
    node _T_105 = cat(UInt<1>("h0"), UInt<2>("h0")) @[Cat.scala 30:58]
    node _T_106 = cat(_T_105, _T_104) @[Cat.scala 30:58]
    node _T_107 = cat(_T_106, _T_103) @[Cat.scala 30:58]
    node _T_108 = cat(UInt<2>("h0"), UInt<2>("h0")) @[Cat.scala 30:58]
    node _T_109 = cat(_T_108, UInt<2>("h0")) @[Cat.scala 30:58]
    node _T_110 = cat(UInt<5>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_111 = cat(UInt<1>("h0"), UInt<9>("h0")) @[Cat.scala 30:58]
    node _T_112 = cat(_T_111, _T_110) @[Cat.scala 30:58]
    node _T_113 = cat(_T_112, _T_109) @[Cat.scala 30:58]
    node mstatus = cat(_T_113, _T_107) @[Cat.scala 30:58]
    reg MTIP : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CSR.scala 140:21]
    reg MTIE : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CSR.scala 143:21]
    reg MSIP : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CSR.scala 146:21]
    reg MSIE : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CSR.scala 149:21]
    node _T_125 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_126 = cat(MSIP, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_127 = cat(_T_126, _T_125) @[Cat.scala 30:58]
    node _T_128 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_129 = cat(UInt<24>("h0"), MTIP) @[Cat.scala 30:58]
    node _T_130 = cat(_T_129, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_131 = cat(_T_130, _T_128) @[Cat.scala 30:58]
    node mip = cat(_T_131, _T_127) @[Cat.scala 30:58]
    node _T_135 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_136 = cat(MSIE, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_137 = cat(_T_136, _T_135) @[Cat.scala 30:58]
    node _T_138 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_139 = cat(UInt<24>("h0"), MTIE) @[Cat.scala 30:58]
    node _T_140 = cat(_T_139, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_141 = cat(_T_140, _T_138) @[Cat.scala 30:58]
    node mie = cat(_T_141, _T_137) @[Cat.scala 30:58]
    reg mtimecmp : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mtimecmp) @[CSR.scala 155:21]
    reg mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[CSR.scala 157:21]
    reg mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mepc) @[CSR.scala 159:17]
    reg mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcause) @[CSR.scala 160:19]
    reg mbadaddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mbadaddr) @[CSR.scala 161:21]
    reg mtohost : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CSR.scala 163:24]
    reg mfromhost : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mfromhost) @[CSR.scala 164:22]
    io.host.tohost <= mtohost @[CSR.scala 165:18]
    when io.host.fromhost.valid : @[CSR.scala 166:32]
      mfromhost <= io.host.fromhost.bits @[CSR.scala 167:15]
      skip
    node _T_153 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_154 = eq(UInt<12>("hc00"), _T_153) @[Lookup.scala 9:38]
    node _T_157 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_158 = eq(UInt<12>("hc01"), _T_157) @[Lookup.scala 9:38]
    node _T_161 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_162 = eq(UInt<12>("hc02"), _T_161) @[Lookup.scala 9:38]
    node _T_165 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_166 = eq(UInt<12>("hc80"), _T_165) @[Lookup.scala 9:38]
    node _T_169 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_170 = eq(UInt<12>("hc81"), _T_169) @[Lookup.scala 9:38]
    node _T_173 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_174 = eq(UInt<12>("hc82"), _T_173) @[Lookup.scala 9:38]
    node _T_177 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_178 = eq(UInt<12>("h900"), _T_177) @[Lookup.scala 9:38]
    node _T_181 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_182 = eq(UInt<12>("h901"), _T_181) @[Lookup.scala 9:38]
    node _T_185 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_186 = eq(UInt<12>("h902"), _T_185) @[Lookup.scala 9:38]
    node _T_189 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_190 = eq(UInt<12>("h980"), _T_189) @[Lookup.scala 9:38]
    node _T_193 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_194 = eq(UInt<12>("h981"), _T_193) @[Lookup.scala 9:38]
    node _T_197 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_198 = eq(UInt<12>("h982"), _T_197) @[Lookup.scala 9:38]
    node _T_201 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_202 = eq(UInt<12>("hf00"), _T_201) @[Lookup.scala 9:38]
    node _T_205 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_206 = eq(UInt<12>("hf01"), _T_205) @[Lookup.scala 9:38]
    node _T_209 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_210 = eq(UInt<12>("hf10"), _T_209) @[Lookup.scala 9:38]
    node _T_213 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_214 = eq(UInt<10>("h301"), _T_213) @[Lookup.scala 9:38]
    node _T_217 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_218 = eq(UInt<10>("h302"), _T_217) @[Lookup.scala 9:38]
    node _T_221 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_222 = eq(UInt<10>("h304"), _T_221) @[Lookup.scala 9:38]
    node _T_225 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_226 = eq(UInt<10>("h321"), _T_225) @[Lookup.scala 9:38]
    node _T_229 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_230 = eq(UInt<11>("h701"), _T_229) @[Lookup.scala 9:38]
    node _T_233 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_234 = eq(UInt<11>("h741"), _T_233) @[Lookup.scala 9:38]
    node _T_237 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_238 = eq(UInt<10>("h340"), _T_237) @[Lookup.scala 9:38]
    node _T_241 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_242 = eq(UInt<10>("h341"), _T_241) @[Lookup.scala 9:38]
    node _T_245 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_246 = eq(UInt<10>("h342"), _T_245) @[Lookup.scala 9:38]
    node _T_249 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_250 = eq(UInt<10>("h343"), _T_249) @[Lookup.scala 9:38]
    node _T_253 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_254 = eq(UInt<10>("h344"), _T_253) @[Lookup.scala 9:38]
    node _T_257 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_258 = eq(UInt<11>("h780"), _T_257) @[Lookup.scala 9:38]
    node _T_261 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_262 = eq(UInt<11>("h781"), _T_261) @[Lookup.scala 9:38]
    node _T_265 = and(csr_addr, UInt<12>("hfff")) @[Lookup.scala 9:38]
    node _T_266 = eq(UInt<10>("h300"), _T_265) @[Lookup.scala 9:38]
    node _T_267 = mux(_T_266, mstatus, UInt<1>("h0")) @[Lookup.scala 11:37]
    node _T_268 = mux(_T_262, mfromhost, _T_267) @[Lookup.scala 11:37]
    node _T_269 = mux(_T_258, mtohost, _T_268) @[Lookup.scala 11:37]
    node _T_270 = mux(_T_254, mip, _T_269) @[Lookup.scala 11:37]
    node _T_271 = mux(_T_250, mbadaddr, _T_270) @[Lookup.scala 11:37]
    node _T_272 = mux(_T_246, mcause, _T_271) @[Lookup.scala 11:37]
    node _T_273 = mux(_T_242, mepc, _T_272) @[Lookup.scala 11:37]
    node _T_274 = mux(_T_238, mscratch, _T_273) @[Lookup.scala 11:37]
    node _T_275 = mux(_T_234, timeh, _T_274) @[Lookup.scala 11:37]
    node _T_276 = mux(_T_230, time, _T_275) @[Lookup.scala 11:37]
    node _T_277 = mux(_T_226, mtimecmp, _T_276) @[Lookup.scala 11:37]
    node _T_278 = mux(_T_222, mie, _T_277) @[Lookup.scala 11:37]
    node _T_279 = mux(_T_218, UInt<32>("h0"), _T_278) @[Lookup.scala 11:37]
    node _T_280 = mux(_T_214, UInt<32>("h100"), _T_279) @[Lookup.scala 11:37]
    node _T_281 = mux(_T_210, UInt<32>("h0"), _T_280) @[Lookup.scala 11:37]
    node _T_282 = mux(_T_206, UInt<32>("h0"), _T_281) @[Lookup.scala 11:37]
    node _T_283 = mux(_T_202, mcpuid, _T_282) @[Lookup.scala 11:37]
    node _T_284 = mux(_T_198, instreth, _T_283) @[Lookup.scala 11:37]
    node _T_285 = mux(_T_194, timeh, _T_284) @[Lookup.scala 11:37]
    node _T_286 = mux(_T_190, cycleh, _T_285) @[Lookup.scala 11:37]
    node _T_287 = mux(_T_186, instret, _T_286) @[Lookup.scala 11:37]
    node _T_288 = mux(_T_182, time, _T_287) @[Lookup.scala 11:37]
    node _T_289 = mux(_T_178, cycle, _T_288) @[Lookup.scala 11:37]
    node _T_290 = mux(_T_174, instreth, _T_289) @[Lookup.scala 11:37]
    node _T_291 = mux(_T_170, timeh, _T_290) @[Lookup.scala 11:37]
    node _T_292 = mux(_T_166, cycleh, _T_291) @[Lookup.scala 11:37]
    node _T_293 = mux(_T_162, instret, _T_292) @[Lookup.scala 11:37]
    node _T_294 = mux(_T_158, time, _T_293) @[Lookup.scala 11:37]
    node _T_295 = mux(_T_154, cycle, _T_294) @[Lookup.scala 11:37]
    io.out <= _T_295 @[CSR.scala 202:10]
    node _T_296 = bits(csr_addr, 9, 8) @[CSR.scala 204:27]
    node privValid = leq(_T_296, PRV) @[CSR.scala 204:34]
    node privInst = eq(io.cmd, UInt<3>("h4")) @[CSR.scala 205:26]
    node _T_297 = bits(csr_addr, 0, 0) @[CSR.scala 206:40]
    node _T_299 = eq(_T_297, UInt<1>("h0")) @[CSR.scala 206:31]
    node _T_300 = and(privInst, _T_299) @[CSR.scala 206:28]
    node _T_301 = bits(csr_addr, 8, 8) @[CSR.scala 206:56]
    node _T_303 = eq(_T_301, UInt<1>("h0")) @[CSR.scala 206:47]
    node isEcall = and(_T_300, _T_303) @[CSR.scala 206:44]
    node _T_304 = bits(csr_addr, 0, 0) @[CSR.scala 207:40]
    node _T_305 = and(privInst, _T_304) @[CSR.scala 207:28]
    node _T_306 = bits(csr_addr, 8, 8) @[CSR.scala 207:56]
    node _T_308 = eq(_T_306, UInt<1>("h0")) @[CSR.scala 207:47]
    node isEbreak = and(_T_305, _T_308) @[CSR.scala 207:44]
    node _T_309 = bits(csr_addr, 0, 0) @[CSR.scala 208:40]
    node _T_311 = eq(_T_309, UInt<1>("h0")) @[CSR.scala 208:31]
    node _T_312 = and(privInst, _T_311) @[CSR.scala 208:28]
    node _T_313 = bits(csr_addr, 8, 8) @[CSR.scala 208:56]
    node isEret = and(_T_312, _T_313) @[CSR.scala 208:44]
    node _T_316 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_317 = eq(UInt<12>("hc00"), _T_316) @[CSR.scala 209:37]
    node _T_320 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_321 = eq(UInt<12>("hc01"), _T_320) @[CSR.scala 209:37]
    node _T_324 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_325 = eq(UInt<12>("hc02"), _T_324) @[CSR.scala 209:37]
    node _T_328 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_329 = eq(UInt<12>("hc80"), _T_328) @[CSR.scala 209:37]
    node _T_332 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_333 = eq(UInt<12>("hc81"), _T_332) @[CSR.scala 209:37]
    node _T_336 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_337 = eq(UInt<12>("hc82"), _T_336) @[CSR.scala 209:37]
    node _T_340 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_341 = eq(UInt<12>("h900"), _T_340) @[CSR.scala 209:37]
    node _T_344 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_345 = eq(UInt<12>("h901"), _T_344) @[CSR.scala 209:37]
    node _T_348 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_349 = eq(UInt<12>("h902"), _T_348) @[CSR.scala 209:37]
    node _T_352 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_353 = eq(UInt<12>("h980"), _T_352) @[CSR.scala 209:37]
    node _T_356 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_357 = eq(UInt<12>("h981"), _T_356) @[CSR.scala 209:37]
    node _T_360 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_361 = eq(UInt<12>("h982"), _T_360) @[CSR.scala 209:37]
    node _T_364 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_365 = eq(UInt<12>("hf00"), _T_364) @[CSR.scala 209:37]
    node _T_368 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_369 = eq(UInt<12>("hf01"), _T_368) @[CSR.scala 209:37]
    node _T_372 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_373 = eq(UInt<12>("hf10"), _T_372) @[CSR.scala 209:37]
    node _T_376 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_377 = eq(UInt<10>("h301"), _T_376) @[CSR.scala 209:37]
    node _T_380 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_381 = eq(UInt<10>("h302"), _T_380) @[CSR.scala 209:37]
    node _T_384 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_385 = eq(UInt<10>("h304"), _T_384) @[CSR.scala 209:37]
    node _T_388 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_389 = eq(UInt<10>("h321"), _T_388) @[CSR.scala 209:37]
    node _T_392 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_393 = eq(UInt<11>("h701"), _T_392) @[CSR.scala 209:37]
    node _T_396 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_397 = eq(UInt<11>("h741"), _T_396) @[CSR.scala 209:37]
    node _T_400 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_401 = eq(UInt<10>("h340"), _T_400) @[CSR.scala 209:37]
    node _T_404 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_405 = eq(UInt<10>("h341"), _T_404) @[CSR.scala 209:37]
    node _T_408 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_409 = eq(UInt<10>("h342"), _T_408) @[CSR.scala 209:37]
    node _T_412 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_413 = eq(UInt<10>("h343"), _T_412) @[CSR.scala 209:37]
    node _T_416 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_417 = eq(UInt<10>("h344"), _T_416) @[CSR.scala 209:37]
    node _T_420 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_421 = eq(UInt<11>("h780"), _T_420) @[CSR.scala 209:37]
    node _T_424 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_425 = eq(UInt<11>("h781"), _T_424) @[CSR.scala 209:37]
    node _T_428 = and(csr_addr, UInt<12>("hfff")) @[CSR.scala 209:37]
    node _T_429 = eq(UInt<10>("h300"), _T_428) @[CSR.scala 209:37]
    node _T_430 = or(_T_317, _T_321) @[CSR.scala 209:61]
    node _T_431 = or(_T_430, _T_325) @[CSR.scala 209:61]
    node _T_432 = or(_T_431, _T_329) @[CSR.scala 209:61]
    node _T_433 = or(_T_432, _T_333) @[CSR.scala 209:61]
    node _T_434 = or(_T_433, _T_337) @[CSR.scala 209:61]
    node _T_435 = or(_T_434, _T_341) @[CSR.scala 209:61]
    node _T_436 = or(_T_435, _T_345) @[CSR.scala 209:61]
    node _T_437 = or(_T_436, _T_349) @[CSR.scala 209:61]
    node _T_438 = or(_T_437, _T_353) @[CSR.scala 209:61]
    node _T_439 = or(_T_438, _T_357) @[CSR.scala 209:61]
    node _T_440 = or(_T_439, _T_361) @[CSR.scala 209:61]
    node _T_441 = or(_T_440, _T_365) @[CSR.scala 209:61]
    node _T_442 = or(_T_441, _T_369) @[CSR.scala 209:61]
    node _T_443 = or(_T_442, _T_373) @[CSR.scala 209:61]
    node _T_444 = or(_T_443, _T_377) @[CSR.scala 209:61]
    node _T_445 = or(_T_444, _T_381) @[CSR.scala 209:61]
    node _T_446 = or(_T_445, _T_385) @[CSR.scala 209:61]
    node _T_447 = or(_T_446, _T_389) @[CSR.scala 209:61]
    node _T_448 = or(_T_447, _T_393) @[CSR.scala 209:61]
    node _T_449 = or(_T_448, _T_397) @[CSR.scala 209:61]
    node _T_450 = or(_T_449, _T_401) @[CSR.scala 209:61]
    node _T_451 = or(_T_450, _T_405) @[CSR.scala 209:61]
    node _T_452 = or(_T_451, _T_409) @[CSR.scala 209:61]
    node _T_453 = or(_T_452, _T_413) @[CSR.scala 209:61]
    node _T_454 = or(_T_453, _T_417) @[CSR.scala 209:61]
    node _T_455 = or(_T_454, _T_421) @[CSR.scala 209:61]
    node _T_456 = or(_T_455, _T_425) @[CSR.scala 209:61]
    node csrValid = or(_T_456, _T_429) @[CSR.scala 209:61]
    node _T_457 = bits(csr_addr, 11, 10) @[CSR.scala 210:27]
    node _T_458 = not(_T_457) @[CSR.scala 210:36]
    node _T_460 = eq(_T_458, UInt<1>("h0")) @[CSR.scala 210:36]
    node _T_461 = eq(csr_addr, UInt<12>("h301")) @[CSR.scala 210:53]
    node _T_462 = or(_T_460, _T_461) @[CSR.scala 210:41]
    node _T_463 = eq(csr_addr, UInt<12>("h302")) @[CSR.scala 210:79]
    node csrRO = or(_T_462, _T_463) @[CSR.scala 210:67]
    node _T_464 = eq(io.cmd, UInt<3>("h1")) @[CSR.scala 211:26]
    node _T_465 = bits(io.cmd, 1, 1) @[CSR.scala 211:45]
    node _T_467 = neq(rs1_addr, UInt<1>("h0")) @[CSR.scala 211:61]
    node _T_468 = and(_T_465, _T_467) @[CSR.scala 211:49]
    node wen = or(_T_464, _T_468) @[CSR.scala 211:36]
    node _T_470 = or(io.out, io.in) @[CSR.scala 214:22]
    node _T_471 = not(io.in) @[CSR.scala 215:24]
    node _T_472 = and(io.out, _T_471) @[CSR.scala 215:22]
    node _T_473 = eq(UInt<3>("h3"), io.cmd) @[Mux.scala 46:19]
    node _T_474 = mux(_T_473, _T_472, UInt<1>("h0")) @[Mux.scala 46:16]
    node _T_475 = eq(UInt<3>("h2"), io.cmd) @[Mux.scala 46:19]
    node _T_476 = mux(_T_475, _T_470, _T_474) @[Mux.scala 46:16]
    node _T_477 = eq(UInt<3>("h1"), io.cmd) @[Mux.scala 46:19]
    node wdata = mux(_T_477, io.in, _T_476) @[Mux.scala 46:16]
    node _T_478 = bits(io.addr, 1, 1) @[CSR.scala 217:44]
    node iaddrInvalid = and(io.pc_check, _T_478) @[CSR.scala 217:34]
    node _T_533 = bits(io.addr, 1, 0) @[CSR.scala 219:29]
    node _T_535 = neq(_T_533, UInt<1>("h0")) @[CSR.scala 219:36]
    node _T_536 = bits(io.addr, 0, 0) @[CSR.scala 219:65]
    node _T_537 = bits(io.addr, 0, 0) @[CSR.scala 219:95]
    node _T_538 = eq(UInt<3>("h4"), io.ld_type) @[Mux.scala 46:19]
    node _T_539 = mux(_T_538, _T_537, UInt<1>("h0")) @[Mux.scala 46:16]
    node _T_540 = eq(UInt<3>("h2"), io.ld_type) @[Mux.scala 46:19]
    node _T_541 = mux(_T_540, _T_536, _T_539) @[Mux.scala 46:16]
    node _T_542 = eq(UInt<3>("h1"), io.ld_type) @[Mux.scala 46:19]
    node laddrInvalid = mux(_T_542, _T_535, _T_541) @[Mux.scala 46:16]
    node _T_544 = bits(io.addr, 1, 0) @[CSR.scala 221:29]
    node _T_546 = neq(_T_544, UInt<1>("h0")) @[CSR.scala 221:36]
    node _T_547 = bits(io.addr, 0, 0) @[CSR.scala 221:65]
    node _T_548 = eq(UInt<2>("h2"), io.st_type) @[Mux.scala 46:19]
    node _T_549 = mux(_T_548, _T_547, UInt<1>("h0")) @[Mux.scala 46:16]
    node _T_550 = eq(UInt<2>("h1"), io.st_type) @[Mux.scala 46:19]
    node saddrInvalid = mux(_T_550, _T_546, _T_549) @[Mux.scala 46:16]
    node _T_551 = or(io.illegal, iaddrInvalid) @[CSR.scala 222:25]
    node _T_552 = or(_T_551, laddrInvalid) @[CSR.scala 222:41]
    node _T_553 = or(_T_552, saddrInvalid) @[CSR.scala 222:57]
    node _T_554 = bits(io.cmd, 1, 0) @[CSR.scala 223:20]
    node _T_556 = neq(_T_554, UInt<1>("h0")) @[CSR.scala 223:27]
    node _T_558 = eq(csrValid, UInt<1>("h0")) @[CSR.scala 223:35]
    node _T_560 = eq(privValid, UInt<1>("h0")) @[CSR.scala 223:48]
    node _T_561 = or(_T_558, _T_560) @[CSR.scala 223:45]
    node _T_562 = and(_T_556, _T_561) @[CSR.scala 223:31]
    node _T_563 = or(_T_553, _T_562) @[CSR.scala 222:73]
    node _T_564 = and(wen, csrRO) @[CSR.scala 223:67]
    node _T_565 = or(_T_563, _T_564) @[CSR.scala 223:60]
    node _T_567 = eq(privValid, UInt<1>("h0")) @[CSR.scala 224:27]
    node _T_568 = and(privInst, _T_567) @[CSR.scala 224:24]
    node _T_569 = or(_T_565, _T_568) @[CSR.scala 223:76]
    node _T_570 = or(_T_569, isEcall) @[CSR.scala 224:39]
    node _T_571 = or(_T_570, isEbreak) @[CSR.scala 224:50]
    io.expt <= _T_571 @[CSR.scala 222:11]
    node _T_572 = shl(PRV, 6) @[CSR.scala 225:27]
    node _T_573 = add(UInt<32>("h100"), _T_572) @[CSR.scala 225:20]
    node _T_574 = tail(_T_573, 1) @[CSR.scala 225:20]
    io.evec <= _T_574 @[CSR.scala 225:11]
    io.epc <= mepc @[CSR.scala 226:11]
    node _T_576 = add(time, UInt<1>("h1")) @[CSR.scala 229:16]
    node _T_577 = tail(_T_576, 1) @[CSR.scala 229:16]
    time <= _T_577 @[CSR.scala 229:8]
    node _T_578 = not(time) @[CSR.scala 230:13]
    node _T_580 = eq(_T_578, UInt<1>("h0")) @[CSR.scala 230:13]
    when _T_580 : @[CSR.scala 230:19]
      node _T_582 = add(timeh, UInt<1>("h1")) @[CSR.scala 230:36]
      node _T_583 = tail(_T_582, 1) @[CSR.scala 230:36]
      timeh <= _T_583 @[CSR.scala 230:27]
      skip
    node _T_585 = add(cycle, UInt<1>("h1")) @[CSR.scala 231:18]
    node _T_586 = tail(_T_585, 1) @[CSR.scala 231:18]
    cycle <= _T_586 @[CSR.scala 231:9]
    node _T_587 = not(cycle) @[CSR.scala 232:14]
    node _T_589 = eq(_T_587, UInt<1>("h0")) @[CSR.scala 232:14]
    when _T_589 : @[CSR.scala 232:20]
      node _T_591 = add(cycleh, UInt<1>("h1")) @[CSR.scala 232:39]
      node _T_592 = tail(_T_591, 1) @[CSR.scala 232:39]
      cycleh <= _T_592 @[CSR.scala 232:29]
      skip
    node _T_594 = neq(io.inst, UInt<32>("h13")) @[CSR.scala 233:27]
    node _T_596 = eq(io.expt, UInt<1>("h0")) @[CSR.scala 233:52]
    node _T_597 = or(_T_596, isEcall) @[CSR.scala 233:61]
    node _T_598 = or(_T_597, isEbreak) @[CSR.scala 233:72]
    node _T_599 = and(_T_594, _T_598) @[CSR.scala 233:48]
    node _T_601 = eq(io.stall, UInt<1>("h0")) @[CSR.scala 233:88]
    node isInstRet = and(_T_599, _T_601) @[CSR.scala 233:85]
    when isInstRet : @[CSR.scala 234:19]
      node _T_603 = add(instret, UInt<1>("h1")) @[CSR.scala 234:40]
      node _T_604 = tail(_T_603, 1) @[CSR.scala 234:40]
      instret <= _T_604 @[CSR.scala 234:29]
      skip
    node _T_605 = not(instret) @[CSR.scala 235:29]
    node _T_607 = eq(_T_605, UInt<1>("h0")) @[CSR.scala 235:29]
    node _T_608 = and(isInstRet, _T_607) @[CSR.scala 235:18]
    when _T_608 : @[CSR.scala 235:35]
      node _T_610 = add(instreth, UInt<1>("h1")) @[CSR.scala 235:58]
      node _T_611 = tail(_T_610, 1) @[CSR.scala 235:58]
      instreth <= _T_611 @[CSR.scala 235:46]
      skip
    node _T_613 = eq(io.stall, UInt<1>("h0")) @[CSR.scala 237:8]
    when _T_613 : @[CSR.scala 237:19]
      when io.expt : @[CSR.scala 238:19]
        node _T_614 = shr(io.pc, 2) @[CSR.scala 239:23]
        node _T_615 = shl(_T_614, 2) @[CSR.scala 239:28]
        mepc <= _T_615 @[CSR.scala 239:14]
        node _T_622 = add(UInt<4>("h8"), PRV) @[CSR.scala 243:47]
        node _T_623 = tail(_T_622, 1) @[CSR.scala 243:47]
        node _T_624 = mux(isEbreak, UInt<2>("h3"), UInt<2>("h2")) @[CSR.scala 244:20]
        node _T_625 = mux(isEcall, _T_623, _T_624) @[CSR.scala 243:20]
        node _T_626 = mux(saddrInvalid, UInt<3>("h6"), _T_625) @[CSR.scala 242:20]
        node _T_627 = mux(laddrInvalid, UInt<3>("h4"), _T_626) @[CSR.scala 241:20]
        node _T_628 = mux(iaddrInvalid, UInt<1>("h0"), _T_627) @[CSR.scala 240:20]
        mcause <= _T_628 @[CSR.scala 240:14]
        PRV <= UInt<2>("h3") @[CSR.scala 245:12]
        IE <= UInt<1>("h0") @[CSR.scala 246:12]
        PRV1 <= PRV @[CSR.scala 247:12]
        IE1 <= IE @[CSR.scala 248:12]
        node _T_630 = or(iaddrInvalid, laddrInvalid) @[CSR.scala 249:25]
        node _T_631 = or(_T_630, saddrInvalid) @[CSR.scala 249:41]
        when _T_631 : @[CSR.scala 249:58]
          mbadaddr <= io.addr @[CSR.scala 249:69]
          skip
        skip
      else :
        when isEret : @[CSR.scala 250:24]
          PRV <= PRV1 @[CSR.scala 251:12]
          IE <= IE1 @[CSR.scala 252:12]
          PRV1 <= UInt<2>("h0") @[CSR.scala 253:12]
          IE1 <= UInt<1>("h1") @[CSR.scala 254:12]
          skip
        else :
          when wen : @[CSR.scala 255:21]
            node _T_633 = eq(csr_addr, UInt<12>("h300")) @[CSR.scala 256:21]
            when _T_633 : @[CSR.scala 256:38]
              node _T_634 = bits(wdata, 5, 4) @[CSR.scala 257:22]
              PRV1 <= _T_634 @[CSR.scala 257:14]
              node _T_635 = bits(wdata, 3, 3) @[CSR.scala 258:22]
              IE1 <= _T_635 @[CSR.scala 258:14]
              node _T_636 = bits(wdata, 2, 1) @[CSR.scala 259:22]
              PRV <= _T_636 @[CSR.scala 259:14]
              node _T_637 = bits(wdata, 0, 0) @[CSR.scala 260:22]
              IE <= _T_637 @[CSR.scala 260:14]
              skip
            else :
              node _T_638 = eq(csr_addr, UInt<12>("h344")) @[CSR.scala 262:26]
              when _T_638 : @[CSR.scala 262:39]
                node _T_639 = bits(wdata, 7, 7) @[CSR.scala 263:22]
                MTIP <= _T_639 @[CSR.scala 263:14]
                node _T_640 = bits(wdata, 3, 3) @[CSR.scala 264:22]
                MSIP <= _T_640 @[CSR.scala 264:14]
                skip
              else :
                node _T_641 = eq(csr_addr, UInt<12>("h304")) @[CSR.scala 266:26]
                when _T_641 : @[CSR.scala 266:39]
                  node _T_642 = bits(wdata, 7, 7) @[CSR.scala 267:22]
                  MTIE <= _T_642 @[CSR.scala 267:14]
                  node _T_643 = bits(wdata, 3, 3) @[CSR.scala 268:22]
                  MSIE <= _T_643 @[CSR.scala 268:14]
                  skip
                else :
                  node _T_644 = eq(csr_addr, UInt<12>("h701")) @[CSR.scala 270:26]
                  when _T_644 : @[CSR.scala 270:41]
                    time <= wdata @[CSR.scala 270:48]
                    skip
                  else :
                    node _T_645 = eq(csr_addr, UInt<12>("h741")) @[CSR.scala 271:26]
                    when _T_645 : @[CSR.scala 271:42]
                      timeh <= wdata @[CSR.scala 271:50]
                      skip
                    else :
                      node _T_646 = eq(csr_addr, UInt<12>("h321")) @[CSR.scala 272:26]
                      when _T_646 : @[CSR.scala 272:44]
                        mtimecmp <= wdata @[CSR.scala 272:55]
                        skip
                      else :
                        node _T_647 = eq(csr_addr, UInt<12>("h340")) @[CSR.scala 273:26]
                        when _T_647 : @[CSR.scala 273:44]
                          mscratch <= wdata @[CSR.scala 273:55]
                          skip
                        else :
                          node _T_648 = eq(csr_addr, UInt<12>("h341")) @[CSR.scala 274:26]
                          when _T_648 : @[CSR.scala 274:40]
                            node _T_650 = dshr(wdata, UInt<2>("h2")) @[CSR.scala 274:56]
                            node _T_652 = dshl(_T_650, UInt<2>("h2")) @[CSR.scala 274:63]
                            mepc <= _T_652 @[CSR.scala 274:47]
                            skip
                          else :
                            node _T_653 = eq(csr_addr, UInt<12>("h342")) @[CSR.scala 275:26]
                            when _T_653 : @[CSR.scala 275:42]
                              node _T_655 = and(wdata, UInt<32>("h8000000f")) @[CSR.scala 275:60]
                              mcause <= _T_655 @[CSR.scala 275:51]
                              skip
                            else :
                              node _T_656 = eq(csr_addr, UInt<12>("h343")) @[CSR.scala 276:26]
                              when _T_656 : @[CSR.scala 276:44]
                                mbadaddr <= wdata @[CSR.scala 276:55]
                                skip
                              else :
                                node _T_657 = eq(csr_addr, UInt<12>("h780")) @[CSR.scala 277:26]
                                when _T_657 : @[CSR.scala 277:43]
                                  mtohost <= wdata @[CSR.scala 277:53]
                                  skip
                                else :
                                  node _T_658 = eq(csr_addr, UInt<12>("h781")) @[CSR.scala 278:26]
                                  when _T_658 : @[CSR.scala 278:45]
                                    mfromhost <= wdata @[CSR.scala 278:57]
                                    skip
                                  else :
                                    node _T_659 = eq(csr_addr, UInt<12>("h900")) @[CSR.scala 279:26]
                                    when _T_659 : @[CSR.scala 279:42]
                                      cycle <= wdata @[CSR.scala 279:50]
                                      skip
                                    else :
                                      node _T_660 = eq(csr_addr, UInt<12>("h901")) @[CSR.scala 280:26]
                                      when _T_660 : @[CSR.scala 280:41]
                                        time <= wdata @[CSR.scala 280:48]
                                        skip
                                      else :
                                        node _T_661 = eq(csr_addr, UInt<12>("h902")) @[CSR.scala 281:26]
                                        when _T_661 : @[CSR.scala 281:44]
                                          instret <= wdata @[CSR.scala 281:54]
                                          skip
                                        else :
                                          node _T_662 = eq(csr_addr, UInt<12>("h980")) @[CSR.scala 282:26]
                                          when _T_662 : @[CSR.scala 282:43]
                                            cycleh <= wdata @[CSR.scala 282:52]
                                            skip
                                          else :
                                            node _T_663 = eq(csr_addr, UInt<12>("h981")) @[CSR.scala 283:26]
                                            when _T_663 : @[CSR.scala 283:42]
                                              timeh <= wdata @[CSR.scala 283:50]
                                              skip
                                            else :
                                              node _T_664 = eq(csr_addr, UInt<12>("h982")) @[CSR.scala 284:26]
                                              when _T_664 : @[CSR.scala 284:45]
                                                instreth <= wdata @[CSR.scala 284:56]
                                                skip
            skip
      skip

  module RegFile :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip raddr1 : UInt<5>, flip raddr2 : UInt<5>, rdata1 : UInt<32>, rdata2 : UInt<32>, flip wen : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>}
  
    cmem regs : UInt<32> [32] @[RegFile.scala 20:17]
    node _T_22 = neq(io.raddr1, UInt<1>("h0")) @[RegFile.scala 21:30]
    infer mport _T_23 = regs[io.raddr1], clock @[RegFile.scala 21:39]
    node _T_25 = mux(_T_22, _T_23, UInt<1>("h0")) @[RegFile.scala 21:19]
    io.rdata1 <= _T_25 @[RegFile.scala 21:13]
    node _T_27 = neq(io.raddr2, UInt<1>("h0")) @[RegFile.scala 22:30]
    infer mport _T_28 = regs[io.raddr2], clock @[RegFile.scala 22:39]
    node _T_30 = mux(_T_27, _T_28, UInt<1>("h0")) @[RegFile.scala 22:19]
    io.rdata2 <= _T_30 @[RegFile.scala 22:13]
    node _T_32 = neq(io.waddr, UInt<1>("h0")) @[RegFile.scala 23:26]
    node _T_33 = and(io.wen, _T_32) @[RegFile.scala 23:15]
    when _T_33 : @[RegFile.scala 23:31]
      infer mport _T_34 = regs[io.waddr], clock @[RegFile.scala 24:9]
      _T_34 <= io.wdata @[RegFile.scala 24:20]
      skip

  module ALUArea :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip A : UInt<32>, flip B : UInt<32>, flip alu_op : UInt<4>, out : UInt<32>, sum : UInt<32>}
  
    node _T_15 = bits(io.alu_op, 0, 0) @[ALU.scala 59:33]
    node _T_17 = sub(UInt<1>("h0"), io.B) @[ALU.scala 59:38]
    node _T_18 = asUInt(_T_17) @[ALU.scala 59:38]
    node _T_19 = tail(_T_18, 1) @[ALU.scala 59:38]
    node _T_20 = mux(_T_15, _T_19, io.B) @[ALU.scala 59:23]
    node _T_21 = add(io.A, _T_20) @[ALU.scala 59:18]
    node sum = tail(_T_21, 1) @[ALU.scala 59:18]
    node _T_22 = bits(io.A, 31, 31) @[ALU.scala 60:21]
    node _T_23 = bits(io.B, 31, 31) @[ALU.scala 60:38]
    node _T_24 = eq(_T_22, _T_23) @[ALU.scala 60:30]
    node _T_25 = bits(sum, 31, 31) @[ALU.scala 60:51]
    node _T_26 = bits(io.alu_op, 1, 1) @[ALU.scala 61:26]
    node _T_27 = bits(io.B, 31, 31) @[ALU.scala 61:35]
    node _T_28 = bits(io.A, 31, 31) @[ALU.scala 61:49]
    node _T_29 = mux(_T_26, _T_27, _T_28) @[ALU.scala 61:16]
    node cmp = mux(_T_24, _T_25, _T_29) @[ALU.scala 60:16]
    node shamt = bits(io.B, 4, 0) @[ALU.scala 62:20]
    node _T_30 = bits(io.alu_op, 3, 3) @[ALU.scala 63:29]
    node _T_33 = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 102:47]
    node _T_34 = xor(UInt<32>("hffffffff"), _T_33) @[Bitwise.scala 102:21]
    node _T_35 = shr(io.A, 16) @[Bitwise.scala 103:21]
    node _T_36 = and(_T_35, _T_34) @[Bitwise.scala 103:31]
    node _T_37 = bits(io.A, 15, 0) @[Bitwise.scala 103:46]
    node _T_38 = shl(_T_37, 16) @[Bitwise.scala 103:65]
    node _T_39 = not(_T_34) @[Bitwise.scala 103:77]
    node _T_40 = and(_T_38, _T_39) @[Bitwise.scala 103:75]
    node _T_41 = or(_T_36, _T_40) @[Bitwise.scala 103:39]
    node _T_42 = bits(_T_34, 23, 0) @[Bitwise.scala 102:28]
    node _T_43 = shl(_T_42, 8) @[Bitwise.scala 102:47]
    node _T_44 = xor(_T_34, _T_43) @[Bitwise.scala 102:21]
    node _T_45 = shr(_T_41, 8) @[Bitwise.scala 103:21]
    node _T_46 = and(_T_45, _T_44) @[Bitwise.scala 103:31]
    node _T_47 = bits(_T_41, 23, 0) @[Bitwise.scala 103:46]
    node _T_48 = shl(_T_47, 8) @[Bitwise.scala 103:65]
    node _T_49 = not(_T_44) @[Bitwise.scala 103:77]
    node _T_50 = and(_T_48, _T_49) @[Bitwise.scala 103:75]
    node _T_51 = or(_T_46, _T_50) @[Bitwise.scala 103:39]
    node _T_52 = bits(_T_44, 27, 0) @[Bitwise.scala 102:28]
    node _T_53 = shl(_T_52, 4) @[Bitwise.scala 102:47]
    node _T_54 = xor(_T_44, _T_53) @[Bitwise.scala 102:21]
    node _T_55 = shr(_T_51, 4) @[Bitwise.scala 103:21]
    node _T_56 = and(_T_55, _T_54) @[Bitwise.scala 103:31]
    node _T_57 = bits(_T_51, 27, 0) @[Bitwise.scala 103:46]
    node _T_58 = shl(_T_57, 4) @[Bitwise.scala 103:65]
    node _T_59 = not(_T_54) @[Bitwise.scala 103:77]
    node _T_60 = and(_T_58, _T_59) @[Bitwise.scala 103:75]
    node _T_61 = or(_T_56, _T_60) @[Bitwise.scala 103:39]
    node _T_62 = bits(_T_54, 29, 0) @[Bitwise.scala 102:28]
    node _T_63 = shl(_T_62, 2) @[Bitwise.scala 102:47]
    node _T_64 = xor(_T_54, _T_63) @[Bitwise.scala 102:21]
    node _T_65 = shr(_T_61, 2) @[Bitwise.scala 103:21]
    node _T_66 = and(_T_65, _T_64) @[Bitwise.scala 103:31]
    node _T_67 = bits(_T_61, 29, 0) @[Bitwise.scala 103:46]
    node _T_68 = shl(_T_67, 2) @[Bitwise.scala 103:65]
    node _T_69 = not(_T_64) @[Bitwise.scala 103:77]
    node _T_70 = and(_T_68, _T_69) @[Bitwise.scala 103:75]
    node _T_71 = or(_T_66, _T_70) @[Bitwise.scala 103:39]
    node _T_72 = bits(_T_64, 30, 0) @[Bitwise.scala 102:28]
    node _T_73 = shl(_T_72, 1) @[Bitwise.scala 102:47]
    node _T_74 = xor(_T_64, _T_73) @[Bitwise.scala 102:21]
    node _T_75 = shr(_T_71, 1) @[Bitwise.scala 103:21]
    node _T_76 = and(_T_75, _T_74) @[Bitwise.scala 103:31]
    node _T_77 = bits(_T_71, 30, 0) @[Bitwise.scala 103:46]
    node _T_78 = shl(_T_77, 1) @[Bitwise.scala 103:65]
    node _T_79 = not(_T_74) @[Bitwise.scala 103:77]
    node _T_80 = and(_T_78, _T_79) @[Bitwise.scala 103:75]
    node _T_81 = or(_T_76, _T_80) @[Bitwise.scala 103:39]
    node shin = mux(_T_30, io.A, _T_81) @[ALU.scala 63:19]
    node _T_82 = bits(io.alu_op, 0, 0) @[ALU.scala 64:30]
    node _T_83 = bits(shin, 31, 31) @[ALU.scala 64:41]
    node _T_84 = and(_T_82, _T_83) @[ALU.scala 64:34]
    node _T_85 = cat(_T_84, shin) @[Cat.scala 30:58]
    node _T_86 = asSInt(_T_85) @[ALU.scala 64:57]
    node _T_87 = dshr(_T_86, shamt) @[ALU.scala 64:64]
    node shiftr = bits(_T_87, 31, 0) @[ALU.scala 64:73]
    node _T_90 = shl(UInt<16>("hffff"), 16) @[Bitwise.scala 102:47]
    node _T_91 = xor(UInt<32>("hffffffff"), _T_90) @[Bitwise.scala 102:21]
    node _T_92 = shr(shiftr, 16) @[Bitwise.scala 103:21]
    node _T_93 = and(_T_92, _T_91) @[Bitwise.scala 103:31]
    node _T_94 = bits(shiftr, 15, 0) @[Bitwise.scala 103:46]
    node _T_95 = shl(_T_94, 16) @[Bitwise.scala 103:65]
    node _T_96 = not(_T_91) @[Bitwise.scala 103:77]
    node _T_97 = and(_T_95, _T_96) @[Bitwise.scala 103:75]
    node _T_98 = or(_T_93, _T_97) @[Bitwise.scala 103:39]
    node _T_99 = bits(_T_91, 23, 0) @[Bitwise.scala 102:28]
    node _T_100 = shl(_T_99, 8) @[Bitwise.scala 102:47]
    node _T_101 = xor(_T_91, _T_100) @[Bitwise.scala 102:21]
    node _T_102 = shr(_T_98, 8) @[Bitwise.scala 103:21]
    node _T_103 = and(_T_102, _T_101) @[Bitwise.scala 103:31]
    node _T_104 = bits(_T_98, 23, 0) @[Bitwise.scala 103:46]
    node _T_105 = shl(_T_104, 8) @[Bitwise.scala 103:65]
    node _T_106 = not(_T_101) @[Bitwise.scala 103:77]
    node _T_107 = and(_T_105, _T_106) @[Bitwise.scala 103:75]
    node _T_108 = or(_T_103, _T_107) @[Bitwise.scala 103:39]
    node _T_109 = bits(_T_101, 27, 0) @[Bitwise.scala 102:28]
    node _T_110 = shl(_T_109, 4) @[Bitwise.scala 102:47]
    node _T_111 = xor(_T_101, _T_110) @[Bitwise.scala 102:21]
    node _T_112 = shr(_T_108, 4) @[Bitwise.scala 103:21]
    node _T_113 = and(_T_112, _T_111) @[Bitwise.scala 103:31]
    node _T_114 = bits(_T_108, 27, 0) @[Bitwise.scala 103:46]
    node _T_115 = shl(_T_114, 4) @[Bitwise.scala 103:65]
    node _T_116 = not(_T_111) @[Bitwise.scala 103:77]
    node _T_117 = and(_T_115, _T_116) @[Bitwise.scala 103:75]
    node _T_118 = or(_T_113, _T_117) @[Bitwise.scala 103:39]
    node _T_119 = bits(_T_111, 29, 0) @[Bitwise.scala 102:28]
    node _T_120 = shl(_T_119, 2) @[Bitwise.scala 102:47]
    node _T_121 = xor(_T_111, _T_120) @[Bitwise.scala 102:21]
    node _T_122 = shr(_T_118, 2) @[Bitwise.scala 103:21]
    node _T_123 = and(_T_122, _T_121) @[Bitwise.scala 103:31]
    node _T_124 = bits(_T_118, 29, 0) @[Bitwise.scala 103:46]
    node _T_125 = shl(_T_124, 2) @[Bitwise.scala 103:65]
    node _T_126 = not(_T_121) @[Bitwise.scala 103:77]
    node _T_127 = and(_T_125, _T_126) @[Bitwise.scala 103:75]
    node _T_128 = or(_T_123, _T_127) @[Bitwise.scala 103:39]
    node _T_129 = bits(_T_121, 30, 0) @[Bitwise.scala 102:28]
    node _T_130 = shl(_T_129, 1) @[Bitwise.scala 102:47]
    node _T_131 = xor(_T_121, _T_130) @[Bitwise.scala 102:21]
    node _T_132 = shr(_T_128, 1) @[Bitwise.scala 103:21]
    node _T_133 = and(_T_132, _T_131) @[Bitwise.scala 103:31]
    node _T_134 = bits(_T_128, 30, 0) @[Bitwise.scala 103:46]
    node _T_135 = shl(_T_134, 1) @[Bitwise.scala 103:65]
    node _T_136 = not(_T_131) @[Bitwise.scala 103:77]
    node _T_137 = and(_T_135, _T_136) @[Bitwise.scala 103:75]
    node shiftl = or(_T_133, _T_137) @[Bitwise.scala 103:39]
    node _T_138 = eq(io.alu_op, UInt<4>("h0")) @[ALU.scala 68:19]
    node _T_139 = eq(io.alu_op, UInt<4>("h1")) @[ALU.scala 68:44]
    node _T_140 = or(_T_138, _T_139) @[ALU.scala 68:31]
    node _T_141 = eq(io.alu_op, UInt<4>("h5")) @[ALU.scala 69:19]
    node _T_142 = eq(io.alu_op, UInt<4>("h7")) @[ALU.scala 69:44]
    node _T_143 = or(_T_141, _T_142) @[ALU.scala 69:31]
    node _T_144 = eq(io.alu_op, UInt<4>("h9")) @[ALU.scala 70:19]
    node _T_145 = eq(io.alu_op, UInt<4>("h8")) @[ALU.scala 70:44]
    node _T_146 = or(_T_144, _T_145) @[ALU.scala 70:31]
    node _T_147 = eq(io.alu_op, UInt<4>("h6")) @[ALU.scala 71:19]
    node _T_148 = eq(io.alu_op, UInt<4>("h2")) @[ALU.scala 72:19]
    node _T_149 = and(io.A, io.B) @[ALU.scala 72:38]
    node _T_150 = eq(io.alu_op, UInt<4>("h3")) @[ALU.scala 73:19]
    node _T_151 = or(io.A, io.B) @[ALU.scala 73:38]
    node _T_152 = eq(io.alu_op, UInt<4>("h4")) @[ALU.scala 74:19]
    node _T_153 = xor(io.A, io.B) @[ALU.scala 74:38]
    node _T_154 = eq(io.alu_op, UInt<4>("ha")) @[ALU.scala 75:19]
    node _T_155 = mux(_T_154, io.A, io.B) @[ALU.scala 75:8]
    node _T_156 = mux(_T_152, _T_153, _T_155) @[ALU.scala 74:8]
    node _T_157 = mux(_T_150, _T_151, _T_156) @[ALU.scala 73:8]
    node _T_158 = mux(_T_148, _T_149, _T_157) @[ALU.scala 72:8]
    node _T_159 = mux(_T_147, shiftl, _T_158) @[ALU.scala 71:8]
    node _T_160 = mux(_T_146, shiftr, _T_159) @[ALU.scala 70:8]
    node _T_161 = mux(_T_143, cmp, _T_160) @[ALU.scala 69:8]
    node out = mux(_T_140, sum, _T_161) @[ALU.scala 68:8]
    io.out <= out @[ALU.scala 78:10]
    io.sum <= sum @[ALU.scala 79:10]

  module ImmGenWire :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip inst : UInt<32>, flip sel : UInt<3>, out : UInt<32>}
  
    node _T_11 = bits(io.inst, 31, 20) @[ImmGen.scala 21:21]
    node Iimm = asSInt(_T_11) @[ImmGen.scala 21:30]
    node _T_12 = bits(io.inst, 31, 25) @[ImmGen.scala 22:25]
    node _T_13 = bits(io.inst, 11, 7) @[ImmGen.scala 22:42]
    node _T_14 = cat(_T_12, _T_13) @[Cat.scala 30:58]
    node Simm = asSInt(_T_14) @[ImmGen.scala 22:50]
    node _T_15 = bits(io.inst, 31, 31) @[ImmGen.scala 23:25]
    node _T_16 = bits(io.inst, 7, 7) @[ImmGen.scala 23:38]
    node _T_17 = bits(io.inst, 30, 25) @[ImmGen.scala 23:50]
    node _T_18 = bits(io.inst, 11, 8) @[ImmGen.scala 23:67]
    node _T_20 = cat(_T_18, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_21 = cat(_T_15, _T_16) @[Cat.scala 30:58]
    node _T_22 = cat(_T_21, _T_17) @[Cat.scala 30:58]
    node _T_23 = cat(_T_22, _T_20) @[Cat.scala 30:58]
    node Bimm = asSInt(_T_23) @[ImmGen.scala 23:86]
    node _T_24 = bits(io.inst, 31, 12) @[ImmGen.scala 24:25]
    node _T_26 = cat(_T_24, UInt<12>("h0")) @[Cat.scala 30:58]
    node Uimm = asSInt(_T_26) @[ImmGen.scala 24:46]
    node _T_27 = bits(io.inst, 31, 31) @[ImmGen.scala 25:25]
    node _T_28 = bits(io.inst, 19, 12) @[ImmGen.scala 25:38]
    node _T_29 = bits(io.inst, 20, 20) @[ImmGen.scala 25:55]
    node _T_30 = bits(io.inst, 30, 25) @[ImmGen.scala 25:68]
    node _T_31 = bits(io.inst, 24, 21) @[ImmGen.scala 25:85]
    node _T_33 = cat(_T_30, _T_31) @[Cat.scala 30:58]
    node _T_34 = cat(_T_33, UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_35 = cat(_T_27, _T_28) @[Cat.scala 30:58]
    node _T_36 = cat(_T_35, _T_29) @[Cat.scala 30:58]
    node _T_37 = cat(_T_36, _T_34) @[Cat.scala 30:58]
    node Jimm = asSInt(_T_37) @[ImmGen.scala 25:105]
    node _T_38 = bits(io.inst, 19, 15) @[ImmGen.scala 26:21]
    node Zimm = cvt(_T_38) @[ImmGen.scala 26:30]
    node _T_40 = and(Iimm, asSInt(UInt<2>("h2"))) @[ImmGen.scala 28:36]
    node _T_41 = asSInt(_T_40) @[ImmGen.scala 28:36]
    node _T_42 = eq(UInt<3>("h6"), io.sel) @[Mux.scala 46:19]
    node _T_43 = mux(_T_42, Zimm, _T_41) @[Mux.scala 46:16]
    node _T_44 = eq(UInt<3>("h4"), io.sel) @[Mux.scala 46:19]
    node _T_45 = mux(_T_44, Jimm, _T_43) @[Mux.scala 46:16]
    node _T_46 = eq(UInt<3>("h3"), io.sel) @[Mux.scala 46:19]
    node _T_47 = mux(_T_46, Uimm, _T_45) @[Mux.scala 46:16]
    node _T_48 = eq(UInt<3>("h5"), io.sel) @[Mux.scala 46:19]
    node _T_49 = mux(_T_48, Bimm, _T_47) @[Mux.scala 46:16]
    node _T_50 = eq(UInt<3>("h2"), io.sel) @[Mux.scala 46:19]
    node _T_51 = mux(_T_50, Simm, _T_49) @[Mux.scala 46:16]
    node _T_52 = eq(UInt<3>("h1"), io.sel) @[Mux.scala 46:19]
    node _T_53 = mux(_T_52, Iimm, _T_51) @[Mux.scala 46:16]
    node _T_54 = asUInt(_T_53) @[ImmGen.scala 29:100]
    io.out <= _T_54 @[ImmGen.scala 28:10]

  module BrCondArea :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip rs1 : UInt<32>, flip rs2 : UInt<32>, flip br_type : UInt<3>, taken : UInt<1>}
  
    node _T_13 = sub(io.rs1, io.rs2) @[BrCond.scala 37:21]
    node _T_14 = asUInt(_T_13) @[BrCond.scala 37:21]
    node diff = tail(_T_14, 1) @[BrCond.scala 37:21]
    node neq = neq(diff, UInt<1>("h0")) @[BrCond.scala 38:19]
    node eq = eq(neq, UInt<1>("h0")) @[BrCond.scala 39:14]
    node _T_17 = bits(io.rs1, 31, 31) @[BrCond.scala 40:26]
    node _T_18 = bits(io.rs2, 31, 31) @[BrCond.scala 40:45]
    node isSameSign = eq(_T_17, _T_18) @[BrCond.scala 40:35]
    node _T_19 = bits(diff, 31, 31) @[BrCond.scala 41:34]
    node _T_20 = bits(io.rs1, 31, 31) @[BrCond.scala 41:50]
    node lt = mux(isSameSign, _T_19, _T_20) @[BrCond.scala 41:17]
    node _T_21 = bits(diff, 31, 31) @[BrCond.scala 42:34]
    node _T_22 = bits(io.rs2, 31, 31) @[BrCond.scala 42:50]
    node ltu = mux(isSameSign, _T_21, _T_22) @[BrCond.scala 42:17]
    node ge = eq(lt, UInt<1>("h0")) @[BrCond.scala 43:14]
    node geu = eq(ltu, UInt<1>("h0")) @[BrCond.scala 44:14]
    node _T_25 = eq(io.br_type, UInt<3>("h3")) @[BrCond.scala 46:18]
    node _T_26 = and(_T_25, eq) @[BrCond.scala 46:29]
    node _T_27 = eq(io.br_type, UInt<3>("h6")) @[BrCond.scala 47:18]
    node _T_28 = and(_T_27, neq) @[BrCond.scala 47:29]
    node _T_29 = or(_T_26, _T_28) @[BrCond.scala 46:36]
    node _T_30 = eq(io.br_type, UInt<3>("h2")) @[BrCond.scala 48:18]
    node _T_31 = and(_T_30, lt) @[BrCond.scala 48:29]
    node _T_32 = or(_T_29, _T_31) @[BrCond.scala 47:37]
    node _T_33 = eq(io.br_type, UInt<3>("h5")) @[BrCond.scala 49:18]
    node _T_34 = and(_T_33, ge) @[BrCond.scala 49:29]
    node _T_35 = or(_T_32, _T_34) @[BrCond.scala 48:36]
    node _T_36 = eq(io.br_type, UInt<3>("h1")) @[BrCond.scala 50:18]
    node _T_37 = and(_T_36, ltu) @[BrCond.scala 50:30]
    node _T_38 = or(_T_35, _T_37) @[BrCond.scala 49:36]
    node _T_39 = eq(io.br_type, UInt<3>("h4")) @[BrCond.scala 51:18]
    node _T_40 = and(_T_39, geu) @[BrCond.scala 51:30]
    node _T_41 = or(_T_38, _T_40) @[BrCond.scala 50:38]
    io.taken <= _T_41 @[BrCond.scala 45:12]

  module Datapath :
    input clock : Clock
    input reset : UInt<1>
    output io : { host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}, flip icache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip dcache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip ctrl : { flip inst : UInt<32>, pc_sel : UInt<2>, inst_kill : UInt<1>, A_sel : UInt<1>, B_sel : UInt<1>, imm_sel : UInt<3>, alu_op : UInt<4>, br_type : UInt<3>, st_type : UInt<2>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, illegal : UInt<1>}}
  
    inst csr of CSR @[Datapath.scala 23:23]
    csr.clock <= clock
    csr.reset <= reset
    inst regFile of RegFile @[Datapath.scala 24:23]
    regFile.clock <= clock
    regFile.reset <= reset
    inst alu of ALUArea @[Config.scala 13:50]
    alu.clock <= clock
    alu.reset <= reset
    inst immGen of ImmGenWire @[Config.scala 14:50]
    immGen.clock <= clock
    immGen.reset <= reset
    inst brCond of BrCondArea @[Config.scala 15:50]
    brCond.clock <= clock
    brCond.reset <= reset
    reg fe_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h13")) @[Datapath.scala 32:24]
    reg fe_pc : UInt, clock with :
      reset => (UInt<1>("h0"), fe_pc) @[Datapath.scala 33:20]
    reg ew_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h13")) @[Datapath.scala 36:24]
    reg ew_pc : UInt, clock with :
      reset => (UInt<1>("h0"), ew_pc) @[Datapath.scala 37:20]
    reg ew_alu : UInt, clock with :
      reset => (UInt<1>("h0"), ew_alu) @[Datapath.scala 38:20]
    reg csr_in : UInt, clock with :
      reset => (UInt<1>("h0"), csr_in) @[Datapath.scala 39:20]
    reg st_type : UInt<2>, clock with :
      reset => (UInt<1>("h0"), st_type) @[Datapath.scala 42:21]
    reg ld_type : UInt<3>, clock with :
      reset => (UInt<1>("h0"), ld_type) @[Datapath.scala 43:21]
    reg wb_sel : UInt<2>, clock with :
      reset => (UInt<1>("h0"), wb_sel) @[Datapath.scala 44:21]
    reg wb_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wb_en) @[Datapath.scala 45:21]
    reg csr_cmd : UInt<3>, clock with :
      reset => (UInt<1>("h0"), csr_cmd) @[Datapath.scala 46:21]
    reg illegal : UInt<1>, clock with :
      reset => (UInt<1>("h0"), illegal) @[Datapath.scala 47:21]
    reg pc_check : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pc_check) @[Datapath.scala 48:21]
    node _T_148 = bits(reset, 0, 0) @[Datapath.scala 51:31]
    reg started : UInt<1>, clock with :
      reset => (UInt<1>("h0"), started) @[Datapath.scala 51:24]
    started <= _T_148 @[Datapath.scala 51:24]
    node _T_151 = eq(io.icache.resp.valid, UInt<1>("h0")) @[Datapath.scala 52:15]
    node _T_153 = eq(io.dcache.resp.valid, UInt<1>("h0")) @[Datapath.scala 52:40]
    node stall = or(_T_151, _T_153) @[Datapath.scala 52:37]
    node _T_156 = sub(UInt<32>("h200"), UInt<32>("h4")) @[Datapath.scala 53:47]
    node _T_157 = asUInt(_T_156) @[Datapath.scala 53:47]
    node _T_158 = tail(_T_157, 1) @[Datapath.scala 53:47]
    reg pc : UInt, clock with :
      reset => (reset, _T_158) @[Datapath.scala 53:21]
    node _T_160 = eq(io.ctrl.pc_sel, UInt<2>("h3")) @[Datapath.scala 55:33]
    node _T_161 = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[Datapath.scala 56:33]
    node _T_162 = or(_T_161, brCond.io.taken) @[Datapath.scala 56:44]
    node _T_164 = dshr(alu.io.sum, UInt<1>("h1")) @[Datapath.scala 56:75]
    node _T_166 = dshl(_T_164, UInt<1>("h1")) @[Datapath.scala 56:82]
    node _T_167 = eq(io.ctrl.pc_sel, UInt<2>("h2")) @[Datapath.scala 57:33]
    node _T_169 = add(pc, UInt<3>("h4")) @[Datapath.scala 57:50]
    node _T_170 = tail(_T_169, 1) @[Datapath.scala 57:50]
    node _T_171 = mux(_T_167, pc, _T_170) @[Datapath.scala 57:17]
    node _T_172 = mux(_T_162, _T_166, _T_171) @[Datapath.scala 56:17]
    node _T_173 = mux(_T_160, csr.io.epc, _T_172) @[Datapath.scala 55:17]
    node _T_174 = mux(csr.io.expt, csr.io.evec, _T_173) @[Datapath.scala 54:32]
    node npc = mux(stall, pc, _T_174) @[Datapath.scala 54:17]
    node _T_175 = or(started, io.ctrl.inst_kill) @[Datapath.scala 58:26]
    node _T_176 = or(_T_175, brCond.io.taken) @[Datapath.scala 58:47]
    node _T_177 = or(_T_176, csr.io.expt) @[Datapath.scala 58:66]
    node inst = mux(_T_177, UInt<32>("h13"), io.icache.resp.bits.data) @[Datapath.scala 58:17]
    pc <= npc @[Datapath.scala 59:27]
    io.icache.req.bits.addr <= npc @[Datapath.scala 60:27]
    io.icache.req.bits.data <= UInt<1>("h0") @[Datapath.scala 61:27]
    io.icache.req.bits.mask <= UInt<1>("h0") @[Datapath.scala 62:27]
    node _T_182 = eq(stall, UInt<1>("h0")) @[Datapath.scala 63:30]
    io.icache.req.valid <= _T_182 @[Datapath.scala 63:27]
    io.icache.abort <= UInt<1>("h0") @[Datapath.scala 64:27]
    node _T_185 = eq(stall, UInt<1>("h0")) @[Datapath.scala 67:9]
    when _T_185 : @[Datapath.scala 67:17]
      fe_pc <= pc @[Datapath.scala 68:13]
      fe_inst <= inst @[Datapath.scala 69:13]
      skip
    io.ctrl.inst <= fe_inst @[Datapath.scala 74:17]
    node rd_addr = bits(fe_inst, 11, 7) @[Datapath.scala 77:25]
    node rs1_addr = bits(fe_inst, 19, 15) @[Datapath.scala 78:25]
    node rs2_addr = bits(fe_inst, 24, 20) @[Datapath.scala 79:25]
    regFile.io.raddr1 <= rs1_addr @[Datapath.scala 80:21]
    regFile.io.raddr2 <= rs2_addr @[Datapath.scala 81:21]
    immGen.io.inst <= fe_inst @[Datapath.scala 84:18]
    immGen.io.sel <= io.ctrl.imm_sel @[Datapath.scala 85:18]
    node wb_rd_addr = bits(ew_inst, 11, 7) @[Datapath.scala 88:27]
    node _T_187 = neq(rs1_addr, UInt<1>("h0")) @[Datapath.scala 89:37]
    node _T_188 = and(wb_en, _T_187) @[Datapath.scala 89:25]
    node _T_189 = eq(rs1_addr, wb_rd_addr) @[Datapath.scala 89:54]
    node rs1hazard = and(_T_188, _T_189) @[Datapath.scala 89:41]
    node _T_191 = neq(rs2_addr, UInt<1>("h0")) @[Datapath.scala 90:37]
    node _T_192 = and(wb_en, _T_191) @[Datapath.scala 90:25]
    node _T_193 = eq(rs2_addr, wb_rd_addr) @[Datapath.scala 90:54]
    node rs2hazard = and(_T_192, _T_193) @[Datapath.scala 90:41]
    node _T_194 = eq(wb_sel, UInt<2>("h0")) @[Datapath.scala 91:24]
    node _T_195 = and(_T_194, rs1hazard) @[Datapath.scala 91:35]
    node rs1 = mux(_T_195, ew_alu, regFile.io.rdata1) @[Datapath.scala 91:16]
    node _T_196 = eq(wb_sel, UInt<2>("h0")) @[Datapath.scala 92:24]
    node _T_197 = and(_T_196, rs2hazard) @[Datapath.scala 92:35]
    node rs2 = mux(_T_197, ew_alu, regFile.io.rdata2) @[Datapath.scala 92:16]
    node _T_198 = eq(io.ctrl.A_sel, UInt<1>("h1")) @[Datapath.scala 95:33]
    node _T_199 = mux(_T_198, rs1, fe_pc) @[Datapath.scala 95:18]
    alu.io.A <= _T_199 @[Datapath.scala 95:12]
    node _T_200 = eq(io.ctrl.B_sel, UInt<1>("h1")) @[Datapath.scala 96:33]
    node _T_201 = mux(_T_200, rs2, immGen.io.out) @[Datapath.scala 96:18]
    alu.io.B <= _T_201 @[Datapath.scala 96:12]
    alu.io.alu_op <= io.ctrl.alu_op @[Datapath.scala 97:17]
    brCond.io.rs1 <= rs1 @[Datapath.scala 100:17]
    brCond.io.rs2 <= rs2 @[Datapath.scala 101:17]
    brCond.io.br_type <= io.ctrl.br_type @[Datapath.scala 102:21]
    node _T_202 = mux(stall, ew_alu, alu.io.sum) @[Datapath.scala 105:20]
    node _T_204 = dshr(_T_202, UInt<2>("h2")) @[Datapath.scala 105:48]
    node daddr = dshl(_T_204, UInt<2>("h2")) @[Datapath.scala 105:55]
    node _T_206 = bits(alu.io.sum, 1, 1) @[Datapath.scala 106:27]
    node _T_208 = dshl(_T_206, UInt<3>("h4")) @[Datapath.scala 106:31]
    node _T_209 = bits(alu.io.sum, 0, 0) @[Datapath.scala 106:50]
    node _T_211 = dshl(_T_209, UInt<2>("h3")) @[Datapath.scala 106:54]
    node woffset = or(_T_208, _T_211) @[Datapath.scala 106:38]
    node _T_213 = eq(stall, UInt<1>("h0")) @[Datapath.scala 107:30]
    node _T_215 = neq(io.ctrl.st_type, UInt<1>("h0")) @[Datapath.scala 107:57]
    node _T_217 = neq(io.ctrl.ld_type, UInt<1>("h0")) @[Datapath.scala 107:80]
    node _T_218 = or(_T_215, _T_217) @[Datapath.scala 107:61]
    node _T_219 = and(_T_213, _T_218) @[Datapath.scala 107:37]
    io.dcache.req.valid <= _T_219 @[Datapath.scala 107:27]
    io.dcache.req.bits.addr <= daddr @[Datapath.scala 108:27]
    node _T_220 = dshl(rs2, woffset) @[Datapath.scala 109:34]
    io.dcache.req.bits.data <= _T_220 @[Datapath.scala 109:27]
    node _T_221 = mux(stall, st_type, io.ctrl.st_type) @[Datapath.scala 110:43]
    node _T_225 = bits(alu.io.sum, 1, 0) @[Datapath.scala 113:36]
    node _T_226 = dshl(UInt<2>("h3"), _T_225) @[Datapath.scala 113:23]
    node _T_228 = bits(alu.io.sum, 1, 0) @[Datapath.scala 114:36]
    node _T_229 = dshl(UInt<1>("h1"), _T_228) @[Datapath.scala 114:23]
    node _T_230 = eq(UInt<2>("h3"), _T_221) @[Mux.scala 46:19]
    node _T_231 = mux(_T_230, _T_229, UInt<1>("h0")) @[Mux.scala 46:16]
    node _T_232 = eq(UInt<2>("h2"), _T_221) @[Mux.scala 46:19]
    node _T_233 = mux(_T_232, _T_226, _T_231) @[Mux.scala 46:16]
    node _T_234 = eq(UInt<2>("h1"), _T_221) @[Mux.scala 46:19]
    node _T_235 = mux(_T_234, UInt<4>("hf"), _T_233) @[Mux.scala 46:16]
    io.dcache.req.bits.mask <= _T_235 @[Datapath.scala 110:27]
    node _T_236 = bits(reset, 0, 0) @[Datapath.scala 117:14]
    node _T_238 = eq(stall, UInt<1>("h0")) @[Datapath.scala 117:24]
    node _T_239 = and(_T_238, csr.io.expt) @[Datapath.scala 117:31]
    node _T_240 = or(_T_236, _T_239) @[Datapath.scala 117:21]
    when _T_240 : @[Datapath.scala 117:47]
      st_type <= UInt<1>("h0") @[Datapath.scala 118:15]
      ld_type <= UInt<1>("h0") @[Datapath.scala 119:15]
      wb_en <= UInt<1>("h0") @[Datapath.scala 120:15]
      csr_cmd <= UInt<1>("h0") @[Datapath.scala 121:15]
      illegal <= UInt<1>("h0") @[Datapath.scala 122:15]
      pc_check <= UInt<1>("h0") @[Datapath.scala 123:15]
      skip
    else :
      node _T_248 = eq(stall, UInt<1>("h0")) @[Datapath.scala 124:14]
      node _T_250 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 124:24]
      node _T_251 = and(_T_248, _T_250) @[Datapath.scala 124:21]
      when _T_251 : @[Datapath.scala 124:38]
        ew_pc <= fe_pc @[Datapath.scala 125:15]
        ew_inst <= fe_inst @[Datapath.scala 126:15]
        ew_alu <= alu.io.out @[Datapath.scala 127:15]
        node _T_252 = eq(io.ctrl.imm_sel, UInt<3>("h6")) @[Datapath.scala 128:38]
        node _T_253 = mux(_T_252, immGen.io.out, rs1) @[Datapath.scala 128:21]
        csr_in <= _T_253 @[Datapath.scala 128:15]
        st_type <= io.ctrl.st_type @[Datapath.scala 129:15]
        ld_type <= io.ctrl.ld_type @[Datapath.scala 130:15]
        wb_sel <= io.ctrl.wb_sel @[Datapath.scala 131:15]
        wb_en <= io.ctrl.wb_en @[Datapath.scala 132:15]
        csr_cmd <= io.ctrl.csr_cmd @[Datapath.scala 133:15]
        illegal <= io.ctrl.illegal @[Datapath.scala 134:15]
        node _T_254 = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[Datapath.scala 135:33]
        pc_check <= _T_254 @[Datapath.scala 135:15]
        skip
    node _T_255 = bits(ew_alu, 1, 1) @[Datapath.scala 139:23]
    node _T_257 = dshl(_T_255, UInt<3>("h4")) @[Datapath.scala 139:27]
    node _T_258 = bits(ew_alu, 0, 0) @[Datapath.scala 139:42]
    node _T_260 = dshl(_T_258, UInt<2>("h3")) @[Datapath.scala 139:46]
    node loffset = or(_T_257, _T_260) @[Datapath.scala 139:34]
    node lshift = dshr(io.dcache.resp.bits.data, loffset) @[Datapath.scala 140:42]
    node _T_261 = cvt(io.dcache.resp.bits.data) @[Datapath.scala 141:61]
    node _T_262 = bits(lshift, 15, 0) @[Datapath.scala 142:21]
    node _T_263 = asSInt(_T_262) @[Datapath.scala 142:29]
    node _T_264 = bits(lshift, 7, 0) @[Datapath.scala 142:53]
    node _T_265 = asSInt(_T_264) @[Datapath.scala 142:60]
    node _T_266 = bits(lshift, 15, 0) @[Datapath.scala 143:21]
    node _T_267 = cvt(_T_266) @[Datapath.scala 143:29]
    node _T_268 = bits(lshift, 7, 0) @[Datapath.scala 143:53]
    node _T_269 = cvt(_T_268) @[Datapath.scala 143:60]
    node _T_270 = eq(UInt<3>("h5"), ld_type) @[Mux.scala 46:19]
    node _T_271 = mux(_T_270, _T_269, _T_261) @[Mux.scala 46:16]
    node _T_272 = eq(UInt<3>("h4"), ld_type) @[Mux.scala 46:19]
    node _T_273 = mux(_T_272, _T_267, _T_271) @[Mux.scala 46:16]
    node _T_274 = eq(UInt<3>("h3"), ld_type) @[Mux.scala 46:19]
    node _T_275 = mux(_T_274, _T_265, _T_273) @[Mux.scala 46:16]
    node _T_276 = eq(UInt<3>("h2"), ld_type) @[Mux.scala 46:19]
    node load = mux(_T_276, _T_263, _T_275) @[Mux.scala 46:16]
    csr.io.stall <= stall @[Datapath.scala 146:19]
    csr.io.in <= csr_in @[Datapath.scala 147:19]
    csr.io.cmd <= csr_cmd @[Datapath.scala 148:19]
    csr.io.inst <= ew_inst @[Datapath.scala 149:19]
    csr.io.pc <= ew_pc @[Datapath.scala 150:19]
    csr.io.addr <= ew_alu @[Datapath.scala 151:19]
    csr.io.illegal <= illegal @[Datapath.scala 152:19]
    csr.io.pc_check <= pc_check @[Datapath.scala 153:19]
    csr.io.ld_type <= ld_type @[Datapath.scala 154:19]
    csr.io.st_type <= st_type @[Datapath.scala 155:19]
    io.host.tohost <= csr.io.host.tohost @[Datapath.scala 156:11]
    csr.io.host.fromhost.bits <= io.host.fromhost.bits @[Datapath.scala 156:11]
    csr.io.host.fromhost.valid <= io.host.fromhost.valid @[Datapath.scala 156:11]
    node _T_277 = cvt(ew_alu) @[Datapath.scala 159:43]
    node _T_279 = add(ew_pc, UInt<3>("h4")) @[Datapath.scala 161:22]
    node _T_280 = tail(_T_279, 1) @[Datapath.scala 161:22]
    node _T_281 = cvt(_T_280) @[Datapath.scala 161:29]
    node _T_282 = cvt(csr.io.out) @[Datapath.scala 162:26]
    node _T_283 = eq(UInt<2>("h3"), wb_sel) @[Mux.scala 46:19]
    node _T_284 = mux(_T_283, _T_282, _T_277) @[Mux.scala 46:16]
    node _T_285 = eq(UInt<2>("h2"), wb_sel) @[Mux.scala 46:19]
    node _T_286 = mux(_T_285, _T_281, _T_284) @[Mux.scala 46:16]
    node _T_287 = eq(UInt<2>("h1"), wb_sel) @[Mux.scala 46:19]
    node _T_288 = mux(_T_287, load, _T_286) @[Mux.scala 46:16]
    node regWrite = asUInt(_T_288) @[Datapath.scala 162:34]
    node _T_290 = eq(stall, UInt<1>("h0")) @[Datapath.scala 164:32]
    node _T_291 = and(wb_en, _T_290) @[Datapath.scala 164:29]
    node _T_293 = eq(csr.io.expt, UInt<1>("h0")) @[Datapath.scala 164:42]
    node _T_294 = and(_T_291, _T_293) @[Datapath.scala 164:39]
    regFile.io.wen <= _T_294 @[Datapath.scala 164:20]
    regFile.io.waddr <= wb_rd_addr @[Datapath.scala 165:20]
    regFile.io.wdata <= regWrite @[Datapath.scala 166:20]
    io.dcache.abort <= csr.io.expt @[Datapath.scala 169:19]

  module Control :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip inst : UInt<32>, pc_sel : UInt<2>, inst_kill : UInt<1>, A_sel : UInt<1>, B_sel : UInt<1>, imm_sel : UInt<3>, alu_op : UInt<4>, br_type : UInt<3>, st_type : UInt<2>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, illegal : UInt<1>}
  
    node _T_35 = and(io.inst, UInt<7>("h7f")) @[Lookup.scala 9:38]
    node _T_36 = eq(UInt<6>("h37"), _T_35) @[Lookup.scala 9:38]
    node _T_39 = and(io.inst, UInt<7>("h7f")) @[Lookup.scala 9:38]
    node _T_40 = eq(UInt<5>("h17"), _T_39) @[Lookup.scala 9:38]
    node _T_43 = and(io.inst, UInt<7>("h7f")) @[Lookup.scala 9:38]
    node _T_44 = eq(UInt<7>("h6f"), _T_43) @[Lookup.scala 9:38]
    node _T_47 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_48 = eq(UInt<7>("h67"), _T_47) @[Lookup.scala 9:38]
    node _T_51 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_52 = eq(UInt<7>("h63"), _T_51) @[Lookup.scala 9:38]
    node _T_55 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_56 = eq(UInt<13>("h1063"), _T_55) @[Lookup.scala 9:38]
    node _T_59 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_60 = eq(UInt<15>("h4063"), _T_59) @[Lookup.scala 9:38]
    node _T_63 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_64 = eq(UInt<15>("h5063"), _T_63) @[Lookup.scala 9:38]
    node _T_67 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_68 = eq(UInt<15>("h6063"), _T_67) @[Lookup.scala 9:38]
    node _T_71 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_72 = eq(UInt<15>("h7063"), _T_71) @[Lookup.scala 9:38]
    node _T_75 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_76 = eq(UInt<2>("h3"), _T_75) @[Lookup.scala 9:38]
    node _T_79 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_80 = eq(UInt<13>("h1003"), _T_79) @[Lookup.scala 9:38]
    node _T_83 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_84 = eq(UInt<14>("h2003"), _T_83) @[Lookup.scala 9:38]
    node _T_87 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_88 = eq(UInt<15>("h4003"), _T_87) @[Lookup.scala 9:38]
    node _T_91 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_92 = eq(UInt<15>("h5003"), _T_91) @[Lookup.scala 9:38]
    node _T_95 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_96 = eq(UInt<6>("h23"), _T_95) @[Lookup.scala 9:38]
    node _T_99 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_100 = eq(UInt<13>("h1023"), _T_99) @[Lookup.scala 9:38]
    node _T_103 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_104 = eq(UInt<14>("h2023"), _T_103) @[Lookup.scala 9:38]
    node _T_107 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_108 = eq(UInt<5>("h13"), _T_107) @[Lookup.scala 9:38]
    node _T_111 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_112 = eq(UInt<14>("h2013"), _T_111) @[Lookup.scala 9:38]
    node _T_115 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_116 = eq(UInt<14>("h3013"), _T_115) @[Lookup.scala 9:38]
    node _T_119 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_120 = eq(UInt<15>("h4013"), _T_119) @[Lookup.scala 9:38]
    node _T_123 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_124 = eq(UInt<15>("h6013"), _T_123) @[Lookup.scala 9:38]
    node _T_127 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_128 = eq(UInt<15>("h7013"), _T_127) @[Lookup.scala 9:38]
    node _T_131 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_132 = eq(UInt<13>("h1013"), _T_131) @[Lookup.scala 9:38]
    node _T_135 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_136 = eq(UInt<15>("h5013"), _T_135) @[Lookup.scala 9:38]
    node _T_139 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_140 = eq(UInt<31>("h40005013"), _T_139) @[Lookup.scala 9:38]
    node _T_143 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_144 = eq(UInt<6>("h33"), _T_143) @[Lookup.scala 9:38]
    node _T_147 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_148 = eq(UInt<31>("h40000033"), _T_147) @[Lookup.scala 9:38]
    node _T_151 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_152 = eq(UInt<13>("h1033"), _T_151) @[Lookup.scala 9:38]
    node _T_155 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_156 = eq(UInt<14>("h2033"), _T_155) @[Lookup.scala 9:38]
    node _T_159 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_160 = eq(UInt<14>("h3033"), _T_159) @[Lookup.scala 9:38]
    node _T_163 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_164 = eq(UInt<15>("h4033"), _T_163) @[Lookup.scala 9:38]
    node _T_167 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_168 = eq(UInt<15>("h5033"), _T_167) @[Lookup.scala 9:38]
    node _T_171 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_172 = eq(UInt<31>("h40005033"), _T_171) @[Lookup.scala 9:38]
    node _T_175 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_176 = eq(UInt<15>("h6033"), _T_175) @[Lookup.scala 9:38]
    node _T_179 = and(io.inst, UInt<32>("hfe00707f")) @[Lookup.scala 9:38]
    node _T_180 = eq(UInt<15>("h7033"), _T_179) @[Lookup.scala 9:38]
    node _T_183 = and(io.inst, UInt<32>("hf00fffff")) @[Lookup.scala 9:38]
    node _T_184 = eq(UInt<4>("hf"), _T_183) @[Lookup.scala 9:38]
    node _T_187 = and(io.inst, UInt<32>("hffffffff")) @[Lookup.scala 9:38]
    node _T_188 = eq(UInt<13>("h100f"), _T_187) @[Lookup.scala 9:38]
    node _T_191 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_192 = eq(UInt<13>("h1073"), _T_191) @[Lookup.scala 9:38]
    node _T_195 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_196 = eq(UInt<14>("h2073"), _T_195) @[Lookup.scala 9:38]
    node _T_199 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_200 = eq(UInt<14>("h3073"), _T_199) @[Lookup.scala 9:38]
    node _T_203 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_204 = eq(UInt<15>("h5073"), _T_203) @[Lookup.scala 9:38]
    node _T_207 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_208 = eq(UInt<15>("h6073"), _T_207) @[Lookup.scala 9:38]
    node _T_211 = and(io.inst, UInt<15>("h707f")) @[Lookup.scala 9:38]
    node _T_212 = eq(UInt<15>("h7073"), _T_211) @[Lookup.scala 9:38]
    node _T_215 = and(io.inst, UInt<32>("hffffffff")) @[Lookup.scala 9:38]
    node _T_216 = eq(UInt<7>("h73"), _T_215) @[Lookup.scala 9:38]
    node _T_219 = and(io.inst, UInt<32>("hffffffff")) @[Lookup.scala 9:38]
    node _T_220 = eq(UInt<21>("h100073"), _T_219) @[Lookup.scala 9:38]
    node _T_223 = and(io.inst, UInt<32>("hffffffff")) @[Lookup.scala 9:38]
    node _T_224 = eq(UInt<29>("h10000073"), _T_223) @[Lookup.scala 9:38]
    node _T_227 = and(io.inst, UInt<32>("hffffffff")) @[Lookup.scala 9:38]
    node _T_228 = eq(UInt<29>("h10200073"), _T_227) @[Lookup.scala 9:38]
    node _T_229 = mux(_T_228, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 11:37]
    node _T_230 = mux(_T_224, UInt<2>("h3"), _T_229) @[Lookup.scala 11:37]
    node _T_231 = mux(_T_220, UInt<2>("h0"), _T_230) @[Lookup.scala 11:37]
    node _T_232 = mux(_T_216, UInt<2>("h0"), _T_231) @[Lookup.scala 11:37]
    node _T_233 = mux(_T_212, UInt<2>("h2"), _T_232) @[Lookup.scala 11:37]
    node _T_234 = mux(_T_208, UInt<2>("h2"), _T_233) @[Lookup.scala 11:37]
    node _T_235 = mux(_T_204, UInt<2>("h2"), _T_234) @[Lookup.scala 11:37]
    node _T_236 = mux(_T_200, UInt<2>("h2"), _T_235) @[Lookup.scala 11:37]
    node _T_237 = mux(_T_196, UInt<2>("h2"), _T_236) @[Lookup.scala 11:37]
    node _T_238 = mux(_T_192, UInt<2>("h2"), _T_237) @[Lookup.scala 11:37]
    node _T_239 = mux(_T_188, UInt<2>("h2"), _T_238) @[Lookup.scala 11:37]
    node _T_240 = mux(_T_184, UInt<2>("h0"), _T_239) @[Lookup.scala 11:37]
    node _T_241 = mux(_T_180, UInt<2>("h0"), _T_240) @[Lookup.scala 11:37]
    node _T_242 = mux(_T_176, UInt<2>("h0"), _T_241) @[Lookup.scala 11:37]
    node _T_243 = mux(_T_172, UInt<2>("h0"), _T_242) @[Lookup.scala 11:37]
    node _T_244 = mux(_T_168, UInt<2>("h0"), _T_243) @[Lookup.scala 11:37]
    node _T_245 = mux(_T_164, UInt<2>("h0"), _T_244) @[Lookup.scala 11:37]
    node _T_246 = mux(_T_160, UInt<2>("h0"), _T_245) @[Lookup.scala 11:37]
    node _T_247 = mux(_T_156, UInt<2>("h0"), _T_246) @[Lookup.scala 11:37]
    node _T_248 = mux(_T_152, UInt<2>("h0"), _T_247) @[Lookup.scala 11:37]
    node _T_249 = mux(_T_148, UInt<2>("h0"), _T_248) @[Lookup.scala 11:37]
    node _T_250 = mux(_T_144, UInt<2>("h0"), _T_249) @[Lookup.scala 11:37]
    node _T_251 = mux(_T_140, UInt<2>("h0"), _T_250) @[Lookup.scala 11:37]
    node _T_252 = mux(_T_136, UInt<2>("h0"), _T_251) @[Lookup.scala 11:37]
    node _T_253 = mux(_T_132, UInt<2>("h0"), _T_252) @[Lookup.scala 11:37]
    node _T_254 = mux(_T_128, UInt<2>("h0"), _T_253) @[Lookup.scala 11:37]
    node _T_255 = mux(_T_124, UInt<2>("h0"), _T_254) @[Lookup.scala 11:37]
    node _T_256 = mux(_T_120, UInt<2>("h0"), _T_255) @[Lookup.scala 11:37]
    node _T_257 = mux(_T_116, UInt<2>("h0"), _T_256) @[Lookup.scala 11:37]
    node _T_258 = mux(_T_112, UInt<2>("h0"), _T_257) @[Lookup.scala 11:37]
    node _T_259 = mux(_T_108, UInt<2>("h0"), _T_258) @[Lookup.scala 11:37]
    node _T_260 = mux(_T_104, UInt<2>("h0"), _T_259) @[Lookup.scala 11:37]
    node _T_261 = mux(_T_100, UInt<2>("h0"), _T_260) @[Lookup.scala 11:37]
    node _T_262 = mux(_T_96, UInt<2>("h0"), _T_261) @[Lookup.scala 11:37]
    node _T_263 = mux(_T_92, UInt<2>("h2"), _T_262) @[Lookup.scala 11:37]
    node _T_264 = mux(_T_88, UInt<2>("h2"), _T_263) @[Lookup.scala 11:37]
    node _T_265 = mux(_T_84, UInt<2>("h2"), _T_264) @[Lookup.scala 11:37]
    node _T_266 = mux(_T_80, UInt<2>("h2"), _T_265) @[Lookup.scala 11:37]
    node _T_267 = mux(_T_76, UInt<2>("h2"), _T_266) @[Lookup.scala 11:37]
    node _T_268 = mux(_T_72, UInt<2>("h0"), _T_267) @[Lookup.scala 11:37]
    node _T_269 = mux(_T_68, UInt<2>("h0"), _T_268) @[Lookup.scala 11:37]
    node _T_270 = mux(_T_64, UInt<2>("h0"), _T_269) @[Lookup.scala 11:37]
    node _T_271 = mux(_T_60, UInt<2>("h0"), _T_270) @[Lookup.scala 11:37]
    node _T_272 = mux(_T_56, UInt<2>("h0"), _T_271) @[Lookup.scala 11:37]
    node _T_273 = mux(_T_52, UInt<2>("h0"), _T_272) @[Lookup.scala 11:37]
    node _T_274 = mux(_T_48, UInt<2>("h1"), _T_273) @[Lookup.scala 11:37]
    node _T_275 = mux(_T_44, UInt<2>("h1"), _T_274) @[Lookup.scala 11:37]
    node _T_276 = mux(_T_40, UInt<2>("h0"), _T_275) @[Lookup.scala 11:37]
    node ctrlSignals_0 = mux(_T_36, UInt<2>("h0"), _T_276) @[Lookup.scala 11:37]
    node _T_277 = mux(_T_228, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37]
    node _T_278 = mux(_T_224, UInt<1>("h0"), _T_277) @[Lookup.scala 11:37]
    node _T_279 = mux(_T_220, UInt<1>("h0"), _T_278) @[Lookup.scala 11:37]
    node _T_280 = mux(_T_216, UInt<1>("h0"), _T_279) @[Lookup.scala 11:37]
    node _T_281 = mux(_T_212, UInt<1>("h0"), _T_280) @[Lookup.scala 11:37]
    node _T_282 = mux(_T_208, UInt<1>("h0"), _T_281) @[Lookup.scala 11:37]
    node _T_283 = mux(_T_204, UInt<1>("h0"), _T_282) @[Lookup.scala 11:37]
    node _T_284 = mux(_T_200, UInt<1>("h1"), _T_283) @[Lookup.scala 11:37]
    node _T_285 = mux(_T_196, UInt<1>("h1"), _T_284) @[Lookup.scala 11:37]
    node _T_286 = mux(_T_192, UInt<1>("h1"), _T_285) @[Lookup.scala 11:37]
    node _T_287 = mux(_T_188, UInt<1>("h0"), _T_286) @[Lookup.scala 11:37]
    node _T_288 = mux(_T_184, UInt<1>("h0"), _T_287) @[Lookup.scala 11:37]
    node _T_289 = mux(_T_180, UInt<1>("h1"), _T_288) @[Lookup.scala 11:37]
    node _T_290 = mux(_T_176, UInt<1>("h1"), _T_289) @[Lookup.scala 11:37]
    node _T_291 = mux(_T_172, UInt<1>("h1"), _T_290) @[Lookup.scala 11:37]
    node _T_292 = mux(_T_168, UInt<1>("h1"), _T_291) @[Lookup.scala 11:37]
    node _T_293 = mux(_T_164, UInt<1>("h1"), _T_292) @[Lookup.scala 11:37]
    node _T_294 = mux(_T_160, UInt<1>("h1"), _T_293) @[Lookup.scala 11:37]
    node _T_295 = mux(_T_156, UInt<1>("h1"), _T_294) @[Lookup.scala 11:37]
    node _T_296 = mux(_T_152, UInt<1>("h1"), _T_295) @[Lookup.scala 11:37]
    node _T_297 = mux(_T_148, UInt<1>("h1"), _T_296) @[Lookup.scala 11:37]
    node _T_298 = mux(_T_144, UInt<1>("h1"), _T_297) @[Lookup.scala 11:37]
    node _T_299 = mux(_T_140, UInt<1>("h1"), _T_298) @[Lookup.scala 11:37]
    node _T_300 = mux(_T_136, UInt<1>("h1"), _T_299) @[Lookup.scala 11:37]
    node _T_301 = mux(_T_132, UInt<1>("h1"), _T_300) @[Lookup.scala 11:37]
    node _T_302 = mux(_T_128, UInt<1>("h1"), _T_301) @[Lookup.scala 11:37]
    node _T_303 = mux(_T_124, UInt<1>("h1"), _T_302) @[Lookup.scala 11:37]
    node _T_304 = mux(_T_120, UInt<1>("h1"), _T_303) @[Lookup.scala 11:37]
    node _T_305 = mux(_T_116, UInt<1>("h1"), _T_304) @[Lookup.scala 11:37]
    node _T_306 = mux(_T_112, UInt<1>("h1"), _T_305) @[Lookup.scala 11:37]
    node _T_307 = mux(_T_108, UInt<1>("h1"), _T_306) @[Lookup.scala 11:37]
    node _T_308 = mux(_T_104, UInt<1>("h1"), _T_307) @[Lookup.scala 11:37]
    node _T_309 = mux(_T_100, UInt<1>("h1"), _T_308) @[Lookup.scala 11:37]
    node _T_310 = mux(_T_96, UInt<1>("h1"), _T_309) @[Lookup.scala 11:37]
    node _T_311 = mux(_T_92, UInt<1>("h1"), _T_310) @[Lookup.scala 11:37]
    node _T_312 = mux(_T_88, UInt<1>("h1"), _T_311) @[Lookup.scala 11:37]
    node _T_313 = mux(_T_84, UInt<1>("h1"), _T_312) @[Lookup.scala 11:37]
    node _T_314 = mux(_T_80, UInt<1>("h1"), _T_313) @[Lookup.scala 11:37]
    node _T_315 = mux(_T_76, UInt<1>("h1"), _T_314) @[Lookup.scala 11:37]
    node _T_316 = mux(_T_72, UInt<1>("h0"), _T_315) @[Lookup.scala 11:37]
    node _T_317 = mux(_T_68, UInt<1>("h0"), _T_316) @[Lookup.scala 11:37]
    node _T_318 = mux(_T_64, UInt<1>("h0"), _T_317) @[Lookup.scala 11:37]
    node _T_319 = mux(_T_60, UInt<1>("h0"), _T_318) @[Lookup.scala 11:37]
    node _T_320 = mux(_T_56, UInt<1>("h0"), _T_319) @[Lookup.scala 11:37]
    node _T_321 = mux(_T_52, UInt<1>("h0"), _T_320) @[Lookup.scala 11:37]
    node _T_322 = mux(_T_48, UInt<1>("h1"), _T_321) @[Lookup.scala 11:37]
    node _T_323 = mux(_T_44, UInt<1>("h0"), _T_322) @[Lookup.scala 11:37]
    node _T_324 = mux(_T_40, UInt<1>("h0"), _T_323) @[Lookup.scala 11:37]
    node ctrlSignals_1 = mux(_T_36, UInt<1>("h0"), _T_324) @[Lookup.scala 11:37]
    node _T_325 = mux(_T_228, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37]
    node _T_326 = mux(_T_224, UInt<1>("h0"), _T_325) @[Lookup.scala 11:37]
    node _T_327 = mux(_T_220, UInt<1>("h0"), _T_326) @[Lookup.scala 11:37]
    node _T_328 = mux(_T_216, UInt<1>("h0"), _T_327) @[Lookup.scala 11:37]
    node _T_329 = mux(_T_212, UInt<1>("h0"), _T_328) @[Lookup.scala 11:37]
    node _T_330 = mux(_T_208, UInt<1>("h0"), _T_329) @[Lookup.scala 11:37]
    node _T_331 = mux(_T_204, UInt<1>("h0"), _T_330) @[Lookup.scala 11:37]
    node _T_332 = mux(_T_200, UInt<1>("h0"), _T_331) @[Lookup.scala 11:37]
    node _T_333 = mux(_T_196, UInt<1>("h0"), _T_332) @[Lookup.scala 11:37]
    node _T_334 = mux(_T_192, UInt<1>("h0"), _T_333) @[Lookup.scala 11:37]
    node _T_335 = mux(_T_188, UInt<1>("h0"), _T_334) @[Lookup.scala 11:37]
    node _T_336 = mux(_T_184, UInt<1>("h0"), _T_335) @[Lookup.scala 11:37]
    node _T_337 = mux(_T_180, UInt<1>("h1"), _T_336) @[Lookup.scala 11:37]
    node _T_338 = mux(_T_176, UInt<1>("h1"), _T_337) @[Lookup.scala 11:37]
    node _T_339 = mux(_T_172, UInt<1>("h1"), _T_338) @[Lookup.scala 11:37]
    node _T_340 = mux(_T_168, UInt<1>("h1"), _T_339) @[Lookup.scala 11:37]
    node _T_341 = mux(_T_164, UInt<1>("h1"), _T_340) @[Lookup.scala 11:37]
    node _T_342 = mux(_T_160, UInt<1>("h1"), _T_341) @[Lookup.scala 11:37]
    node _T_343 = mux(_T_156, UInt<1>("h1"), _T_342) @[Lookup.scala 11:37]
    node _T_344 = mux(_T_152, UInt<1>("h1"), _T_343) @[Lookup.scala 11:37]
    node _T_345 = mux(_T_148, UInt<1>("h1"), _T_344) @[Lookup.scala 11:37]
    node _T_346 = mux(_T_144, UInt<1>("h1"), _T_345) @[Lookup.scala 11:37]
    node _T_347 = mux(_T_140, UInt<1>("h0"), _T_346) @[Lookup.scala 11:37]
    node _T_348 = mux(_T_136, UInt<1>("h0"), _T_347) @[Lookup.scala 11:37]
    node _T_349 = mux(_T_132, UInt<1>("h0"), _T_348) @[Lookup.scala 11:37]
    node _T_350 = mux(_T_128, UInt<1>("h0"), _T_349) @[Lookup.scala 11:37]
    node _T_351 = mux(_T_124, UInt<1>("h0"), _T_350) @[Lookup.scala 11:37]
    node _T_352 = mux(_T_120, UInt<1>("h0"), _T_351) @[Lookup.scala 11:37]
    node _T_353 = mux(_T_116, UInt<1>("h0"), _T_352) @[Lookup.scala 11:37]
    node _T_354 = mux(_T_112, UInt<1>("h0"), _T_353) @[Lookup.scala 11:37]
    node _T_355 = mux(_T_108, UInt<1>("h0"), _T_354) @[Lookup.scala 11:37]
    node _T_356 = mux(_T_104, UInt<1>("h0"), _T_355) @[Lookup.scala 11:37]
    node _T_357 = mux(_T_100, UInt<1>("h0"), _T_356) @[Lookup.scala 11:37]
    node _T_358 = mux(_T_96, UInt<1>("h0"), _T_357) @[Lookup.scala 11:37]
    node _T_359 = mux(_T_92, UInt<1>("h0"), _T_358) @[Lookup.scala 11:37]
    node _T_360 = mux(_T_88, UInt<1>("h0"), _T_359) @[Lookup.scala 11:37]
    node _T_361 = mux(_T_84, UInt<1>("h0"), _T_360) @[Lookup.scala 11:37]
    node _T_362 = mux(_T_80, UInt<1>("h0"), _T_361) @[Lookup.scala 11:37]
    node _T_363 = mux(_T_76, UInt<1>("h0"), _T_362) @[Lookup.scala 11:37]
    node _T_364 = mux(_T_72, UInt<1>("h0"), _T_363) @[Lookup.scala 11:37]
    node _T_365 = mux(_T_68, UInt<1>("h0"), _T_364) @[Lookup.scala 11:37]
    node _T_366 = mux(_T_64, UInt<1>("h0"), _T_365) @[Lookup.scala 11:37]
    node _T_367 = mux(_T_60, UInt<1>("h0"), _T_366) @[Lookup.scala 11:37]
    node _T_368 = mux(_T_56, UInt<1>("h0"), _T_367) @[Lookup.scala 11:37]
    node _T_369 = mux(_T_52, UInt<1>("h0"), _T_368) @[Lookup.scala 11:37]
    node _T_370 = mux(_T_48, UInt<1>("h0"), _T_369) @[Lookup.scala 11:37]
    node _T_371 = mux(_T_44, UInt<1>("h0"), _T_370) @[Lookup.scala 11:37]
    node _T_372 = mux(_T_40, UInt<1>("h0"), _T_371) @[Lookup.scala 11:37]
    node ctrlSignals_2 = mux(_T_36, UInt<1>("h0"), _T_372) @[Lookup.scala 11:37]
    node _T_373 = mux(_T_228, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 11:37]
    node _T_374 = mux(_T_224, UInt<3>("h0"), _T_373) @[Lookup.scala 11:37]
    node _T_375 = mux(_T_220, UInt<3>("h0"), _T_374) @[Lookup.scala 11:37]
    node _T_376 = mux(_T_216, UInt<3>("h0"), _T_375) @[Lookup.scala 11:37]
    node _T_377 = mux(_T_212, UInt<3>("h6"), _T_376) @[Lookup.scala 11:37]
    node _T_378 = mux(_T_208, UInt<3>("h6"), _T_377) @[Lookup.scala 11:37]
    node _T_379 = mux(_T_204, UInt<3>("h6"), _T_378) @[Lookup.scala 11:37]
    node _T_380 = mux(_T_200, UInt<3>("h0"), _T_379) @[Lookup.scala 11:37]
    node _T_381 = mux(_T_196, UInt<3>("h0"), _T_380) @[Lookup.scala 11:37]
    node _T_382 = mux(_T_192, UInt<3>("h0"), _T_381) @[Lookup.scala 11:37]
    node _T_383 = mux(_T_188, UInt<3>("h0"), _T_382) @[Lookup.scala 11:37]
    node _T_384 = mux(_T_184, UInt<3>("h0"), _T_383) @[Lookup.scala 11:37]
    node _T_385 = mux(_T_180, UInt<3>("h0"), _T_384) @[Lookup.scala 11:37]
    node _T_386 = mux(_T_176, UInt<3>("h0"), _T_385) @[Lookup.scala 11:37]
    node _T_387 = mux(_T_172, UInt<3>("h0"), _T_386) @[Lookup.scala 11:37]
    node _T_388 = mux(_T_168, UInt<3>("h0"), _T_387) @[Lookup.scala 11:37]
    node _T_389 = mux(_T_164, UInt<3>("h0"), _T_388) @[Lookup.scala 11:37]
    node _T_390 = mux(_T_160, UInt<3>("h0"), _T_389) @[Lookup.scala 11:37]
    node _T_391 = mux(_T_156, UInt<3>("h0"), _T_390) @[Lookup.scala 11:37]
    node _T_392 = mux(_T_152, UInt<3>("h0"), _T_391) @[Lookup.scala 11:37]
    node _T_393 = mux(_T_148, UInt<3>("h0"), _T_392) @[Lookup.scala 11:37]
    node _T_394 = mux(_T_144, UInt<3>("h0"), _T_393) @[Lookup.scala 11:37]
    node _T_395 = mux(_T_140, UInt<3>("h1"), _T_394) @[Lookup.scala 11:37]
    node _T_396 = mux(_T_136, UInt<3>("h1"), _T_395) @[Lookup.scala 11:37]
    node _T_397 = mux(_T_132, UInt<3>("h1"), _T_396) @[Lookup.scala 11:37]
    node _T_398 = mux(_T_128, UInt<3>("h1"), _T_397) @[Lookup.scala 11:37]
    node _T_399 = mux(_T_124, UInt<3>("h1"), _T_398) @[Lookup.scala 11:37]
    node _T_400 = mux(_T_120, UInt<3>("h1"), _T_399) @[Lookup.scala 11:37]
    node _T_401 = mux(_T_116, UInt<3>("h1"), _T_400) @[Lookup.scala 11:37]
    node _T_402 = mux(_T_112, UInt<3>("h1"), _T_401) @[Lookup.scala 11:37]
    node _T_403 = mux(_T_108, UInt<3>("h1"), _T_402) @[Lookup.scala 11:37]
    node _T_404 = mux(_T_104, UInt<3>("h2"), _T_403) @[Lookup.scala 11:37]
    node _T_405 = mux(_T_100, UInt<3>("h2"), _T_404) @[Lookup.scala 11:37]
    node _T_406 = mux(_T_96, UInt<3>("h2"), _T_405) @[Lookup.scala 11:37]
    node _T_407 = mux(_T_92, UInt<3>("h1"), _T_406) @[Lookup.scala 11:37]
    node _T_408 = mux(_T_88, UInt<3>("h1"), _T_407) @[Lookup.scala 11:37]
    node _T_409 = mux(_T_84, UInt<3>("h1"), _T_408) @[Lookup.scala 11:37]
    node _T_410 = mux(_T_80, UInt<3>("h1"), _T_409) @[Lookup.scala 11:37]
    node _T_411 = mux(_T_76, UInt<3>("h1"), _T_410) @[Lookup.scala 11:37]
    node _T_412 = mux(_T_72, UInt<3>("h5"), _T_411) @[Lookup.scala 11:37]
    node _T_413 = mux(_T_68, UInt<3>("h5"), _T_412) @[Lookup.scala 11:37]
    node _T_414 = mux(_T_64, UInt<3>("h5"), _T_413) @[Lookup.scala 11:37]
    node _T_415 = mux(_T_60, UInt<3>("h5"), _T_414) @[Lookup.scala 11:37]
    node _T_416 = mux(_T_56, UInt<3>("h5"), _T_415) @[Lookup.scala 11:37]
    node _T_417 = mux(_T_52, UInt<3>("h5"), _T_416) @[Lookup.scala 11:37]
    node _T_418 = mux(_T_48, UInt<3>("h1"), _T_417) @[Lookup.scala 11:37]
    node _T_419 = mux(_T_44, UInt<3>("h4"), _T_418) @[Lookup.scala 11:37]
    node _T_420 = mux(_T_40, UInt<3>("h3"), _T_419) @[Lookup.scala 11:37]
    node ctrlSignals_3 = mux(_T_36, UInt<3>("h3"), _T_420) @[Lookup.scala 11:37]
    node _T_421 = mux(_T_228, UInt<4>("hf"), UInt<4>("hf")) @[Lookup.scala 11:37]
    node _T_422 = mux(_T_224, UInt<4>("hf"), _T_421) @[Lookup.scala 11:37]
    node _T_423 = mux(_T_220, UInt<4>("hf"), _T_422) @[Lookup.scala 11:37]
    node _T_424 = mux(_T_216, UInt<4>("hf"), _T_423) @[Lookup.scala 11:37]
    node _T_425 = mux(_T_212, UInt<4>("hf"), _T_424) @[Lookup.scala 11:37]
    node _T_426 = mux(_T_208, UInt<4>("hf"), _T_425) @[Lookup.scala 11:37]
    node _T_427 = mux(_T_204, UInt<4>("hf"), _T_426) @[Lookup.scala 11:37]
    node _T_428 = mux(_T_200, UInt<4>("ha"), _T_427) @[Lookup.scala 11:37]
    node _T_429 = mux(_T_196, UInt<4>("ha"), _T_428) @[Lookup.scala 11:37]
    node _T_430 = mux(_T_192, UInt<4>("ha"), _T_429) @[Lookup.scala 11:37]
    node _T_431 = mux(_T_188, UInt<4>("hf"), _T_430) @[Lookup.scala 11:37]
    node _T_432 = mux(_T_184, UInt<4>("hf"), _T_431) @[Lookup.scala 11:37]
    node _T_433 = mux(_T_180, UInt<4>("h2"), _T_432) @[Lookup.scala 11:37]
    node _T_434 = mux(_T_176, UInt<4>("h3"), _T_433) @[Lookup.scala 11:37]
    node _T_435 = mux(_T_172, UInt<4>("h9"), _T_434) @[Lookup.scala 11:37]
    node _T_436 = mux(_T_168, UInt<4>("h8"), _T_435) @[Lookup.scala 11:37]
    node _T_437 = mux(_T_164, UInt<4>("h4"), _T_436) @[Lookup.scala 11:37]
    node _T_438 = mux(_T_160, UInt<4>("h7"), _T_437) @[Lookup.scala 11:37]
    node _T_439 = mux(_T_156, UInt<4>("h5"), _T_438) @[Lookup.scala 11:37]
    node _T_440 = mux(_T_152, UInt<4>("h6"), _T_439) @[Lookup.scala 11:37]
    node _T_441 = mux(_T_148, UInt<4>("h1"), _T_440) @[Lookup.scala 11:37]
    node _T_442 = mux(_T_144, UInt<4>("h0"), _T_441) @[Lookup.scala 11:37]
    node _T_443 = mux(_T_140, UInt<4>("h9"), _T_442) @[Lookup.scala 11:37]
    node _T_444 = mux(_T_136, UInt<4>("h8"), _T_443) @[Lookup.scala 11:37]
    node _T_445 = mux(_T_132, UInt<4>("h6"), _T_444) @[Lookup.scala 11:37]
    node _T_446 = mux(_T_128, UInt<4>("h2"), _T_445) @[Lookup.scala 11:37]
    node _T_447 = mux(_T_124, UInt<4>("h3"), _T_446) @[Lookup.scala 11:37]
    node _T_448 = mux(_T_120, UInt<4>("h4"), _T_447) @[Lookup.scala 11:37]
    node _T_449 = mux(_T_116, UInt<4>("h7"), _T_448) @[Lookup.scala 11:37]
    node _T_450 = mux(_T_112, UInt<4>("h5"), _T_449) @[Lookup.scala 11:37]
    node _T_451 = mux(_T_108, UInt<4>("h0"), _T_450) @[Lookup.scala 11:37]
    node _T_452 = mux(_T_104, UInt<4>("h0"), _T_451) @[Lookup.scala 11:37]
    node _T_453 = mux(_T_100, UInt<4>("h0"), _T_452) @[Lookup.scala 11:37]
    node _T_454 = mux(_T_96, UInt<4>("h0"), _T_453) @[Lookup.scala 11:37]
    node _T_455 = mux(_T_92, UInt<4>("h0"), _T_454) @[Lookup.scala 11:37]
    node _T_456 = mux(_T_88, UInt<4>("h0"), _T_455) @[Lookup.scala 11:37]
    node _T_457 = mux(_T_84, UInt<4>("h0"), _T_456) @[Lookup.scala 11:37]
    node _T_458 = mux(_T_80, UInt<4>("h0"), _T_457) @[Lookup.scala 11:37]
    node _T_459 = mux(_T_76, UInt<4>("h0"), _T_458) @[Lookup.scala 11:37]
    node _T_460 = mux(_T_72, UInt<4>("h0"), _T_459) @[Lookup.scala 11:37]
    node _T_461 = mux(_T_68, UInt<4>("h0"), _T_460) @[Lookup.scala 11:37]
    node _T_462 = mux(_T_64, UInt<4>("h0"), _T_461) @[Lookup.scala 11:37]
    node _T_463 = mux(_T_60, UInt<4>("h0"), _T_462) @[Lookup.scala 11:37]
    node _T_464 = mux(_T_56, UInt<4>("h0"), _T_463) @[Lookup.scala 11:37]
    node _T_465 = mux(_T_52, UInt<4>("h0"), _T_464) @[Lookup.scala 11:37]
    node _T_466 = mux(_T_48, UInt<4>("h0"), _T_465) @[Lookup.scala 11:37]
    node _T_467 = mux(_T_44, UInt<4>("h0"), _T_466) @[Lookup.scala 11:37]
    node _T_468 = mux(_T_40, UInt<4>("h0"), _T_467) @[Lookup.scala 11:37]
    node ctrlSignals_4 = mux(_T_36, UInt<4>("hb"), _T_468) @[Lookup.scala 11:37]
    node _T_469 = mux(_T_228, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 11:37]
    node _T_470 = mux(_T_224, UInt<3>("h0"), _T_469) @[Lookup.scala 11:37]
    node _T_471 = mux(_T_220, UInt<3>("h0"), _T_470) @[Lookup.scala 11:37]
    node _T_472 = mux(_T_216, UInt<3>("h0"), _T_471) @[Lookup.scala 11:37]
    node _T_473 = mux(_T_212, UInt<3>("h0"), _T_472) @[Lookup.scala 11:37]
    node _T_474 = mux(_T_208, UInt<3>("h0"), _T_473) @[Lookup.scala 11:37]
    node _T_475 = mux(_T_204, UInt<3>("h0"), _T_474) @[Lookup.scala 11:37]
    node _T_476 = mux(_T_200, UInt<3>("h0"), _T_475) @[Lookup.scala 11:37]
    node _T_477 = mux(_T_196, UInt<3>("h0"), _T_476) @[Lookup.scala 11:37]
    node _T_478 = mux(_T_192, UInt<3>("h0"), _T_477) @[Lookup.scala 11:37]
    node _T_479 = mux(_T_188, UInt<3>("h0"), _T_478) @[Lookup.scala 11:37]
    node _T_480 = mux(_T_184, UInt<3>("h0"), _T_479) @[Lookup.scala 11:37]
    node _T_481 = mux(_T_180, UInt<3>("h0"), _T_480) @[Lookup.scala 11:37]
    node _T_482 = mux(_T_176, UInt<3>("h0"), _T_481) @[Lookup.scala 11:37]
    node _T_483 = mux(_T_172, UInt<3>("h0"), _T_482) @[Lookup.scala 11:37]
    node _T_484 = mux(_T_168, UInt<3>("h0"), _T_483) @[Lookup.scala 11:37]
    node _T_485 = mux(_T_164, UInt<3>("h0"), _T_484) @[Lookup.scala 11:37]
    node _T_486 = mux(_T_160, UInt<3>("h0"), _T_485) @[Lookup.scala 11:37]
    node _T_487 = mux(_T_156, UInt<3>("h0"), _T_486) @[Lookup.scala 11:37]
    node _T_488 = mux(_T_152, UInt<3>("h0"), _T_487) @[Lookup.scala 11:37]
    node _T_489 = mux(_T_148, UInt<3>("h0"), _T_488) @[Lookup.scala 11:37]
    node _T_490 = mux(_T_144, UInt<3>("h0"), _T_489) @[Lookup.scala 11:37]
    node _T_491 = mux(_T_140, UInt<3>("h0"), _T_490) @[Lookup.scala 11:37]
    node _T_492 = mux(_T_136, UInt<3>("h0"), _T_491) @[Lookup.scala 11:37]
    node _T_493 = mux(_T_132, UInt<3>("h0"), _T_492) @[Lookup.scala 11:37]
    node _T_494 = mux(_T_128, UInt<3>("h0"), _T_493) @[Lookup.scala 11:37]
    node _T_495 = mux(_T_124, UInt<3>("h0"), _T_494) @[Lookup.scala 11:37]
    node _T_496 = mux(_T_120, UInt<3>("h0"), _T_495) @[Lookup.scala 11:37]
    node _T_497 = mux(_T_116, UInt<3>("h0"), _T_496) @[Lookup.scala 11:37]
    node _T_498 = mux(_T_112, UInt<3>("h0"), _T_497) @[Lookup.scala 11:37]
    node _T_499 = mux(_T_108, UInt<3>("h0"), _T_498) @[Lookup.scala 11:37]
    node _T_500 = mux(_T_104, UInt<3>("h0"), _T_499) @[Lookup.scala 11:37]
    node _T_501 = mux(_T_100, UInt<3>("h0"), _T_500) @[Lookup.scala 11:37]
    node _T_502 = mux(_T_96, UInt<3>("h0"), _T_501) @[Lookup.scala 11:37]
    node _T_503 = mux(_T_92, UInt<3>("h0"), _T_502) @[Lookup.scala 11:37]
    node _T_504 = mux(_T_88, UInt<3>("h0"), _T_503) @[Lookup.scala 11:37]
    node _T_505 = mux(_T_84, UInt<3>("h0"), _T_504) @[Lookup.scala 11:37]
    node _T_506 = mux(_T_80, UInt<3>("h0"), _T_505) @[Lookup.scala 11:37]
    node _T_507 = mux(_T_76, UInt<3>("h0"), _T_506) @[Lookup.scala 11:37]
    node _T_508 = mux(_T_72, UInt<3>("h4"), _T_507) @[Lookup.scala 11:37]
    node _T_509 = mux(_T_68, UInt<3>("h1"), _T_508) @[Lookup.scala 11:37]
    node _T_510 = mux(_T_64, UInt<3>("h5"), _T_509) @[Lookup.scala 11:37]
    node _T_511 = mux(_T_60, UInt<3>("h2"), _T_510) @[Lookup.scala 11:37]
    node _T_512 = mux(_T_56, UInt<3>("h6"), _T_511) @[Lookup.scala 11:37]
    node _T_513 = mux(_T_52, UInt<3>("h3"), _T_512) @[Lookup.scala 11:37]
    node _T_514 = mux(_T_48, UInt<3>("h0"), _T_513) @[Lookup.scala 11:37]
    node _T_515 = mux(_T_44, UInt<3>("h0"), _T_514) @[Lookup.scala 11:37]
    node _T_516 = mux(_T_40, UInt<3>("h0"), _T_515) @[Lookup.scala 11:37]
    node ctrlSignals_5 = mux(_T_36, UInt<3>("h0"), _T_516) @[Lookup.scala 11:37]
    node _T_517 = mux(_T_228, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37]
    node _T_518 = mux(_T_224, UInt<1>("h1"), _T_517) @[Lookup.scala 11:37]
    node _T_519 = mux(_T_220, UInt<1>("h0"), _T_518) @[Lookup.scala 11:37]
    node _T_520 = mux(_T_216, UInt<1>("h0"), _T_519) @[Lookup.scala 11:37]
    node _T_521 = mux(_T_212, UInt<1>("h1"), _T_520) @[Lookup.scala 11:37]
    node _T_522 = mux(_T_208, UInt<1>("h1"), _T_521) @[Lookup.scala 11:37]
    node _T_523 = mux(_T_204, UInt<1>("h1"), _T_522) @[Lookup.scala 11:37]
    node _T_524 = mux(_T_200, UInt<1>("h1"), _T_523) @[Lookup.scala 11:37]
    node _T_525 = mux(_T_196, UInt<1>("h1"), _T_524) @[Lookup.scala 11:37]
    node _T_526 = mux(_T_192, UInt<1>("h1"), _T_525) @[Lookup.scala 11:37]
    node _T_527 = mux(_T_188, UInt<1>("h1"), _T_526) @[Lookup.scala 11:37]
    node _T_528 = mux(_T_184, UInt<1>("h0"), _T_527) @[Lookup.scala 11:37]
    node _T_529 = mux(_T_180, UInt<1>("h0"), _T_528) @[Lookup.scala 11:37]
    node _T_530 = mux(_T_176, UInt<1>("h0"), _T_529) @[Lookup.scala 11:37]
    node _T_531 = mux(_T_172, UInt<1>("h0"), _T_530) @[Lookup.scala 11:37]
    node _T_532 = mux(_T_168, UInt<1>("h0"), _T_531) @[Lookup.scala 11:37]
    node _T_533 = mux(_T_164, UInt<1>("h0"), _T_532) @[Lookup.scala 11:37]
    node _T_534 = mux(_T_160, UInt<1>("h0"), _T_533) @[Lookup.scala 11:37]
    node _T_535 = mux(_T_156, UInt<1>("h0"), _T_534) @[Lookup.scala 11:37]
    node _T_536 = mux(_T_152, UInt<1>("h0"), _T_535) @[Lookup.scala 11:37]
    node _T_537 = mux(_T_148, UInt<1>("h0"), _T_536) @[Lookup.scala 11:37]
    node _T_538 = mux(_T_144, UInt<1>("h0"), _T_537) @[Lookup.scala 11:37]
    node _T_539 = mux(_T_140, UInt<1>("h0"), _T_538) @[Lookup.scala 11:37]
    node _T_540 = mux(_T_136, UInt<1>("h0"), _T_539) @[Lookup.scala 11:37]
    node _T_541 = mux(_T_132, UInt<1>("h0"), _T_540) @[Lookup.scala 11:37]
    node _T_542 = mux(_T_128, UInt<1>("h0"), _T_541) @[Lookup.scala 11:37]
    node _T_543 = mux(_T_124, UInt<1>("h0"), _T_542) @[Lookup.scala 11:37]
    node _T_544 = mux(_T_120, UInt<1>("h0"), _T_543) @[Lookup.scala 11:37]
    node _T_545 = mux(_T_116, UInt<1>("h0"), _T_544) @[Lookup.scala 11:37]
    node _T_546 = mux(_T_112, UInt<1>("h0"), _T_545) @[Lookup.scala 11:37]
    node _T_547 = mux(_T_108, UInt<1>("h0"), _T_546) @[Lookup.scala 11:37]
    node _T_548 = mux(_T_104, UInt<1>("h0"), _T_547) @[Lookup.scala 11:37]
    node _T_549 = mux(_T_100, UInt<1>("h0"), _T_548) @[Lookup.scala 11:37]
    node _T_550 = mux(_T_96, UInt<1>("h0"), _T_549) @[Lookup.scala 11:37]
    node _T_551 = mux(_T_92, UInt<1>("h1"), _T_550) @[Lookup.scala 11:37]
    node _T_552 = mux(_T_88, UInt<1>("h1"), _T_551) @[Lookup.scala 11:37]
    node _T_553 = mux(_T_84, UInt<1>("h1"), _T_552) @[Lookup.scala 11:37]
    node _T_554 = mux(_T_80, UInt<1>("h1"), _T_553) @[Lookup.scala 11:37]
    node _T_555 = mux(_T_76, UInt<1>("h1"), _T_554) @[Lookup.scala 11:37]
    node _T_556 = mux(_T_72, UInt<1>("h0"), _T_555) @[Lookup.scala 11:37]
    node _T_557 = mux(_T_68, UInt<1>("h0"), _T_556) @[Lookup.scala 11:37]
    node _T_558 = mux(_T_64, UInt<1>("h0"), _T_557) @[Lookup.scala 11:37]
    node _T_559 = mux(_T_60, UInt<1>("h0"), _T_558) @[Lookup.scala 11:37]
    node _T_560 = mux(_T_56, UInt<1>("h0"), _T_559) @[Lookup.scala 11:37]
    node _T_561 = mux(_T_52, UInt<1>("h0"), _T_560) @[Lookup.scala 11:37]
    node _T_562 = mux(_T_48, UInt<1>("h1"), _T_561) @[Lookup.scala 11:37]
    node _T_563 = mux(_T_44, UInt<1>("h1"), _T_562) @[Lookup.scala 11:37]
    node _T_564 = mux(_T_40, UInt<1>("h0"), _T_563) @[Lookup.scala 11:37]
    node ctrlSignals_6 = mux(_T_36, UInt<1>("h0"), _T_564) @[Lookup.scala 11:37]
    node _T_565 = mux(_T_228, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 11:37]
    node _T_566 = mux(_T_224, UInt<2>("h0"), _T_565) @[Lookup.scala 11:37]
    node _T_567 = mux(_T_220, UInt<2>("h0"), _T_566) @[Lookup.scala 11:37]
    node _T_568 = mux(_T_216, UInt<2>("h0"), _T_567) @[Lookup.scala 11:37]
    node _T_569 = mux(_T_212, UInt<2>("h0"), _T_568) @[Lookup.scala 11:37]
    node _T_570 = mux(_T_208, UInt<2>("h0"), _T_569) @[Lookup.scala 11:37]
    node _T_571 = mux(_T_204, UInt<2>("h0"), _T_570) @[Lookup.scala 11:37]
    node _T_572 = mux(_T_200, UInt<2>("h0"), _T_571) @[Lookup.scala 11:37]
    node _T_573 = mux(_T_196, UInt<2>("h0"), _T_572) @[Lookup.scala 11:37]
    node _T_574 = mux(_T_192, UInt<2>("h0"), _T_573) @[Lookup.scala 11:37]
    node _T_575 = mux(_T_188, UInt<2>("h0"), _T_574) @[Lookup.scala 11:37]
    node _T_576 = mux(_T_184, UInt<2>("h0"), _T_575) @[Lookup.scala 11:37]
    node _T_577 = mux(_T_180, UInt<2>("h0"), _T_576) @[Lookup.scala 11:37]
    node _T_578 = mux(_T_176, UInt<2>("h0"), _T_577) @[Lookup.scala 11:37]
    node _T_579 = mux(_T_172, UInt<2>("h0"), _T_578) @[Lookup.scala 11:37]
    node _T_580 = mux(_T_168, UInt<2>("h0"), _T_579) @[Lookup.scala 11:37]
    node _T_581 = mux(_T_164, UInt<2>("h0"), _T_580) @[Lookup.scala 11:37]
    node _T_582 = mux(_T_160, UInt<2>("h0"), _T_581) @[Lookup.scala 11:37]
    node _T_583 = mux(_T_156, UInt<2>("h0"), _T_582) @[Lookup.scala 11:37]
    node _T_584 = mux(_T_152, UInt<2>("h0"), _T_583) @[Lookup.scala 11:37]
    node _T_585 = mux(_T_148, UInt<2>("h0"), _T_584) @[Lookup.scala 11:37]
    node _T_586 = mux(_T_144, UInt<2>("h0"), _T_585) @[Lookup.scala 11:37]
    node _T_587 = mux(_T_140, UInt<2>("h0"), _T_586) @[Lookup.scala 11:37]
    node _T_588 = mux(_T_136, UInt<2>("h0"), _T_587) @[Lookup.scala 11:37]
    node _T_589 = mux(_T_132, UInt<2>("h0"), _T_588) @[Lookup.scala 11:37]
    node _T_590 = mux(_T_128, UInt<2>("h0"), _T_589) @[Lookup.scala 11:37]
    node _T_591 = mux(_T_124, UInt<2>("h0"), _T_590) @[Lookup.scala 11:37]
    node _T_592 = mux(_T_120, UInt<2>("h0"), _T_591) @[Lookup.scala 11:37]
    node _T_593 = mux(_T_116, UInt<2>("h0"), _T_592) @[Lookup.scala 11:37]
    node _T_594 = mux(_T_112, UInt<2>("h0"), _T_593) @[Lookup.scala 11:37]
    node _T_595 = mux(_T_108, UInt<2>("h0"), _T_594) @[Lookup.scala 11:37]
    node _T_596 = mux(_T_104, UInt<2>("h1"), _T_595) @[Lookup.scala 11:37]
    node _T_597 = mux(_T_100, UInt<2>("h2"), _T_596) @[Lookup.scala 11:37]
    node _T_598 = mux(_T_96, UInt<2>("h3"), _T_597) @[Lookup.scala 11:37]
    node _T_599 = mux(_T_92, UInt<2>("h0"), _T_598) @[Lookup.scala 11:37]
    node _T_600 = mux(_T_88, UInt<2>("h0"), _T_599) @[Lookup.scala 11:37]
    node _T_601 = mux(_T_84, UInt<2>("h0"), _T_600) @[Lookup.scala 11:37]
    node _T_602 = mux(_T_80, UInt<2>("h0"), _T_601) @[Lookup.scala 11:37]
    node _T_603 = mux(_T_76, UInt<2>("h0"), _T_602) @[Lookup.scala 11:37]
    node _T_604 = mux(_T_72, UInt<2>("h0"), _T_603) @[Lookup.scala 11:37]
    node _T_605 = mux(_T_68, UInt<2>("h0"), _T_604) @[Lookup.scala 11:37]
    node _T_606 = mux(_T_64, UInt<2>("h0"), _T_605) @[Lookup.scala 11:37]
    node _T_607 = mux(_T_60, UInt<2>("h0"), _T_606) @[Lookup.scala 11:37]
    node _T_608 = mux(_T_56, UInt<2>("h0"), _T_607) @[Lookup.scala 11:37]
    node _T_609 = mux(_T_52, UInt<2>("h0"), _T_608) @[Lookup.scala 11:37]
    node _T_610 = mux(_T_48, UInt<2>("h0"), _T_609) @[Lookup.scala 11:37]
    node _T_611 = mux(_T_44, UInt<2>("h0"), _T_610) @[Lookup.scala 11:37]
    node _T_612 = mux(_T_40, UInt<2>("h0"), _T_611) @[Lookup.scala 11:37]
    node ctrlSignals_7 = mux(_T_36, UInt<2>("h0"), _T_612) @[Lookup.scala 11:37]
    node _T_613 = mux(_T_228, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 11:37]
    node _T_614 = mux(_T_224, UInt<3>("h0"), _T_613) @[Lookup.scala 11:37]
    node _T_615 = mux(_T_220, UInt<3>("h0"), _T_614) @[Lookup.scala 11:37]
    node _T_616 = mux(_T_216, UInt<3>("h0"), _T_615) @[Lookup.scala 11:37]
    node _T_617 = mux(_T_212, UInt<3>("h0"), _T_616) @[Lookup.scala 11:37]
    node _T_618 = mux(_T_208, UInt<3>("h0"), _T_617) @[Lookup.scala 11:37]
    node _T_619 = mux(_T_204, UInt<3>("h0"), _T_618) @[Lookup.scala 11:37]
    node _T_620 = mux(_T_200, UInt<3>("h0"), _T_619) @[Lookup.scala 11:37]
    node _T_621 = mux(_T_196, UInt<3>("h0"), _T_620) @[Lookup.scala 11:37]
    node _T_622 = mux(_T_192, UInt<3>("h0"), _T_621) @[Lookup.scala 11:37]
    node _T_623 = mux(_T_188, UInt<3>("h0"), _T_622) @[Lookup.scala 11:37]
    node _T_624 = mux(_T_184, UInt<3>("h0"), _T_623) @[Lookup.scala 11:37]
    node _T_625 = mux(_T_180, UInt<3>("h0"), _T_624) @[Lookup.scala 11:37]
    node _T_626 = mux(_T_176, UInt<3>("h0"), _T_625) @[Lookup.scala 11:37]
    node _T_627 = mux(_T_172, UInt<3>("h0"), _T_626) @[Lookup.scala 11:37]
    node _T_628 = mux(_T_168, UInt<3>("h0"), _T_627) @[Lookup.scala 11:37]
    node _T_629 = mux(_T_164, UInt<3>("h0"), _T_628) @[Lookup.scala 11:37]
    node _T_630 = mux(_T_160, UInt<3>("h0"), _T_629) @[Lookup.scala 11:37]
    node _T_631 = mux(_T_156, UInt<3>("h0"), _T_630) @[Lookup.scala 11:37]
    node _T_632 = mux(_T_152, UInt<3>("h0"), _T_631) @[Lookup.scala 11:37]
    node _T_633 = mux(_T_148, UInt<3>("h0"), _T_632) @[Lookup.scala 11:37]
    node _T_634 = mux(_T_144, UInt<3>("h0"), _T_633) @[Lookup.scala 11:37]
    node _T_635 = mux(_T_140, UInt<3>("h0"), _T_634) @[Lookup.scala 11:37]
    node _T_636 = mux(_T_136, UInt<3>("h0"), _T_635) @[Lookup.scala 11:37]
    node _T_637 = mux(_T_132, UInt<3>("h0"), _T_636) @[Lookup.scala 11:37]
    node _T_638 = mux(_T_128, UInt<3>("h0"), _T_637) @[Lookup.scala 11:37]
    node _T_639 = mux(_T_124, UInt<3>("h0"), _T_638) @[Lookup.scala 11:37]
    node _T_640 = mux(_T_120, UInt<3>("h0"), _T_639) @[Lookup.scala 11:37]
    node _T_641 = mux(_T_116, UInt<3>("h0"), _T_640) @[Lookup.scala 11:37]
    node _T_642 = mux(_T_112, UInt<3>("h0"), _T_641) @[Lookup.scala 11:37]
    node _T_643 = mux(_T_108, UInt<3>("h0"), _T_642) @[Lookup.scala 11:37]
    node _T_644 = mux(_T_104, UInt<3>("h0"), _T_643) @[Lookup.scala 11:37]
    node _T_645 = mux(_T_100, UInt<3>("h0"), _T_644) @[Lookup.scala 11:37]
    node _T_646 = mux(_T_96, UInt<3>("h0"), _T_645) @[Lookup.scala 11:37]
    node _T_647 = mux(_T_92, UInt<3>("h4"), _T_646) @[Lookup.scala 11:37]
    node _T_648 = mux(_T_88, UInt<3>("h5"), _T_647) @[Lookup.scala 11:37]
    node _T_649 = mux(_T_84, UInt<3>("h1"), _T_648) @[Lookup.scala 11:37]
    node _T_650 = mux(_T_80, UInt<3>("h2"), _T_649) @[Lookup.scala 11:37]
    node _T_651 = mux(_T_76, UInt<3>("h3"), _T_650) @[Lookup.scala 11:37]
    node _T_652 = mux(_T_72, UInt<3>("h0"), _T_651) @[Lookup.scala 11:37]
    node _T_653 = mux(_T_68, UInt<3>("h0"), _T_652) @[Lookup.scala 11:37]
    node _T_654 = mux(_T_64, UInt<3>("h0"), _T_653) @[Lookup.scala 11:37]
    node _T_655 = mux(_T_60, UInt<3>("h0"), _T_654) @[Lookup.scala 11:37]
    node _T_656 = mux(_T_56, UInt<3>("h0"), _T_655) @[Lookup.scala 11:37]
    node _T_657 = mux(_T_52, UInt<3>("h0"), _T_656) @[Lookup.scala 11:37]
    node _T_658 = mux(_T_48, UInt<3>("h0"), _T_657) @[Lookup.scala 11:37]
    node _T_659 = mux(_T_44, UInt<3>("h0"), _T_658) @[Lookup.scala 11:37]
    node _T_660 = mux(_T_40, UInt<3>("h0"), _T_659) @[Lookup.scala 11:37]
    node ctrlSignals_8 = mux(_T_36, UInt<3>("h0"), _T_660) @[Lookup.scala 11:37]
    node _T_661 = mux(_T_228, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 11:37]
    node _T_662 = mux(_T_224, UInt<2>("h3"), _T_661) @[Lookup.scala 11:37]
    node _T_663 = mux(_T_220, UInt<2>("h3"), _T_662) @[Lookup.scala 11:37]
    node _T_664 = mux(_T_216, UInt<2>("h3"), _T_663) @[Lookup.scala 11:37]
    node _T_665 = mux(_T_212, UInt<2>("h3"), _T_664) @[Lookup.scala 11:37]
    node _T_666 = mux(_T_208, UInt<2>("h3"), _T_665) @[Lookup.scala 11:37]
    node _T_667 = mux(_T_204, UInt<2>("h3"), _T_666) @[Lookup.scala 11:37]
    node _T_668 = mux(_T_200, UInt<2>("h3"), _T_667) @[Lookup.scala 11:37]
    node _T_669 = mux(_T_196, UInt<2>("h3"), _T_668) @[Lookup.scala 11:37]
    node _T_670 = mux(_T_192, UInt<2>("h3"), _T_669) @[Lookup.scala 11:37]
    node _T_671 = mux(_T_188, UInt<2>("h0"), _T_670) @[Lookup.scala 11:37]
    node _T_672 = mux(_T_184, UInt<2>("h0"), _T_671) @[Lookup.scala 11:37]
    node _T_673 = mux(_T_180, UInt<2>("h0"), _T_672) @[Lookup.scala 11:37]
    node _T_674 = mux(_T_176, UInt<2>("h0"), _T_673) @[Lookup.scala 11:37]
    node _T_675 = mux(_T_172, UInt<2>("h0"), _T_674) @[Lookup.scala 11:37]
    node _T_676 = mux(_T_168, UInt<2>("h0"), _T_675) @[Lookup.scala 11:37]
    node _T_677 = mux(_T_164, UInt<2>("h0"), _T_676) @[Lookup.scala 11:37]
    node _T_678 = mux(_T_160, UInt<2>("h0"), _T_677) @[Lookup.scala 11:37]
    node _T_679 = mux(_T_156, UInt<2>("h0"), _T_678) @[Lookup.scala 11:37]
    node _T_680 = mux(_T_152, UInt<2>("h0"), _T_679) @[Lookup.scala 11:37]
    node _T_681 = mux(_T_148, UInt<2>("h0"), _T_680) @[Lookup.scala 11:37]
    node _T_682 = mux(_T_144, UInt<2>("h0"), _T_681) @[Lookup.scala 11:37]
    node _T_683 = mux(_T_140, UInt<2>("h0"), _T_682) @[Lookup.scala 11:37]
    node _T_684 = mux(_T_136, UInt<2>("h0"), _T_683) @[Lookup.scala 11:37]
    node _T_685 = mux(_T_132, UInt<2>("h0"), _T_684) @[Lookup.scala 11:37]
    node _T_686 = mux(_T_128, UInt<2>("h0"), _T_685) @[Lookup.scala 11:37]
    node _T_687 = mux(_T_124, UInt<2>("h0"), _T_686) @[Lookup.scala 11:37]
    node _T_688 = mux(_T_120, UInt<2>("h0"), _T_687) @[Lookup.scala 11:37]
    node _T_689 = mux(_T_116, UInt<2>("h0"), _T_688) @[Lookup.scala 11:37]
    node _T_690 = mux(_T_112, UInt<2>("h0"), _T_689) @[Lookup.scala 11:37]
    node _T_691 = mux(_T_108, UInt<2>("h0"), _T_690) @[Lookup.scala 11:37]
    node _T_692 = mux(_T_104, UInt<2>("h0"), _T_691) @[Lookup.scala 11:37]
    node _T_693 = mux(_T_100, UInt<2>("h0"), _T_692) @[Lookup.scala 11:37]
    node _T_694 = mux(_T_96, UInt<2>("h0"), _T_693) @[Lookup.scala 11:37]
    node _T_695 = mux(_T_92, UInt<2>("h1"), _T_694) @[Lookup.scala 11:37]
    node _T_696 = mux(_T_88, UInt<2>("h1"), _T_695) @[Lookup.scala 11:37]
    node _T_697 = mux(_T_84, UInt<2>("h1"), _T_696) @[Lookup.scala 11:37]
    node _T_698 = mux(_T_80, UInt<2>("h1"), _T_697) @[Lookup.scala 11:37]
    node _T_699 = mux(_T_76, UInt<2>("h1"), _T_698) @[Lookup.scala 11:37]
    node _T_700 = mux(_T_72, UInt<2>("h0"), _T_699) @[Lookup.scala 11:37]
    node _T_701 = mux(_T_68, UInt<2>("h0"), _T_700) @[Lookup.scala 11:37]
    node _T_702 = mux(_T_64, UInt<2>("h0"), _T_701) @[Lookup.scala 11:37]
    node _T_703 = mux(_T_60, UInt<2>("h0"), _T_702) @[Lookup.scala 11:37]
    node _T_704 = mux(_T_56, UInt<2>("h0"), _T_703) @[Lookup.scala 11:37]
    node _T_705 = mux(_T_52, UInt<2>("h0"), _T_704) @[Lookup.scala 11:37]
    node _T_706 = mux(_T_48, UInt<2>("h2"), _T_705) @[Lookup.scala 11:37]
    node _T_707 = mux(_T_44, UInt<2>("h2"), _T_706) @[Lookup.scala 11:37]
    node _T_708 = mux(_T_40, UInt<2>("h0"), _T_707) @[Lookup.scala 11:37]
    node ctrlSignals_9 = mux(_T_36, UInt<2>("h0"), _T_708) @[Lookup.scala 11:37]
    node _T_709 = mux(_T_228, UInt<1>("h0"), UInt<1>("h0")) @[Lookup.scala 11:37]
    node _T_710 = mux(_T_224, UInt<1>("h0"), _T_709) @[Lookup.scala 11:37]
    node _T_711 = mux(_T_220, UInt<1>("h0"), _T_710) @[Lookup.scala 11:37]
    node _T_712 = mux(_T_216, UInt<1>("h0"), _T_711) @[Lookup.scala 11:37]
    node _T_713 = mux(_T_212, UInt<1>("h1"), _T_712) @[Lookup.scala 11:37]
    node _T_714 = mux(_T_208, UInt<1>("h1"), _T_713) @[Lookup.scala 11:37]
    node _T_715 = mux(_T_204, UInt<1>("h1"), _T_714) @[Lookup.scala 11:37]
    node _T_716 = mux(_T_200, UInt<1>("h1"), _T_715) @[Lookup.scala 11:37]
    node _T_717 = mux(_T_196, UInt<1>("h1"), _T_716) @[Lookup.scala 11:37]
    node _T_718 = mux(_T_192, UInt<1>("h1"), _T_717) @[Lookup.scala 11:37]
    node _T_719 = mux(_T_188, UInt<1>("h0"), _T_718) @[Lookup.scala 11:37]
    node _T_720 = mux(_T_184, UInt<1>("h0"), _T_719) @[Lookup.scala 11:37]
    node _T_721 = mux(_T_180, UInt<1>("h1"), _T_720) @[Lookup.scala 11:37]
    node _T_722 = mux(_T_176, UInt<1>("h1"), _T_721) @[Lookup.scala 11:37]
    node _T_723 = mux(_T_172, UInt<1>("h1"), _T_722) @[Lookup.scala 11:37]
    node _T_724 = mux(_T_168, UInt<1>("h1"), _T_723) @[Lookup.scala 11:37]
    node _T_725 = mux(_T_164, UInt<1>("h1"), _T_724) @[Lookup.scala 11:37]
    node _T_726 = mux(_T_160, UInt<1>("h1"), _T_725) @[Lookup.scala 11:37]
    node _T_727 = mux(_T_156, UInt<1>("h1"), _T_726) @[Lookup.scala 11:37]
    node _T_728 = mux(_T_152, UInt<1>("h1"), _T_727) @[Lookup.scala 11:37]
    node _T_729 = mux(_T_148, UInt<1>("h1"), _T_728) @[Lookup.scala 11:37]
    node _T_730 = mux(_T_144, UInt<1>("h1"), _T_729) @[Lookup.scala 11:37]
    node _T_731 = mux(_T_140, UInt<1>("h1"), _T_730) @[Lookup.scala 11:37]
    node _T_732 = mux(_T_136, UInt<1>("h1"), _T_731) @[Lookup.scala 11:37]
    node _T_733 = mux(_T_132, UInt<1>("h1"), _T_732) @[Lookup.scala 11:37]
    node _T_734 = mux(_T_128, UInt<1>("h1"), _T_733) @[Lookup.scala 11:37]
    node _T_735 = mux(_T_124, UInt<1>("h1"), _T_734) @[Lookup.scala 11:37]
    node _T_736 = mux(_T_120, UInt<1>("h1"), _T_735) @[Lookup.scala 11:37]
    node _T_737 = mux(_T_116, UInt<1>("h1"), _T_736) @[Lookup.scala 11:37]
    node _T_738 = mux(_T_112, UInt<1>("h1"), _T_737) @[Lookup.scala 11:37]
    node _T_739 = mux(_T_108, UInt<1>("h1"), _T_738) @[Lookup.scala 11:37]
    node _T_740 = mux(_T_104, UInt<1>("h0"), _T_739) @[Lookup.scala 11:37]
    node _T_741 = mux(_T_100, UInt<1>("h0"), _T_740) @[Lookup.scala 11:37]
    node _T_742 = mux(_T_96, UInt<1>("h0"), _T_741) @[Lookup.scala 11:37]
    node _T_743 = mux(_T_92, UInt<1>("h1"), _T_742) @[Lookup.scala 11:37]
    node _T_744 = mux(_T_88, UInt<1>("h1"), _T_743) @[Lookup.scala 11:37]
    node _T_745 = mux(_T_84, UInt<1>("h1"), _T_744) @[Lookup.scala 11:37]
    node _T_746 = mux(_T_80, UInt<1>("h1"), _T_745) @[Lookup.scala 11:37]
    node _T_747 = mux(_T_76, UInt<1>("h1"), _T_746) @[Lookup.scala 11:37]
    node _T_748 = mux(_T_72, UInt<1>("h0"), _T_747) @[Lookup.scala 11:37]
    node _T_749 = mux(_T_68, UInt<1>("h0"), _T_748) @[Lookup.scala 11:37]
    node _T_750 = mux(_T_64, UInt<1>("h0"), _T_749) @[Lookup.scala 11:37]
    node _T_751 = mux(_T_60, UInt<1>("h0"), _T_750) @[Lookup.scala 11:37]
    node _T_752 = mux(_T_56, UInt<1>("h0"), _T_751) @[Lookup.scala 11:37]
    node _T_753 = mux(_T_52, UInt<1>("h0"), _T_752) @[Lookup.scala 11:37]
    node _T_754 = mux(_T_48, UInt<1>("h1"), _T_753) @[Lookup.scala 11:37]
    node _T_755 = mux(_T_44, UInt<1>("h1"), _T_754) @[Lookup.scala 11:37]
    node _T_756 = mux(_T_40, UInt<1>("h1"), _T_755) @[Lookup.scala 11:37]
    node ctrlSignals_10 = mux(_T_36, UInt<1>("h1"), _T_756) @[Lookup.scala 11:37]
    node _T_757 = mux(_T_228, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 11:37]
    node _T_758 = mux(_T_224, UInt<3>("h4"), _T_757) @[Lookup.scala 11:37]
    node _T_759 = mux(_T_220, UInt<3>("h4"), _T_758) @[Lookup.scala 11:37]
    node _T_760 = mux(_T_216, UInt<3>("h4"), _T_759) @[Lookup.scala 11:37]
    node _T_761 = mux(_T_212, UInt<3>("h3"), _T_760) @[Lookup.scala 11:37]
    node _T_762 = mux(_T_208, UInt<3>("h2"), _T_761) @[Lookup.scala 11:37]
    node _T_763 = mux(_T_204, UInt<3>("h1"), _T_762) @[Lookup.scala 11:37]
    node _T_764 = mux(_T_200, UInt<3>("h3"), _T_763) @[Lookup.scala 11:37]
    node _T_765 = mux(_T_196, UInt<3>("h2"), _T_764) @[Lookup.scala 11:37]
    node _T_766 = mux(_T_192, UInt<3>("h1"), _T_765) @[Lookup.scala 11:37]
    node _T_767 = mux(_T_188, UInt<3>("h0"), _T_766) @[Lookup.scala 11:37]
    node _T_768 = mux(_T_184, UInt<3>("h0"), _T_767) @[Lookup.scala 11:37]
    node _T_769 = mux(_T_180, UInt<3>("h0"), _T_768) @[Lookup.scala 11:37]
    node _T_770 = mux(_T_176, UInt<3>("h0"), _T_769) @[Lookup.scala 11:37]
    node _T_771 = mux(_T_172, UInt<3>("h0"), _T_770) @[Lookup.scala 11:37]
    node _T_772 = mux(_T_168, UInt<3>("h0"), _T_771) @[Lookup.scala 11:37]
    node _T_773 = mux(_T_164, UInt<3>("h0"), _T_772) @[Lookup.scala 11:37]
    node _T_774 = mux(_T_160, UInt<3>("h0"), _T_773) @[Lookup.scala 11:37]
    node _T_775 = mux(_T_156, UInt<3>("h0"), _T_774) @[Lookup.scala 11:37]
    node _T_776 = mux(_T_152, UInt<3>("h0"), _T_775) @[Lookup.scala 11:37]
    node _T_777 = mux(_T_148, UInt<3>("h0"), _T_776) @[Lookup.scala 11:37]
    node _T_778 = mux(_T_144, UInt<3>("h0"), _T_777) @[Lookup.scala 11:37]
    node _T_779 = mux(_T_140, UInt<3>("h0"), _T_778) @[Lookup.scala 11:37]
    node _T_780 = mux(_T_136, UInt<3>("h0"), _T_779) @[Lookup.scala 11:37]
    node _T_781 = mux(_T_132, UInt<3>("h0"), _T_780) @[Lookup.scala 11:37]
    node _T_782 = mux(_T_128, UInt<3>("h0"), _T_781) @[Lookup.scala 11:37]
    node _T_783 = mux(_T_124, UInt<3>("h0"), _T_782) @[Lookup.scala 11:37]
    node _T_784 = mux(_T_120, UInt<3>("h0"), _T_783) @[Lookup.scala 11:37]
    node _T_785 = mux(_T_116, UInt<3>("h0"), _T_784) @[Lookup.scala 11:37]
    node _T_786 = mux(_T_112, UInt<3>("h0"), _T_785) @[Lookup.scala 11:37]
    node _T_787 = mux(_T_108, UInt<3>("h0"), _T_786) @[Lookup.scala 11:37]
    node _T_788 = mux(_T_104, UInt<3>("h0"), _T_787) @[Lookup.scala 11:37]
    node _T_789 = mux(_T_100, UInt<3>("h0"), _T_788) @[Lookup.scala 11:37]
    node _T_790 = mux(_T_96, UInt<3>("h0"), _T_789) @[Lookup.scala 11:37]
    node _T_791 = mux(_T_92, UInt<3>("h0"), _T_790) @[Lookup.scala 11:37]
    node _T_792 = mux(_T_88, UInt<3>("h0"), _T_791) @[Lookup.scala 11:37]
    node _T_793 = mux(_T_84, UInt<3>("h0"), _T_792) @[Lookup.scala 11:37]
    node _T_794 = mux(_T_80, UInt<3>("h0"), _T_793) @[Lookup.scala 11:37]
    node _T_795 = mux(_T_76, UInt<3>("h0"), _T_794) @[Lookup.scala 11:37]
    node _T_796 = mux(_T_72, UInt<3>("h0"), _T_795) @[Lookup.scala 11:37]
    node _T_797 = mux(_T_68, UInt<3>("h0"), _T_796) @[Lookup.scala 11:37]
    node _T_798 = mux(_T_64, UInt<3>("h0"), _T_797) @[Lookup.scala 11:37]
    node _T_799 = mux(_T_60, UInt<3>("h0"), _T_798) @[Lookup.scala 11:37]
    node _T_800 = mux(_T_56, UInt<3>("h0"), _T_799) @[Lookup.scala 11:37]
    node _T_801 = mux(_T_52, UInt<3>("h0"), _T_800) @[Lookup.scala 11:37]
    node _T_802 = mux(_T_48, UInt<3>("h0"), _T_801) @[Lookup.scala 11:37]
    node _T_803 = mux(_T_44, UInt<3>("h0"), _T_802) @[Lookup.scala 11:37]
    node _T_804 = mux(_T_40, UInt<3>("h0"), _T_803) @[Lookup.scala 11:37]
    node ctrlSignals_11 = mux(_T_36, UInt<3>("h0"), _T_804) @[Lookup.scala 11:37]
    node _T_805 = mux(_T_228, UInt<1>("h0"), UInt<1>("h1")) @[Lookup.scala 11:37]
    node _T_806 = mux(_T_224, UInt<1>("h0"), _T_805) @[Lookup.scala 11:37]
    node _T_807 = mux(_T_220, UInt<1>("h0"), _T_806) @[Lookup.scala 11:37]
    node _T_808 = mux(_T_216, UInt<1>("h0"), _T_807) @[Lookup.scala 11:37]
    node _T_809 = mux(_T_212, UInt<1>("h0"), _T_808) @[Lookup.scala 11:37]
    node _T_810 = mux(_T_208, UInt<1>("h0"), _T_809) @[Lookup.scala 11:37]
    node _T_811 = mux(_T_204, UInt<1>("h0"), _T_810) @[Lookup.scala 11:37]
    node _T_812 = mux(_T_200, UInt<1>("h0"), _T_811) @[Lookup.scala 11:37]
    node _T_813 = mux(_T_196, UInt<1>("h0"), _T_812) @[Lookup.scala 11:37]
    node _T_814 = mux(_T_192, UInt<1>("h0"), _T_813) @[Lookup.scala 11:37]
    node _T_815 = mux(_T_188, UInt<1>("h0"), _T_814) @[Lookup.scala 11:37]
    node _T_816 = mux(_T_184, UInt<1>("h0"), _T_815) @[Lookup.scala 11:37]
    node _T_817 = mux(_T_180, UInt<1>("h0"), _T_816) @[Lookup.scala 11:37]
    node _T_818 = mux(_T_176, UInt<1>("h0"), _T_817) @[Lookup.scala 11:37]
    node _T_819 = mux(_T_172, UInt<1>("h0"), _T_818) @[Lookup.scala 11:37]
    node _T_820 = mux(_T_168, UInt<1>("h0"), _T_819) @[Lookup.scala 11:37]
    node _T_821 = mux(_T_164, UInt<1>("h0"), _T_820) @[Lookup.scala 11:37]
    node _T_822 = mux(_T_160, UInt<1>("h0"), _T_821) @[Lookup.scala 11:37]
    node _T_823 = mux(_T_156, UInt<1>("h0"), _T_822) @[Lookup.scala 11:37]
    node _T_824 = mux(_T_152, UInt<1>("h0"), _T_823) @[Lookup.scala 11:37]
    node _T_825 = mux(_T_148, UInt<1>("h0"), _T_824) @[Lookup.scala 11:37]
    node _T_826 = mux(_T_144, UInt<1>("h0"), _T_825) @[Lookup.scala 11:37]
    node _T_827 = mux(_T_140, UInt<1>("h0"), _T_826) @[Lookup.scala 11:37]
    node _T_828 = mux(_T_136, UInt<1>("h0"), _T_827) @[Lookup.scala 11:37]
    node _T_829 = mux(_T_132, UInt<1>("h0"), _T_828) @[Lookup.scala 11:37]
    node _T_830 = mux(_T_128, UInt<1>("h0"), _T_829) @[Lookup.scala 11:37]
    node _T_831 = mux(_T_124, UInt<1>("h0"), _T_830) @[Lookup.scala 11:37]
    node _T_832 = mux(_T_120, UInt<1>("h0"), _T_831) @[Lookup.scala 11:37]
    node _T_833 = mux(_T_116, UInt<1>("h0"), _T_832) @[Lookup.scala 11:37]
    node _T_834 = mux(_T_112, UInt<1>("h0"), _T_833) @[Lookup.scala 11:37]
    node _T_835 = mux(_T_108, UInt<1>("h0"), _T_834) @[Lookup.scala 11:37]
    node _T_836 = mux(_T_104, UInt<1>("h0"), _T_835) @[Lookup.scala 11:37]
    node _T_837 = mux(_T_100, UInt<1>("h0"), _T_836) @[Lookup.scala 11:37]
    node _T_838 = mux(_T_96, UInt<1>("h0"), _T_837) @[Lookup.scala 11:37]
    node _T_839 = mux(_T_92, UInt<1>("h0"), _T_838) @[Lookup.scala 11:37]
    node _T_840 = mux(_T_88, UInt<1>("h0"), _T_839) @[Lookup.scala 11:37]
    node _T_841 = mux(_T_84, UInt<1>("h0"), _T_840) @[Lookup.scala 11:37]
    node _T_842 = mux(_T_80, UInt<1>("h0"), _T_841) @[Lookup.scala 11:37]
    node _T_843 = mux(_T_76, UInt<1>("h0"), _T_842) @[Lookup.scala 11:37]
    node _T_844 = mux(_T_72, UInt<1>("h0"), _T_843) @[Lookup.scala 11:37]
    node _T_845 = mux(_T_68, UInt<1>("h0"), _T_844) @[Lookup.scala 11:37]
    node _T_846 = mux(_T_64, UInt<1>("h0"), _T_845) @[Lookup.scala 11:37]
    node _T_847 = mux(_T_60, UInt<1>("h0"), _T_846) @[Lookup.scala 11:37]
    node _T_848 = mux(_T_56, UInt<1>("h0"), _T_847) @[Lookup.scala 11:37]
    node _T_849 = mux(_T_52, UInt<1>("h0"), _T_848) @[Lookup.scala 11:37]
    node _T_850 = mux(_T_48, UInt<1>("h0"), _T_849) @[Lookup.scala 11:37]
    node _T_851 = mux(_T_44, UInt<1>("h0"), _T_850) @[Lookup.scala 11:37]
    node _T_852 = mux(_T_40, UInt<1>("h0"), _T_851) @[Lookup.scala 11:37]
    node ctrlSignals_12 = mux(_T_36, UInt<1>("h0"), _T_852) @[Lookup.scala 11:37]
    io.pc_sel <= ctrlSignals_0 @[Control.scala 149:16]
    node _T_853 = bits(ctrlSignals_6, 0, 0) @[Control.scala 150:34]
    io.inst_kill <= _T_853 @[Control.scala 150:16]
    io.A_sel <= ctrlSignals_1 @[Control.scala 153:14]
    io.B_sel <= ctrlSignals_2 @[Control.scala 154:14]
    io.imm_sel <= ctrlSignals_3 @[Control.scala 155:14]
    io.alu_op <= ctrlSignals_4 @[Control.scala 156:14]
    io.br_type <= ctrlSignals_5 @[Control.scala 157:14]
    io.st_type <= ctrlSignals_7 @[Control.scala 158:14]
    io.ld_type <= ctrlSignals_8 @[Control.scala 161:14]
    io.wb_sel <= ctrlSignals_9 @[Control.scala 162:14]
    node _T_854 = bits(ctrlSignals_10, 0, 0) @[Control.scala 163:33]
    io.wb_en <= _T_854 @[Control.scala 163:14]
    io.csr_cmd <= ctrlSignals_11 @[Control.scala 164:14]
    io.illegal <= ctrlSignals_12 @[Control.scala 165:14]

  module Core :
    input clock : Clock
    input reset : UInt<1>
    output io : { host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}, flip icache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, flip dcache : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}}
  
    inst dpath of Datapath @[Core.scala 35:21]
    dpath.clock <= clock
    dpath.reset <= reset
    inst ctrl of Control @[Core.scala 36:21]
    ctrl.clock <= clock
    ctrl.reset <= reset
    io.host.tohost <= dpath.io.host.tohost @[Core.scala 38:11]
    dpath.io.host.fromhost.bits <= io.host.fromhost.bits @[Core.scala 38:11]
    dpath.io.host.fromhost.valid <= io.host.fromhost.valid @[Core.scala 38:11]
    dpath.io.icache.resp.bits.data <= io.icache.resp.bits.data @[Core.scala 39:19]
    dpath.io.icache.resp.valid <= io.icache.resp.valid @[Core.scala 39:19]
    io.icache.req.bits.mask <= dpath.io.icache.req.bits.mask @[Core.scala 39:19]
    io.icache.req.bits.data <= dpath.io.icache.req.bits.data @[Core.scala 39:19]
    io.icache.req.bits.addr <= dpath.io.icache.req.bits.addr @[Core.scala 39:19]
    io.icache.req.valid <= dpath.io.icache.req.valid @[Core.scala 39:19]
    io.icache.abort <= dpath.io.icache.abort @[Core.scala 39:19]
    dpath.io.dcache.resp.bits.data <= io.dcache.resp.bits.data @[Core.scala 40:19]
    dpath.io.dcache.resp.valid <= io.dcache.resp.valid @[Core.scala 40:19]
    io.dcache.req.bits.mask <= dpath.io.dcache.req.bits.mask @[Core.scala 40:19]
    io.dcache.req.bits.data <= dpath.io.dcache.req.bits.data @[Core.scala 40:19]
    io.dcache.req.bits.addr <= dpath.io.dcache.req.bits.addr @[Core.scala 40:19]
    io.dcache.req.valid <= dpath.io.dcache.req.valid @[Core.scala 40:19]
    io.dcache.abort <= dpath.io.dcache.abort @[Core.scala 40:19]
    dpath.io.ctrl.illegal <= ctrl.io.illegal @[Core.scala 41:17]
    dpath.io.ctrl.csr_cmd <= ctrl.io.csr_cmd @[Core.scala 41:17]
    dpath.io.ctrl.wb_en <= ctrl.io.wb_en @[Core.scala 41:17]
    dpath.io.ctrl.wb_sel <= ctrl.io.wb_sel @[Core.scala 41:17]
    dpath.io.ctrl.ld_type <= ctrl.io.ld_type @[Core.scala 41:17]
    dpath.io.ctrl.st_type <= ctrl.io.st_type @[Core.scala 41:17]
    dpath.io.ctrl.br_type <= ctrl.io.br_type @[Core.scala 41:17]
    dpath.io.ctrl.alu_op <= ctrl.io.alu_op @[Core.scala 41:17]
    dpath.io.ctrl.imm_sel <= ctrl.io.imm_sel @[Core.scala 41:17]
    dpath.io.ctrl.B_sel <= ctrl.io.B_sel @[Core.scala 41:17]
    dpath.io.ctrl.A_sel <= ctrl.io.A_sel @[Core.scala 41:17]
    dpath.io.ctrl.inst_kill <= ctrl.io.inst_kill @[Core.scala 41:17]
    dpath.io.ctrl.pc_sel <= ctrl.io.pc_sel @[Core.scala 41:17]
    ctrl.io.inst <= dpath.io.ctrl.inst @[Core.scala 41:17]

  module Cache :
    input clock : Clock
    input reset : UInt<1>
    output io : { cpu : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<5>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<5>, user : UInt<1>}}}}
  
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Cache.scala 59:22]
    reg v : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Cache.scala 61:25]
    reg d : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Cache.scala 62:25]
    smem metaMem : { tag : UInt<20>} [256] @[Cache.scala 63:24]
    smem dataMem_0 : UInt<8>[4] [256] @[Cache.scala 64:41]
    smem dataMem_1 : UInt<8>[4] [256] @[Cache.scala 64:41]
    smem dataMem_2 : UInt<8>[4] [256] @[Cache.scala 64:41]
    smem dataMem_3 : UInt<8>[4] [256] @[Cache.scala 64:41]
    reg addr_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr_reg) @[Cache.scala 66:21]
    reg cpu_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), cpu_data) @[Cache.scala 67:21]
    reg cpu_mask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cpu_mask) @[Cache.scala 68:21]
    node _T_111 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 37:37]
    reg value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 26:33]
    when _T_111 : @[Counter.scala 63:17]
      node _T_115 = eq(value, UInt<1>("h1")) @[Counter.scala 34:24]
      node _T_117 = add(value, UInt<1>("h1")) @[Counter.scala 35:22]
      node _T_118 = tail(_T_117, 1) @[Counter.scala 35:22]
      value <= _T_118 @[Counter.scala 35:13]
      skip
    node read_wrap_out = and(_T_111, _T_115) @[Counter.scala 64:20]
    node _T_119 = and(io.nasti.w.ready, io.nasti.w.valid) @[Decoupled.scala 37:37]
    reg value_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 26:33]
    when _T_119 : @[Counter.scala 63:17]
      node _T_123 = eq(value_1, UInt<1>("h1")) @[Counter.scala 34:24]
      node _T_125 = add(value_1, UInt<1>("h1")) @[Counter.scala 35:22]
      node _T_126 = tail(_T_125, 1) @[Counter.scala 35:22]
      value_1 <= _T_126 @[Counter.scala 35:13]
      skip
    node write_wrap_out = and(_T_119, _T_123) @[Counter.scala 64:20]
    node is_idle = eq(state, UInt<3>("h0")) @[Cache.scala 75:25]
    node is_read = eq(state, UInt<3>("h1")) @[Cache.scala 76:25]
    node is_write = eq(state, UInt<3>("h2")) @[Cache.scala 77:25]
    node _T_127 = eq(state, UInt<3>("h6")) @[Cache.scala 78:25]
    node is_alloc = and(_T_127, read_wrap_out) @[Cache.scala 78:38]
    reg is_alloc_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), is_alloc_reg) @[Cache.scala 79:29]
    is_alloc_reg <= is_alloc @[Cache.scala 79:29]
    wire hit : UInt<1> @[Cache.scala 81:17]
    hit is invalid @[Cache.scala 81:17]
    node _T_130 = or(hit, is_alloc_reg) @[Cache.scala 82:30]
    node _T_131 = and(is_write, _T_130) @[Cache.scala 82:22]
    node _T_133 = eq(io.cpu.abort, UInt<1>("h0")) @[Cache.scala 82:50]
    node _T_134 = and(_T_131, _T_133) @[Cache.scala 82:47]
    node wen = or(_T_134, is_alloc) @[Cache.scala 82:64]
    node _T_136 = eq(wen, UInt<1>("h0")) @[Cache.scala 83:13]
    node _T_137 = or(is_idle, is_read) @[Cache.scala 83:30]
    node _T_138 = and(_T_136, _T_137) @[Cache.scala 83:18]
    node ren = and(_T_138, io.cpu.req.valid) @[Cache.scala 83:42]
    reg ren_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_reg) @[Cache.scala 84:24]
    ren_reg <= ren @[Cache.scala 84:24]
    node idx = bits(io.cpu.req.bits.addr, 11, 4) @[Cache.scala 87:22]
    node tag_reg = bits(addr_reg, 31, 12) @[Cache.scala 88:26]
    node idx_reg = bits(addr_reg, 11, 4) @[Cache.scala 89:26]
    node off_reg = bits(addr_reg, 3, 2) @[Cache.scala 90:26]
    wire _T_141 : UInt @[Cache.scala 92:27]
    _T_141 is invalid @[Cache.scala 92:27]
    _T_141 is invalid @[Cache.scala 92:27]
    when ren : @[Cache.scala 92:27]
      _T_141 <= idx @[Cache.scala 92:27]
      node _T_143 = or(_T_141, UInt<8>("h0")) @[Cache.scala 92:27]
      node _T_144 = bits(_T_143, 7, 0) @[Cache.scala 92:27]
      read mport rmeta = metaMem[_T_144], clock @[Cache.scala 92:27]
      skip
    wire _T_146 : UInt @[Cache.scala 93:39]
    _T_146 is invalid @[Cache.scala 93:39]
    _T_146 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_146 <= idx @[Cache.scala 93:39]
      node _T_148 = or(_T_146, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_149 = bits(_T_148, 7, 0) @[Cache.scala 93:39]
      read mport _T_150 = dataMem_0[_T_149], clock @[Cache.scala 93:39]
      skip
    node _T_162 = cat(_T_150[1], _T_150[0]) @[Cache.scala 93:50]
    node _T_163 = cat(_T_150[3], _T_150[2]) @[Cache.scala 93:50]
    node _T_164 = cat(_T_163, _T_162) @[Cache.scala 93:50]
    wire _T_166 : UInt @[Cache.scala 93:39]
    _T_166 is invalid @[Cache.scala 93:39]
    _T_166 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_166 <= idx @[Cache.scala 93:39]
      node _T_168 = or(_T_166, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_169 = bits(_T_168, 7, 0) @[Cache.scala 93:39]
      read mport _T_170 = dataMem_1[_T_169], clock @[Cache.scala 93:39]
      skip
    node _T_182 = cat(_T_170[1], _T_170[0]) @[Cache.scala 93:50]
    node _T_183 = cat(_T_170[3], _T_170[2]) @[Cache.scala 93:50]
    node _T_184 = cat(_T_183, _T_182) @[Cache.scala 93:50]
    wire _T_186 : UInt @[Cache.scala 93:39]
    _T_186 is invalid @[Cache.scala 93:39]
    _T_186 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_186 <= idx @[Cache.scala 93:39]
      node _T_188 = or(_T_186, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_189 = bits(_T_188, 7, 0) @[Cache.scala 93:39]
      read mport _T_190 = dataMem_2[_T_189], clock @[Cache.scala 93:39]
      skip
    node _T_202 = cat(_T_190[1], _T_190[0]) @[Cache.scala 93:50]
    node _T_203 = cat(_T_190[3], _T_190[2]) @[Cache.scala 93:50]
    node _T_204 = cat(_T_203, _T_202) @[Cache.scala 93:50]
    wire _T_206 : UInt @[Cache.scala 93:39]
    _T_206 is invalid @[Cache.scala 93:39]
    _T_206 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_206 <= idx @[Cache.scala 93:39]
      node _T_208 = or(_T_206, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_209 = bits(_T_208, 7, 0) @[Cache.scala 93:39]
      read mport _T_210 = dataMem_3[_T_209], clock @[Cache.scala 93:39]
      skip
    node _T_222 = cat(_T_210[1], _T_210[0]) @[Cache.scala 93:50]
    node _T_223 = cat(_T_210[3], _T_210[2]) @[Cache.scala 93:50]
    node _T_224 = cat(_T_223, _T_222) @[Cache.scala 93:50]
    node _T_225 = cat(_T_184, _T_164) @[Cat.scala 30:58]
    node _T_226 = cat(_T_224, _T_204) @[Cat.scala 30:58]
    node rdata = cat(_T_226, _T_225) @[Cat.scala 30:58]
    reg rdata_buf : UInt<128>, clock with :
      reset => (UInt<1>("h0"), rdata_buf) @[Reg.scala 11:16]
    when ren_reg : @[Reg.scala 12:19]
      rdata_buf <= rdata @[Reg.scala 12:23]
      skip
    reg refill_buf : UInt<64>[2], clock with :
      reset => (UInt<1>("h0"), refill_buf) @[Cache.scala 95:23]
    node _T_235 = cat(refill_buf[1], refill_buf[0]) @[Cache.scala 96:43]
    node _T_236 = mux(ren_reg, rdata, rdata_buf) @[Cache.scala 96:54]
    node read = mux(is_alloc_reg, _T_235, _T_236) @[Cache.scala 96:17]
    node _T_237 = dshr(v, idx_reg) @[Cache.scala 98:11]
    node _T_238 = bits(_T_237, 0, 0) @[Cache.scala 98:11]
    node _T_239 = eq(rmeta.tag, tag_reg) @[Cache.scala 98:34]
    node _T_240 = and(_T_238, _T_239) @[Cache.scala 98:21]
    hit <= _T_240 @[Cache.scala 98:7]
    node _T_241 = bits(read, 31, 0) @[Cache.scala 101:58]
    node _T_242 = bits(read, 63, 32) @[Cache.scala 101:58]
    node _T_243 = bits(read, 95, 64) @[Cache.scala 101:58]
    node _T_244 = bits(read, 127, 96) @[Cache.scala 101:58]
    wire _T_247 : UInt<32>[4] @[Cache.scala 101:48]
    _T_247 is invalid @[Cache.scala 101:48]
    _T_247[0] <= _T_241 @[Cache.scala 101:48]
    _T_247[1] <= _T_242 @[Cache.scala 101:48]
    _T_247[2] <= _T_243 @[Cache.scala 101:48]
    _T_247[3] <= _T_244 @[Cache.scala 101:48]
    io.cpu.resp.bits.data <= _T_247[off_reg] @[Cache.scala 101:25]
    node _T_255 = and(is_read, hit) @[Cache.scala 102:47]
    node _T_256 = or(is_idle, _T_255) @[Cache.scala 102:36]
    node _T_258 = neq(cpu_mask, UInt<1>("h0")) @[Cache.scala 102:83]
    node _T_260 = eq(_T_258, UInt<1>("h0")) @[Cache.scala 102:73]
    node _T_261 = and(is_alloc_reg, _T_260) @[Cache.scala 102:70]
    node _T_262 = or(_T_256, _T_261) @[Cache.scala 102:54]
    io.cpu.resp.valid <= _T_262 @[Cache.scala 102:25]
    when io.cpu.resp.valid : @[Cache.scala 104:27]
      addr_reg <= io.cpu.req.bits.addr @[Cache.scala 105:15]
      cpu_data <= io.cpu.req.bits.data @[Cache.scala 106:15]
      cpu_mask <= io.cpu.req.bits.mask @[Cache.scala 107:15]
      skip
    wire wmeta : { tag : UInt<20>} @[Cache.scala 110:19]
    wmeta is invalid @[Cache.scala 110:19]
    wmeta.tag <= tag_reg @[Cache.scala 111:13]
    node _T_265 = eq(is_alloc, UInt<1>("h0")) @[Cache.scala 113:19]
    node _T_267 = cat(off_reg, UInt<2>("h0")) @[Cat.scala 30:58]
    node _T_268 = dshl(cpu_mask, _T_267) @[Cache.scala 113:40]
    node _T_269 = cvt(_T_268) @[Cache.scala 113:80]
    node wmask = mux(_T_265, _T_269, asSInt(UInt<1>("h1"))) @[Cache.scala 113:18]
    node _T_272 = eq(is_alloc, UInt<1>("h0")) @[Cache.scala 114:19]
    node _T_273 = cat(cpu_data, cpu_data) @[Cat.scala 30:58]
    node _T_274 = cat(_T_273, _T_273) @[Cat.scala 30:58]
    node _T_275 = cat(io.nasti.r.bits.data, refill_buf[0]) @[Cat.scala 30:58]
    node wdata = mux(_T_272, _T_274, _T_275) @[Cache.scala 114:18]
    when wen : @[Cache.scala 117:13]
      node _T_278 = dshl(UInt<1>("h1"), idx_reg) @[Cache.scala 118:18]
      node _T_279 = or(v, _T_278) @[Cache.scala 118:18]
      node _T_280 = not(v) @[Cache.scala 118:18]
      node _T_281 = or(_T_280, _T_278) @[Cache.scala 118:18]
      node _T_282 = not(_T_281) @[Cache.scala 118:18]
      node _T_283 = mux(UInt<1>("h1"), _T_279, _T_282) @[Cache.scala 118:18]
      v <= _T_283 @[Cache.scala 118:7]
      node _T_285 = eq(is_alloc, UInt<1>("h0")) @[Cache.scala 119:28]
      node _T_287 = dshl(UInt<1>("h1"), idx_reg) @[Cache.scala 119:18]
      node _T_288 = or(d, _T_287) @[Cache.scala 119:18]
      node _T_289 = not(d) @[Cache.scala 119:18]
      node _T_290 = or(_T_289, _T_287) @[Cache.scala 119:18]
      node _T_291 = not(_T_290) @[Cache.scala 119:18]
      node _T_292 = mux(_T_285, _T_288, _T_291) @[Cache.scala 119:18]
      d <= _T_292 @[Cache.scala 119:7]
      when is_alloc : @[Cache.scala 120:20]
        write mport _T_293 = metaMem[idx_reg], clock
        _T_293 <- wmeta
        skip
      node _T_294 = bits(wdata, 7, 0) @[Cache.scala 124:49]
      node _T_295 = bits(wdata, 15, 8) @[Cache.scala 124:49]
      node _T_296 = bits(wdata, 23, 16) @[Cache.scala 124:49]
      node _T_297 = bits(wdata, 31, 24) @[Cache.scala 124:49]
      wire _T_300 : UInt<8>[4] @[Cache.scala 124:38]
      _T_300 is invalid @[Cache.scala 124:38]
      _T_300[0] <= _T_294 @[Cache.scala 124:38]
      _T_300[1] <= _T_295 @[Cache.scala 124:38]
      _T_300[2] <= _T_296 @[Cache.scala 124:38]
      _T_300[3] <= _T_297 @[Cache.scala 124:38]
      node _T_307 = bits(wmask, 3, 0) @[Cache.scala 125:37]
      node _T_308 = bits(_T_307, 0, 0) @[Cache.scala 125:64]
      node _T_309 = bits(_T_307, 1, 1) @[Cache.scala 125:64]
      node _T_310 = bits(_T_307, 2, 2) @[Cache.scala 125:64]
      node _T_311 = bits(_T_307, 3, 3) @[Cache.scala 125:64]
      write mport _T_312 = dataMem_0[idx_reg], clock
      when _T_308 :
        _T_312[0] <= _T_300[0]
        skip
      when _T_309 :
        _T_312[1] <= _T_300[1]
        skip
      when _T_310 :
        _T_312[2] <= _T_300[2]
        skip
      when _T_311 :
        _T_312[3] <= _T_300[3]
        skip
      node _T_324 = bits(wdata, 39, 32) @[Cache.scala 124:49]
      node _T_325 = bits(wdata, 47, 40) @[Cache.scala 124:49]
      node _T_326 = bits(wdata, 55, 48) @[Cache.scala 124:49]
      node _T_327 = bits(wdata, 63, 56) @[Cache.scala 124:49]
      wire _T_330 : UInt<8>[4] @[Cache.scala 124:38]
      _T_330 is invalid @[Cache.scala 124:38]
      _T_330[0] <= _T_324 @[Cache.scala 124:38]
      _T_330[1] <= _T_325 @[Cache.scala 124:38]
      _T_330[2] <= _T_326 @[Cache.scala 124:38]
      _T_330[3] <= _T_327 @[Cache.scala 124:38]
      node _T_337 = bits(wmask, 7, 4) @[Cache.scala 125:37]
      node _T_338 = bits(_T_337, 0, 0) @[Cache.scala 125:64]
      node _T_339 = bits(_T_337, 1, 1) @[Cache.scala 125:64]
      node _T_340 = bits(_T_337, 2, 2) @[Cache.scala 125:64]
      node _T_341 = bits(_T_337, 3, 3) @[Cache.scala 125:64]
      write mport _T_342 = dataMem_1[idx_reg], clock
      when _T_338 :
        _T_342[0] <= _T_330[0]
        skip
      when _T_339 :
        _T_342[1] <= _T_330[1]
        skip
      when _T_340 :
        _T_342[2] <= _T_330[2]
        skip
      when _T_341 :
        _T_342[3] <= _T_330[3]
        skip
      node _T_354 = bits(wdata, 71, 64) @[Cache.scala 124:49]
      node _T_355 = bits(wdata, 79, 72) @[Cache.scala 124:49]
      node _T_356 = bits(wdata, 87, 80) @[Cache.scala 124:49]
      node _T_357 = bits(wdata, 95, 88) @[Cache.scala 124:49]
      wire _T_360 : UInt<8>[4] @[Cache.scala 124:38]
      _T_360 is invalid @[Cache.scala 124:38]
      _T_360[0] <= _T_354 @[Cache.scala 124:38]
      _T_360[1] <= _T_355 @[Cache.scala 124:38]
      _T_360[2] <= _T_356 @[Cache.scala 124:38]
      _T_360[3] <= _T_357 @[Cache.scala 124:38]
      node _T_367 = bits(wmask, 11, 8) @[Cache.scala 125:37]
      node _T_368 = bits(_T_367, 0, 0) @[Cache.scala 125:64]
      node _T_369 = bits(_T_367, 1, 1) @[Cache.scala 125:64]
      node _T_370 = bits(_T_367, 2, 2) @[Cache.scala 125:64]
      node _T_371 = bits(_T_367, 3, 3) @[Cache.scala 125:64]
      write mport _T_372 = dataMem_2[idx_reg], clock
      when _T_368 :
        _T_372[0] <= _T_360[0]
        skip
      when _T_369 :
        _T_372[1] <= _T_360[1]
        skip
      when _T_370 :
        _T_372[2] <= _T_360[2]
        skip
      when _T_371 :
        _T_372[3] <= _T_360[3]
        skip
      node _T_384 = bits(wdata, 103, 96) @[Cache.scala 124:49]
      node _T_385 = bits(wdata, 111, 104) @[Cache.scala 124:49]
      node _T_386 = bits(wdata, 119, 112) @[Cache.scala 124:49]
      node _T_387 = bits(wdata, 127, 120) @[Cache.scala 124:49]
      wire _T_390 : UInt<8>[4] @[Cache.scala 124:38]
      _T_390 is invalid @[Cache.scala 124:38]
      _T_390[0] <= _T_384 @[Cache.scala 124:38]
      _T_390[1] <= _T_385 @[Cache.scala 124:38]
      _T_390[2] <= _T_386 @[Cache.scala 124:38]
      _T_390[3] <= _T_387 @[Cache.scala 124:38]
      node _T_397 = bits(wmask, 15, 12) @[Cache.scala 125:37]
      node _T_398 = bits(_T_397, 0, 0) @[Cache.scala 125:64]
      node _T_399 = bits(_T_397, 1, 1) @[Cache.scala 125:64]
      node _T_400 = bits(_T_397, 2, 2) @[Cache.scala 125:64]
      node _T_401 = bits(_T_397, 3, 3) @[Cache.scala 125:64]
      write mport _T_402 = dataMem_3[idx_reg], clock
      when _T_398 :
        _T_402[0] <= _T_390[0]
        skip
      when _T_399 :
        _T_402[1] <= _T_390[1]
        skip
      when _T_400 :
        _T_402[2] <= _T_390[2]
        skip
      when _T_401 :
        _T_402[3] <= _T_390[3]
        skip
      skip
    node _T_415 = cat(tag_reg, idx_reg) @[Cat.scala 30:58]
    node _T_417 = dshl(_T_415, UInt<3>("h4")) @[Cache.scala 131:32]
    wire _T_422 : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>} @[nasti.scala 178:18]
    _T_422 is invalid @[nasti.scala 178:18]
    _T_422.id <= UInt<1>("h0") @[nasti.scala 179:11]
    _T_422.addr <= _T_417 @[nasti.scala 180:13]
    _T_422.len <= UInt<1>("h1") @[nasti.scala 181:12]
    _T_422.size <= UInt<2>("h3") @[nasti.scala 182:13]
    _T_422.burst <= UInt<1>("h1") @[nasti.scala 183:14]
    _T_422.lock <= UInt<1>("h0") @[nasti.scala 184:13]
    _T_422.cache <= UInt<1>("h0") @[nasti.scala 185:14]
    node _T_428 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_429 = cat(_T_428, UInt<1>("h0")) @[Cat.scala 30:58]
    _T_422.prot <= _T_429 @[nasti.scala 186:13]
    _T_422.qos <= UInt<1>("h0") @[nasti.scala 187:12]
    _T_422.region <= UInt<1>("h0") @[nasti.scala 188:15]
    _T_422.user <= UInt<1>("h0") @[nasti.scala 189:13]
    io.nasti.ar.bits <- _T_422 @[Cache.scala 130:20]
    io.nasti.ar.valid <= UInt<1>("h0") @[Cache.scala 132:21]
    node _T_434 = eq(state, UInt<3>("h6")) @[Cache.scala 134:29]
    io.nasti.r.ready <= _T_434 @[Cache.scala 134:20]
    node _T_435 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 37:37]
    when _T_435 : @[Cache.scala 135:27]
      refill_buf[value] <= io.nasti.r.bits.data @[Cache.scala 135:52]
      skip
    node _T_438 = cat(rmeta.tag, idx_reg) @[Cat.scala 30:58]
    node _T_440 = dshl(_T_438, UInt<3>("h4")) @[Cache.scala 139:34]
    wire _T_445 : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>} @[nasti.scala 158:18]
    _T_445 is invalid @[nasti.scala 158:18]
    _T_445.id <= UInt<1>("h0") @[nasti.scala 159:11]
    _T_445.addr <= _T_440 @[nasti.scala 160:13]
    _T_445.len <= UInt<1>("h1") @[nasti.scala 161:12]
    _T_445.size <= UInt<2>("h3") @[nasti.scala 162:13]
    _T_445.burst <= UInt<1>("h1") @[nasti.scala 163:14]
    _T_445.lock <= UInt<1>("h0") @[nasti.scala 164:13]
    _T_445.cache <= UInt<1>("h0") @[nasti.scala 165:14]
    node _T_451 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_452 = cat(_T_451, UInt<1>("h0")) @[Cat.scala 30:58]
    _T_445.prot <= _T_452 @[nasti.scala 166:13]
    _T_445.qos <= UInt<1>("h0") @[nasti.scala 167:12]
    _T_445.region <= UInt<1>("h0") @[nasti.scala 168:15]
    _T_445.user <= UInt<1>("h0") @[nasti.scala 169:13]
    io.nasti.aw.bits <- _T_445 @[Cache.scala 138:20]
    io.nasti.aw.valid <= UInt<1>("h0") @[Cache.scala 140:21]
    node _T_457 = bits(read, 63, 0) @[Cache.scala 143:38]
    node _T_458 = bits(read, 127, 64) @[Cache.scala 143:38]
    wire _T_461 : UInt<64>[2] @[Cache.scala 143:28]
    _T_461 is invalid @[Cache.scala 143:28]
    _T_461[0] <= _T_457 @[Cache.scala 143:28]
    _T_461[1] <= _T_458 @[Cache.scala 143:28]
    wire _T_469 : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>} @[nasti.scala 198:17]
    _T_469 is invalid @[nasti.scala 198:17]
    node _T_474 = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 72:12]
    _T_469.strb <= _T_474 @[nasti.scala 199:12]
    _T_469.data <= _T_461[value_1] @[nasti.scala 200:12]
    _T_469.last <= write_wrap_out @[nasti.scala 201:12]
    _T_469.id <= UInt<1>("h0") @[nasti.scala 202:12]
    _T_469.user <= UInt<1>("h0") @[nasti.scala 203:12]
    io.nasti.w.bits <- _T_469 @[Cache.scala 142:19]
    io.nasti.w.valid <= UInt<1>("h0") @[Cache.scala 145:20]
    io.nasti.b.ready <= UInt<1>("h0") @[Cache.scala 147:20]
    node _T_478 = dshr(v, idx_reg) @[Cache.scala 150:19]
    node _T_479 = bits(_T_478, 0, 0) @[Cache.scala 150:19]
    node _T_480 = dshr(d, idx_reg) @[Cache.scala 150:33]
    node _T_481 = bits(_T_480, 0, 0) @[Cache.scala 150:33]
    node is_dirty = and(_T_479, _T_481) @[Cache.scala 150:29]
    node _T_482 = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    when _T_482 : @[Conditional.scala 40:58]
      when io.cpu.req.valid : @[Cache.scala 153:30]
        node _T_484 = neq(io.cpu.req.bits.mask, UInt<1>("h0")) @[Cache.scala 154:43]
        node _T_485 = mux(_T_484, UInt<3>("h2"), UInt<3>("h1")) @[Cache.scala 154:21]
        state <= _T_485 @[Cache.scala 154:15]
        skip
      skip
    else :
      node _T_486 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
      when _T_486 : @[Conditional.scala 39:67]
        when hit : @[Cache.scala 158:17]
          when io.cpu.req.valid : @[Cache.scala 159:32]
            node _T_488 = neq(io.cpu.req.bits.mask, UInt<1>("h0")) @[Cache.scala 160:45]
            node _T_489 = mux(_T_488, UInt<3>("h2"), UInt<3>("h1")) @[Cache.scala 160:23]
            state <= _T_489 @[Cache.scala 160:17]
            skip
          else :
            state <= UInt<3>("h0") @[Cache.scala 162:17]
            skip
          skip
        else :
          io.nasti.aw.valid <= is_dirty @[Cache.scala 165:27]
          node _T_491 = eq(is_dirty, UInt<1>("h0")) @[Cache.scala 166:30]
          io.nasti.ar.valid <= _T_491 @[Cache.scala 166:27]
          node _T_492 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[Decoupled.scala 37:37]
          when _T_492 : @[Cache.scala 167:34]
            state <= UInt<3>("h3") @[Cache.scala 168:17]
            skip
          else :
            node _T_493 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[Decoupled.scala 37:37]
            when _T_493 : @[Cache.scala 169:40]
              state <= UInt<3>("h6") @[Cache.scala 170:17]
              skip
          skip
        skip
      else :
        node _T_494 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
        when _T_494 : @[Conditional.scala 39:67]
          node _T_495 = or(hit, is_alloc_reg) @[Cache.scala 175:16]
          node _T_496 = or(_T_495, io.cpu.abort) @[Cache.scala 175:32]
          when _T_496 : @[Cache.scala 175:49]
            state <= UInt<3>("h0") @[Cache.scala 176:15]
            skip
          else :
            io.nasti.aw.valid <= is_dirty @[Cache.scala 178:27]
            node _T_498 = eq(is_dirty, UInt<1>("h0")) @[Cache.scala 179:30]
            io.nasti.ar.valid <= _T_498 @[Cache.scala 179:27]
            node _T_499 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[Decoupled.scala 37:37]
            when _T_499 : @[Cache.scala 180:34]
              state <= UInt<3>("h3") @[Cache.scala 181:17]
              skip
            else :
              node _T_500 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[Decoupled.scala 37:37]
              when _T_500 : @[Cache.scala 182:40]
                state <= UInt<3>("h6") @[Cache.scala 183:17]
                skip
            skip
          skip
        else :
          node _T_501 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
          when _T_501 : @[Conditional.scala 39:67]
            io.nasti.w.valid <= UInt<1>("h1") @[Cache.scala 188:24]
            when write_wrap_out : @[Cache.scala 189:28]
              state <= UInt<3>("h4") @[Cache.scala 190:15]
              skip
            skip
          else :
            node _T_503 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
            when _T_503 : @[Conditional.scala 39:67]
              io.nasti.b.ready <= UInt<1>("h1") @[Cache.scala 194:24]
              node _T_505 = and(io.nasti.b.ready, io.nasti.b.valid) @[Decoupled.scala 37:37]
              when _T_505 : @[Cache.scala 195:31]
                state <= UInt<3>("h5") @[Cache.scala 196:15]
                skip
              skip
            else :
              node _T_506 = eq(UInt<3>("h5"), state) @[Conditional.scala 37:30]
              when _T_506 : @[Conditional.scala 39:67]
                io.nasti.ar.valid <= UInt<1>("h1") @[Cache.scala 200:25]
                node _T_508 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[Decoupled.scala 37:37]
                when _T_508 : @[Cache.scala 201:32]
                  state <= UInt<3>("h6") @[Cache.scala 202:15]
                  skip
                skip
              else :
                node _T_509 = eq(UInt<3>("h6"), state) @[Conditional.scala 37:30]
                when _T_509 : @[Conditional.scala 39:67]
                  when read_wrap_out : @[Cache.scala 206:27]
                    node _T_511 = neq(cpu_mask, UInt<1>("h0")) @[Cache.scala 207:31]
                    node _T_512 = mux(_T_511, UInt<3>("h2"), UInt<3>("h0")) @[Cache.scala 207:21]
                    state <= _T_512 @[Cache.scala 207:15]
                    skip
                  skip

  module Cache_1 :
    input clock : Clock
    input reset : UInt<1>
    output io : { cpu : { flip abort : UInt<1>, flip req : { valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, mask : UInt<4>}}, resp : { valid : UInt<1>, bits : { data : UInt<32>}}}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<5>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<5>, user : UInt<1>}}}}
  
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Cache.scala 59:22]
    reg v : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Cache.scala 61:25]
    reg d : UInt<256>, clock with :
      reset => (reset, UInt<256>("h0")) @[Cache.scala 62:25]
    smem metaMem : { tag : UInt<20>} [256] @[Cache.scala 63:24]
    smem dataMem_0 : UInt<8>[4] [256] @[Cache.scala 64:41]
    smem dataMem_1 : UInt<8>[4] [256] @[Cache.scala 64:41]
    smem dataMem_2 : UInt<8>[4] [256] @[Cache.scala 64:41]
    smem dataMem_3 : UInt<8>[4] [256] @[Cache.scala 64:41]
    reg addr_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr_reg) @[Cache.scala 66:21]
    reg cpu_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), cpu_data) @[Cache.scala 67:21]
    reg cpu_mask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), cpu_mask) @[Cache.scala 68:21]
    node _T_111 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 37:37]
    reg value : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 26:33]
    when _T_111 : @[Counter.scala 63:17]
      node _T_115 = eq(value, UInt<1>("h1")) @[Counter.scala 34:24]
      node _T_117 = add(value, UInt<1>("h1")) @[Counter.scala 35:22]
      node _T_118 = tail(_T_117, 1) @[Counter.scala 35:22]
      value <= _T_118 @[Counter.scala 35:13]
      skip
    node read_wrap_out = and(_T_111, _T_115) @[Counter.scala 64:20]
    node _T_119 = and(io.nasti.w.ready, io.nasti.w.valid) @[Decoupled.scala 37:37]
    reg value_1 : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Counter.scala 26:33]
    when _T_119 : @[Counter.scala 63:17]
      node _T_123 = eq(value_1, UInt<1>("h1")) @[Counter.scala 34:24]
      node _T_125 = add(value_1, UInt<1>("h1")) @[Counter.scala 35:22]
      node _T_126 = tail(_T_125, 1) @[Counter.scala 35:22]
      value_1 <= _T_126 @[Counter.scala 35:13]
      skip
    node write_wrap_out = and(_T_119, _T_123) @[Counter.scala 64:20]
    node is_idle = eq(state, UInt<3>("h0")) @[Cache.scala 75:25]
    node is_read = eq(state, UInt<3>("h1")) @[Cache.scala 76:25]
    node is_write = eq(state, UInt<3>("h2")) @[Cache.scala 77:25]
    node _T_127 = eq(state, UInt<3>("h6")) @[Cache.scala 78:25]
    node is_alloc = and(_T_127, read_wrap_out) @[Cache.scala 78:38]
    reg is_alloc_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), is_alloc_reg) @[Cache.scala 79:29]
    is_alloc_reg <= is_alloc @[Cache.scala 79:29]
    wire hit : UInt<1> @[Cache.scala 81:17]
    hit is invalid @[Cache.scala 81:17]
    node _T_130 = or(hit, is_alloc_reg) @[Cache.scala 82:30]
    node _T_131 = and(is_write, _T_130) @[Cache.scala 82:22]
    node _T_133 = eq(io.cpu.abort, UInt<1>("h0")) @[Cache.scala 82:50]
    node _T_134 = and(_T_131, _T_133) @[Cache.scala 82:47]
    node wen = or(_T_134, is_alloc) @[Cache.scala 82:64]
    node _T_136 = eq(wen, UInt<1>("h0")) @[Cache.scala 83:13]
    node _T_137 = or(is_idle, is_read) @[Cache.scala 83:30]
    node _T_138 = and(_T_136, _T_137) @[Cache.scala 83:18]
    node ren = and(_T_138, io.cpu.req.valid) @[Cache.scala 83:42]
    reg ren_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_reg) @[Cache.scala 84:24]
    ren_reg <= ren @[Cache.scala 84:24]
    node idx = bits(io.cpu.req.bits.addr, 11, 4) @[Cache.scala 87:22]
    node tag_reg = bits(addr_reg, 31, 12) @[Cache.scala 88:26]
    node idx_reg = bits(addr_reg, 11, 4) @[Cache.scala 89:26]
    node off_reg = bits(addr_reg, 3, 2) @[Cache.scala 90:26]
    wire _T_141 : UInt @[Cache.scala 92:27]
    _T_141 is invalid @[Cache.scala 92:27]
    _T_141 is invalid @[Cache.scala 92:27]
    when ren : @[Cache.scala 92:27]
      _T_141 <= idx @[Cache.scala 92:27]
      node _T_143 = or(_T_141, UInt<8>("h0")) @[Cache.scala 92:27]
      node _T_144 = bits(_T_143, 7, 0) @[Cache.scala 92:27]
      read mport rmeta = metaMem[_T_144], clock @[Cache.scala 92:27]
      skip
    wire _T_146 : UInt @[Cache.scala 93:39]
    _T_146 is invalid @[Cache.scala 93:39]
    _T_146 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_146 <= idx @[Cache.scala 93:39]
      node _T_148 = or(_T_146, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_149 = bits(_T_148, 7, 0) @[Cache.scala 93:39]
      read mport _T_150 = dataMem_0[_T_149], clock @[Cache.scala 93:39]
      skip
    node _T_162 = cat(_T_150[1], _T_150[0]) @[Cache.scala 93:50]
    node _T_163 = cat(_T_150[3], _T_150[2]) @[Cache.scala 93:50]
    node _T_164 = cat(_T_163, _T_162) @[Cache.scala 93:50]
    wire _T_166 : UInt @[Cache.scala 93:39]
    _T_166 is invalid @[Cache.scala 93:39]
    _T_166 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_166 <= idx @[Cache.scala 93:39]
      node _T_168 = or(_T_166, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_169 = bits(_T_168, 7, 0) @[Cache.scala 93:39]
      read mport _T_170 = dataMem_1[_T_169], clock @[Cache.scala 93:39]
      skip
    node _T_182 = cat(_T_170[1], _T_170[0]) @[Cache.scala 93:50]
    node _T_183 = cat(_T_170[3], _T_170[2]) @[Cache.scala 93:50]
    node _T_184 = cat(_T_183, _T_182) @[Cache.scala 93:50]
    wire _T_186 : UInt @[Cache.scala 93:39]
    _T_186 is invalid @[Cache.scala 93:39]
    _T_186 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_186 <= idx @[Cache.scala 93:39]
      node _T_188 = or(_T_186, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_189 = bits(_T_188, 7, 0) @[Cache.scala 93:39]
      read mport _T_190 = dataMem_2[_T_189], clock @[Cache.scala 93:39]
      skip
    node _T_202 = cat(_T_190[1], _T_190[0]) @[Cache.scala 93:50]
    node _T_203 = cat(_T_190[3], _T_190[2]) @[Cache.scala 93:50]
    node _T_204 = cat(_T_203, _T_202) @[Cache.scala 93:50]
    wire _T_206 : UInt @[Cache.scala 93:39]
    _T_206 is invalid @[Cache.scala 93:39]
    _T_206 is invalid @[Cache.scala 93:39]
    when ren : @[Cache.scala 93:39]
      _T_206 <= idx @[Cache.scala 93:39]
      node _T_208 = or(_T_206, UInt<8>("h0")) @[Cache.scala 93:39]
      node _T_209 = bits(_T_208, 7, 0) @[Cache.scala 93:39]
      read mport _T_210 = dataMem_3[_T_209], clock @[Cache.scala 93:39]
      skip
    node _T_222 = cat(_T_210[1], _T_210[0]) @[Cache.scala 93:50]
    node _T_223 = cat(_T_210[3], _T_210[2]) @[Cache.scala 93:50]
    node _T_224 = cat(_T_223, _T_222) @[Cache.scala 93:50]
    node _T_225 = cat(_T_184, _T_164) @[Cat.scala 30:58]
    node _T_226 = cat(_T_224, _T_204) @[Cat.scala 30:58]
    node rdata = cat(_T_226, _T_225) @[Cat.scala 30:58]
    reg rdata_buf : UInt<128>, clock with :
      reset => (UInt<1>("h0"), rdata_buf) @[Reg.scala 11:16]
    when ren_reg : @[Reg.scala 12:19]
      rdata_buf <= rdata @[Reg.scala 12:23]
      skip
    reg refill_buf : UInt<64>[2], clock with :
      reset => (UInt<1>("h0"), refill_buf) @[Cache.scala 95:23]
    node _T_235 = cat(refill_buf[1], refill_buf[0]) @[Cache.scala 96:43]
    node _T_236 = mux(ren_reg, rdata, rdata_buf) @[Cache.scala 96:54]
    node read = mux(is_alloc_reg, _T_235, _T_236) @[Cache.scala 96:17]
    node _T_237 = dshr(v, idx_reg) @[Cache.scala 98:11]
    node _T_238 = bits(_T_237, 0, 0) @[Cache.scala 98:11]
    node _T_239 = eq(rmeta.tag, tag_reg) @[Cache.scala 98:34]
    node _T_240 = and(_T_238, _T_239) @[Cache.scala 98:21]
    hit <= _T_240 @[Cache.scala 98:7]
    node _T_241 = bits(read, 31, 0) @[Cache.scala 101:58]
    node _T_242 = bits(read, 63, 32) @[Cache.scala 101:58]
    node _T_243 = bits(read, 95, 64) @[Cache.scala 101:58]
    node _T_244 = bits(read, 127, 96) @[Cache.scala 101:58]
    wire _T_247 : UInt<32>[4] @[Cache.scala 101:48]
    _T_247 is invalid @[Cache.scala 101:48]
    _T_247[0] <= _T_241 @[Cache.scala 101:48]
    _T_247[1] <= _T_242 @[Cache.scala 101:48]
    _T_247[2] <= _T_243 @[Cache.scala 101:48]
    _T_247[3] <= _T_244 @[Cache.scala 101:48]
    io.cpu.resp.bits.data <= _T_247[off_reg] @[Cache.scala 101:25]
    node _T_255 = and(is_read, hit) @[Cache.scala 102:47]
    node _T_256 = or(is_idle, _T_255) @[Cache.scala 102:36]
    node _T_258 = neq(cpu_mask, UInt<1>("h0")) @[Cache.scala 102:83]
    node _T_260 = eq(_T_258, UInt<1>("h0")) @[Cache.scala 102:73]
    node _T_261 = and(is_alloc_reg, _T_260) @[Cache.scala 102:70]
    node _T_262 = or(_T_256, _T_261) @[Cache.scala 102:54]
    io.cpu.resp.valid <= _T_262 @[Cache.scala 102:25]
    when io.cpu.resp.valid : @[Cache.scala 104:27]
      addr_reg <= io.cpu.req.bits.addr @[Cache.scala 105:15]
      cpu_data <= io.cpu.req.bits.data @[Cache.scala 106:15]
      cpu_mask <= io.cpu.req.bits.mask @[Cache.scala 107:15]
      skip
    wire wmeta : { tag : UInt<20>} @[Cache.scala 110:19]
    wmeta is invalid @[Cache.scala 110:19]
    wmeta.tag <= tag_reg @[Cache.scala 111:13]
    node _T_265 = eq(is_alloc, UInt<1>("h0")) @[Cache.scala 113:19]
    node _T_267 = cat(off_reg, UInt<2>("h0")) @[Cat.scala 30:58]
    node _T_268 = dshl(cpu_mask, _T_267) @[Cache.scala 113:40]
    node _T_269 = cvt(_T_268) @[Cache.scala 113:80]
    node wmask = mux(_T_265, _T_269, asSInt(UInt<1>("h1"))) @[Cache.scala 113:18]
    node _T_272 = eq(is_alloc, UInt<1>("h0")) @[Cache.scala 114:19]
    node _T_273 = cat(cpu_data, cpu_data) @[Cat.scala 30:58]
    node _T_274 = cat(_T_273, _T_273) @[Cat.scala 30:58]
    node _T_275 = cat(io.nasti.r.bits.data, refill_buf[0]) @[Cat.scala 30:58]
    node wdata = mux(_T_272, _T_274, _T_275) @[Cache.scala 114:18]
    when wen : @[Cache.scala 117:13]
      node _T_278 = dshl(UInt<1>("h1"), idx_reg) @[Cache.scala 118:18]
      node _T_279 = or(v, _T_278) @[Cache.scala 118:18]
      node _T_280 = not(v) @[Cache.scala 118:18]
      node _T_281 = or(_T_280, _T_278) @[Cache.scala 118:18]
      node _T_282 = not(_T_281) @[Cache.scala 118:18]
      node _T_283 = mux(UInt<1>("h1"), _T_279, _T_282) @[Cache.scala 118:18]
      v <= _T_283 @[Cache.scala 118:7]
      node _T_285 = eq(is_alloc, UInt<1>("h0")) @[Cache.scala 119:28]
      node _T_287 = dshl(UInt<1>("h1"), idx_reg) @[Cache.scala 119:18]
      node _T_288 = or(d, _T_287) @[Cache.scala 119:18]
      node _T_289 = not(d) @[Cache.scala 119:18]
      node _T_290 = or(_T_289, _T_287) @[Cache.scala 119:18]
      node _T_291 = not(_T_290) @[Cache.scala 119:18]
      node _T_292 = mux(_T_285, _T_288, _T_291) @[Cache.scala 119:18]
      d <= _T_292 @[Cache.scala 119:7]
      when is_alloc : @[Cache.scala 120:20]
        write mport _T_293 = metaMem[idx_reg], clock
        _T_293 <- wmeta
        skip
      node _T_294 = bits(wdata, 7, 0) @[Cache.scala 124:49]
      node _T_295 = bits(wdata, 15, 8) @[Cache.scala 124:49]
      node _T_296 = bits(wdata, 23, 16) @[Cache.scala 124:49]
      node _T_297 = bits(wdata, 31, 24) @[Cache.scala 124:49]
      wire _T_300 : UInt<8>[4] @[Cache.scala 124:38]
      _T_300 is invalid @[Cache.scala 124:38]
      _T_300[0] <= _T_294 @[Cache.scala 124:38]
      _T_300[1] <= _T_295 @[Cache.scala 124:38]
      _T_300[2] <= _T_296 @[Cache.scala 124:38]
      _T_300[3] <= _T_297 @[Cache.scala 124:38]
      node _T_307 = bits(wmask, 3, 0) @[Cache.scala 125:37]
      node _T_308 = bits(_T_307, 0, 0) @[Cache.scala 125:64]
      node _T_309 = bits(_T_307, 1, 1) @[Cache.scala 125:64]
      node _T_310 = bits(_T_307, 2, 2) @[Cache.scala 125:64]
      node _T_311 = bits(_T_307, 3, 3) @[Cache.scala 125:64]
      write mport _T_312 = dataMem_0[idx_reg], clock
      when _T_308 :
        _T_312[0] <= _T_300[0]
        skip
      when _T_309 :
        _T_312[1] <= _T_300[1]
        skip
      when _T_310 :
        _T_312[2] <= _T_300[2]
        skip
      when _T_311 :
        _T_312[3] <= _T_300[3]
        skip
      node _T_324 = bits(wdata, 39, 32) @[Cache.scala 124:49]
      node _T_325 = bits(wdata, 47, 40) @[Cache.scala 124:49]
      node _T_326 = bits(wdata, 55, 48) @[Cache.scala 124:49]
      node _T_327 = bits(wdata, 63, 56) @[Cache.scala 124:49]
      wire _T_330 : UInt<8>[4] @[Cache.scala 124:38]
      _T_330 is invalid @[Cache.scala 124:38]
      _T_330[0] <= _T_324 @[Cache.scala 124:38]
      _T_330[1] <= _T_325 @[Cache.scala 124:38]
      _T_330[2] <= _T_326 @[Cache.scala 124:38]
      _T_330[3] <= _T_327 @[Cache.scala 124:38]
      node _T_337 = bits(wmask, 7, 4) @[Cache.scala 125:37]
      node _T_338 = bits(_T_337, 0, 0) @[Cache.scala 125:64]
      node _T_339 = bits(_T_337, 1, 1) @[Cache.scala 125:64]
      node _T_340 = bits(_T_337, 2, 2) @[Cache.scala 125:64]
      node _T_341 = bits(_T_337, 3, 3) @[Cache.scala 125:64]
      write mport _T_342 = dataMem_1[idx_reg], clock
      when _T_338 :
        _T_342[0] <= _T_330[0]
        skip
      when _T_339 :
        _T_342[1] <= _T_330[1]
        skip
      when _T_340 :
        _T_342[2] <= _T_330[2]
        skip
      when _T_341 :
        _T_342[3] <= _T_330[3]
        skip
      node _T_354 = bits(wdata, 71, 64) @[Cache.scala 124:49]
      node _T_355 = bits(wdata, 79, 72) @[Cache.scala 124:49]
      node _T_356 = bits(wdata, 87, 80) @[Cache.scala 124:49]
      node _T_357 = bits(wdata, 95, 88) @[Cache.scala 124:49]
      wire _T_360 : UInt<8>[4] @[Cache.scala 124:38]
      _T_360 is invalid @[Cache.scala 124:38]
      _T_360[0] <= _T_354 @[Cache.scala 124:38]
      _T_360[1] <= _T_355 @[Cache.scala 124:38]
      _T_360[2] <= _T_356 @[Cache.scala 124:38]
      _T_360[3] <= _T_357 @[Cache.scala 124:38]
      node _T_367 = bits(wmask, 11, 8) @[Cache.scala 125:37]
      node _T_368 = bits(_T_367, 0, 0) @[Cache.scala 125:64]
      node _T_369 = bits(_T_367, 1, 1) @[Cache.scala 125:64]
      node _T_370 = bits(_T_367, 2, 2) @[Cache.scala 125:64]
      node _T_371 = bits(_T_367, 3, 3) @[Cache.scala 125:64]
      write mport _T_372 = dataMem_2[idx_reg], clock
      when _T_368 :
        _T_372[0] <= _T_360[0]
        skip
      when _T_369 :
        _T_372[1] <= _T_360[1]
        skip
      when _T_370 :
        _T_372[2] <= _T_360[2]
        skip
      when _T_371 :
        _T_372[3] <= _T_360[3]
        skip
      node _T_384 = bits(wdata, 103, 96) @[Cache.scala 124:49]
      node _T_385 = bits(wdata, 111, 104) @[Cache.scala 124:49]
      node _T_386 = bits(wdata, 119, 112) @[Cache.scala 124:49]
      node _T_387 = bits(wdata, 127, 120) @[Cache.scala 124:49]
      wire _T_390 : UInt<8>[4] @[Cache.scala 124:38]
      _T_390 is invalid @[Cache.scala 124:38]
      _T_390[0] <= _T_384 @[Cache.scala 124:38]
      _T_390[1] <= _T_385 @[Cache.scala 124:38]
      _T_390[2] <= _T_386 @[Cache.scala 124:38]
      _T_390[3] <= _T_387 @[Cache.scala 124:38]
      node _T_397 = bits(wmask, 15, 12) @[Cache.scala 125:37]
      node _T_398 = bits(_T_397, 0, 0) @[Cache.scala 125:64]
      node _T_399 = bits(_T_397, 1, 1) @[Cache.scala 125:64]
      node _T_400 = bits(_T_397, 2, 2) @[Cache.scala 125:64]
      node _T_401 = bits(_T_397, 3, 3) @[Cache.scala 125:64]
      write mport _T_402 = dataMem_3[idx_reg], clock
      when _T_398 :
        _T_402[0] <= _T_390[0]
        skip
      when _T_399 :
        _T_402[1] <= _T_390[1]
        skip
      when _T_400 :
        _T_402[2] <= _T_390[2]
        skip
      when _T_401 :
        _T_402[3] <= _T_390[3]
        skip
      skip
    node _T_415 = cat(tag_reg, idx_reg) @[Cat.scala 30:58]
    node _T_417 = dshl(_T_415, UInt<3>("h4")) @[Cache.scala 131:32]
    wire _T_422 : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>} @[nasti.scala 178:18]
    _T_422 is invalid @[nasti.scala 178:18]
    _T_422.id <= UInt<1>("h0") @[nasti.scala 179:11]
    _T_422.addr <= _T_417 @[nasti.scala 180:13]
    _T_422.len <= UInt<1>("h1") @[nasti.scala 181:12]
    _T_422.size <= UInt<2>("h3") @[nasti.scala 182:13]
    _T_422.burst <= UInt<1>("h1") @[nasti.scala 183:14]
    _T_422.lock <= UInt<1>("h0") @[nasti.scala 184:13]
    _T_422.cache <= UInt<1>("h0") @[nasti.scala 185:14]
    node _T_428 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_429 = cat(_T_428, UInt<1>("h0")) @[Cat.scala 30:58]
    _T_422.prot <= _T_429 @[nasti.scala 186:13]
    _T_422.qos <= UInt<1>("h0") @[nasti.scala 187:12]
    _T_422.region <= UInt<1>("h0") @[nasti.scala 188:15]
    _T_422.user <= UInt<1>("h0") @[nasti.scala 189:13]
    io.nasti.ar.bits <- _T_422 @[Cache.scala 130:20]
    io.nasti.ar.valid <= UInt<1>("h0") @[Cache.scala 132:21]
    node _T_434 = eq(state, UInt<3>("h6")) @[Cache.scala 134:29]
    io.nasti.r.ready <= _T_434 @[Cache.scala 134:20]
    node _T_435 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 37:37]
    when _T_435 : @[Cache.scala 135:27]
      refill_buf[value] <= io.nasti.r.bits.data @[Cache.scala 135:52]
      skip
    node _T_438 = cat(rmeta.tag, idx_reg) @[Cat.scala 30:58]
    node _T_440 = dshl(_T_438, UInt<3>("h4")) @[Cache.scala 139:34]
    wire _T_445 : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>} @[nasti.scala 158:18]
    _T_445 is invalid @[nasti.scala 158:18]
    _T_445.id <= UInt<1>("h0") @[nasti.scala 159:11]
    _T_445.addr <= _T_440 @[nasti.scala 160:13]
    _T_445.len <= UInt<1>("h1") @[nasti.scala 161:12]
    _T_445.size <= UInt<2>("h3") @[nasti.scala 162:13]
    _T_445.burst <= UInt<1>("h1") @[nasti.scala 163:14]
    _T_445.lock <= UInt<1>("h0") @[nasti.scala 164:13]
    _T_445.cache <= UInt<1>("h0") @[nasti.scala 165:14]
    node _T_451 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_452 = cat(_T_451, UInt<1>("h0")) @[Cat.scala 30:58]
    _T_445.prot <= _T_452 @[nasti.scala 166:13]
    _T_445.qos <= UInt<1>("h0") @[nasti.scala 167:12]
    _T_445.region <= UInt<1>("h0") @[nasti.scala 168:15]
    _T_445.user <= UInt<1>("h0") @[nasti.scala 169:13]
    io.nasti.aw.bits <- _T_445 @[Cache.scala 138:20]
    io.nasti.aw.valid <= UInt<1>("h0") @[Cache.scala 140:21]
    node _T_457 = bits(read, 63, 0) @[Cache.scala 143:38]
    node _T_458 = bits(read, 127, 64) @[Cache.scala 143:38]
    wire _T_461 : UInt<64>[2] @[Cache.scala 143:28]
    _T_461 is invalid @[Cache.scala 143:28]
    _T_461[0] <= _T_457 @[Cache.scala 143:28]
    _T_461[1] <= _T_458 @[Cache.scala 143:28]
    wire _T_469 : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>} @[nasti.scala 198:17]
    _T_469 is invalid @[nasti.scala 198:17]
    node _T_474 = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 72:12]
    _T_469.strb <= _T_474 @[nasti.scala 199:12]
    _T_469.data <= _T_461[value_1] @[nasti.scala 200:12]
    _T_469.last <= write_wrap_out @[nasti.scala 201:12]
    _T_469.id <= UInt<1>("h0") @[nasti.scala 202:12]
    _T_469.user <= UInt<1>("h0") @[nasti.scala 203:12]
    io.nasti.w.bits <- _T_469 @[Cache.scala 142:19]
    io.nasti.w.valid <= UInt<1>("h0") @[Cache.scala 145:20]
    io.nasti.b.ready <= UInt<1>("h0") @[Cache.scala 147:20]
    node _T_478 = dshr(v, idx_reg) @[Cache.scala 150:19]
    node _T_479 = bits(_T_478, 0, 0) @[Cache.scala 150:19]
    node _T_480 = dshr(d, idx_reg) @[Cache.scala 150:33]
    node _T_481 = bits(_T_480, 0, 0) @[Cache.scala 150:33]
    node is_dirty = and(_T_479, _T_481) @[Cache.scala 150:29]
    node _T_482 = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    when _T_482 : @[Conditional.scala 40:58]
      when io.cpu.req.valid : @[Cache.scala 153:30]
        node _T_484 = neq(io.cpu.req.bits.mask, UInt<1>("h0")) @[Cache.scala 154:43]
        node _T_485 = mux(_T_484, UInt<3>("h2"), UInt<3>("h1")) @[Cache.scala 154:21]
        state <= _T_485 @[Cache.scala 154:15]
        skip
      skip
    else :
      node _T_486 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
      when _T_486 : @[Conditional.scala 39:67]
        when hit : @[Cache.scala 158:17]
          when io.cpu.req.valid : @[Cache.scala 159:32]
            node _T_488 = neq(io.cpu.req.bits.mask, UInt<1>("h0")) @[Cache.scala 160:45]
            node _T_489 = mux(_T_488, UInt<3>("h2"), UInt<3>("h1")) @[Cache.scala 160:23]
            state <= _T_489 @[Cache.scala 160:17]
            skip
          else :
            state <= UInt<3>("h0") @[Cache.scala 162:17]
            skip
          skip
        else :
          io.nasti.aw.valid <= is_dirty @[Cache.scala 165:27]
          node _T_491 = eq(is_dirty, UInt<1>("h0")) @[Cache.scala 166:30]
          io.nasti.ar.valid <= _T_491 @[Cache.scala 166:27]
          node _T_492 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[Decoupled.scala 37:37]
          when _T_492 : @[Cache.scala 167:34]
            state <= UInt<3>("h3") @[Cache.scala 168:17]
            skip
          else :
            node _T_493 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[Decoupled.scala 37:37]
            when _T_493 : @[Cache.scala 169:40]
              state <= UInt<3>("h6") @[Cache.scala 170:17]
              skip
          skip
        skip
      else :
        node _T_494 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
        when _T_494 : @[Conditional.scala 39:67]
          node _T_495 = or(hit, is_alloc_reg) @[Cache.scala 175:16]
          node _T_496 = or(_T_495, io.cpu.abort) @[Cache.scala 175:32]
          when _T_496 : @[Cache.scala 175:49]
            state <= UInt<3>("h0") @[Cache.scala 176:15]
            skip
          else :
            io.nasti.aw.valid <= is_dirty @[Cache.scala 178:27]
            node _T_498 = eq(is_dirty, UInt<1>("h0")) @[Cache.scala 179:30]
            io.nasti.ar.valid <= _T_498 @[Cache.scala 179:27]
            node _T_499 = and(io.nasti.aw.ready, io.nasti.aw.valid) @[Decoupled.scala 37:37]
            when _T_499 : @[Cache.scala 180:34]
              state <= UInt<3>("h3") @[Cache.scala 181:17]
              skip
            else :
              node _T_500 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[Decoupled.scala 37:37]
              when _T_500 : @[Cache.scala 182:40]
                state <= UInt<3>("h6") @[Cache.scala 183:17]
                skip
            skip
          skip
        else :
          node _T_501 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
          when _T_501 : @[Conditional.scala 39:67]
            io.nasti.w.valid <= UInt<1>("h1") @[Cache.scala 188:24]
            when write_wrap_out : @[Cache.scala 189:28]
              state <= UInt<3>("h4") @[Cache.scala 190:15]
              skip
            skip
          else :
            node _T_503 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
            when _T_503 : @[Conditional.scala 39:67]
              io.nasti.b.ready <= UInt<1>("h1") @[Cache.scala 194:24]
              node _T_505 = and(io.nasti.b.ready, io.nasti.b.valid) @[Decoupled.scala 37:37]
              when _T_505 : @[Cache.scala 195:31]
                state <= UInt<3>("h5") @[Cache.scala 196:15]
                skip
              skip
            else :
              node _T_506 = eq(UInt<3>("h5"), state) @[Conditional.scala 37:30]
              when _T_506 : @[Conditional.scala 39:67]
                io.nasti.ar.valid <= UInt<1>("h1") @[Cache.scala 200:25]
                node _T_508 = and(io.nasti.ar.ready, io.nasti.ar.valid) @[Decoupled.scala 37:37]
                when _T_508 : @[Cache.scala 201:32]
                  state <= UInt<3>("h6") @[Cache.scala 202:15]
                  skip
                skip
              else :
                node _T_509 = eq(UInt<3>("h6"), state) @[Conditional.scala 37:30]
                when _T_509 : @[Conditional.scala 39:67]
                  when read_wrap_out : @[Cache.scala 206:27]
                    node _T_511 = neq(cpu_mask, UInt<1>("h0")) @[Cache.scala 207:31]
                    node _T_512 = mux(_T_511, UInt<3>("h2"), UInt<3>("h0")) @[Cache.scala 207:21]
                    state <= _T_512 @[Cache.scala 207:15]
                    skip
                  skip

  module MemArbiter :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip icache : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<5>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<5>, user : UInt<1>}}}, flip dcache : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<5>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<5>, user : UInt<1>}}}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<5>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<5>, user : UInt<1>}}}}
  
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Tile.scala 20:22]
    io.nasti.aw.bits.user <= io.dcache.aw.bits.user @[Tile.scala 23:20]
    io.nasti.aw.bits.id <= io.dcache.aw.bits.id @[Tile.scala 23:20]
    io.nasti.aw.bits.region <= io.dcache.aw.bits.region @[Tile.scala 23:20]
    io.nasti.aw.bits.qos <= io.dcache.aw.bits.qos @[Tile.scala 23:20]
    io.nasti.aw.bits.prot <= io.dcache.aw.bits.prot @[Tile.scala 23:20]
    io.nasti.aw.bits.cache <= io.dcache.aw.bits.cache @[Tile.scala 23:20]
    io.nasti.aw.bits.lock <= io.dcache.aw.bits.lock @[Tile.scala 23:20]
    io.nasti.aw.bits.burst <= io.dcache.aw.bits.burst @[Tile.scala 23:20]
    io.nasti.aw.bits.size <= io.dcache.aw.bits.size @[Tile.scala 23:20]
    io.nasti.aw.bits.len <= io.dcache.aw.bits.len @[Tile.scala 23:20]
    io.nasti.aw.bits.addr <= io.dcache.aw.bits.addr @[Tile.scala 23:20]
    node _T_220 = eq(state, UInt<3>("h0")) @[Tile.scala 24:52]
    node _T_221 = and(io.dcache.aw.valid, _T_220) @[Tile.scala 24:43]
    io.nasti.aw.valid <= _T_221 @[Tile.scala 24:21]
    node _T_222 = eq(state, UInt<3>("h0")) @[Tile.scala 25:52]
    node _T_223 = and(io.nasti.aw.ready, _T_222) @[Tile.scala 25:43]
    io.dcache.aw.ready <= _T_223 @[Tile.scala 25:22]
    io.icache.aw.bits.user is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.id is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.region is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.qos is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.prot is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.cache is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.lock is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.burst is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.size is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.len is invalid @[Tile.scala 26:16]
    io.icache.aw.bits.addr is invalid @[Tile.scala 26:16]
    io.icache.aw.valid is invalid @[Tile.scala 26:16]
    io.icache.aw.ready is invalid @[Tile.scala 26:16]
    io.nasti.w.bits.user <= io.dcache.w.bits.user @[Tile.scala 29:20]
    io.nasti.w.bits.strb <= io.dcache.w.bits.strb @[Tile.scala 29:20]
    io.nasti.w.bits.id <= io.dcache.w.bits.id @[Tile.scala 29:20]
    io.nasti.w.bits.last <= io.dcache.w.bits.last @[Tile.scala 29:20]
    io.nasti.w.bits.data <= io.dcache.w.bits.data @[Tile.scala 29:20]
    node _T_224 = eq(state, UInt<3>("h3")) @[Tile.scala 30:50]
    node _T_225 = and(io.dcache.w.valid, _T_224) @[Tile.scala 30:41]
    io.nasti.w.valid <= _T_225 @[Tile.scala 30:20]
    node _T_226 = eq(state, UInt<3>("h3")) @[Tile.scala 31:50]
    node _T_227 = and(io.nasti.w.ready, _T_226) @[Tile.scala 31:41]
    io.dcache.w.ready <= _T_227 @[Tile.scala 31:21]
    io.icache.w.bits.user is invalid @[Tile.scala 32:15]
    io.icache.w.bits.strb is invalid @[Tile.scala 32:15]
    io.icache.w.bits.id is invalid @[Tile.scala 32:15]
    io.icache.w.bits.last is invalid @[Tile.scala 32:15]
    io.icache.w.bits.data is invalid @[Tile.scala 32:15]
    io.icache.w.valid is invalid @[Tile.scala 32:15]
    io.icache.w.ready is invalid @[Tile.scala 32:15]
    io.dcache.b.bits.user <= io.nasti.b.bits.user @[Tile.scala 35:20]
    io.dcache.b.bits.id <= io.nasti.b.bits.id @[Tile.scala 35:20]
    io.dcache.b.bits.resp <= io.nasti.b.bits.resp @[Tile.scala 35:20]
    node _T_228 = eq(state, UInt<3>("h4")) @[Tile.scala 36:50]
    node _T_229 = and(io.nasti.b.valid, _T_228) @[Tile.scala 36:41]
    io.dcache.b.valid <= _T_229 @[Tile.scala 36:21]
    node _T_230 = eq(state, UInt<3>("h4")) @[Tile.scala 37:50]
    node _T_231 = and(io.dcache.b.ready, _T_230) @[Tile.scala 37:41]
    io.nasti.b.ready <= _T_231 @[Tile.scala 37:20]
    io.icache.b.bits.user is invalid @[Tile.scala 38:15]
    io.icache.b.bits.id is invalid @[Tile.scala 38:15]
    io.icache.b.bits.resp is invalid @[Tile.scala 38:15]
    io.icache.b.valid is invalid @[Tile.scala 38:15]
    io.icache.b.ready is invalid @[Tile.scala 38:15]
    node _T_232 = mux(io.dcache.ar.valid, io.dcache.ar.bits.id, io.icache.ar.bits.id) @[Tile.scala 42:8]
    node _T_233 = mux(io.dcache.ar.valid, io.dcache.ar.bits.addr, io.icache.ar.bits.addr) @[Tile.scala 43:8]
    node _T_234 = mux(io.dcache.ar.valid, io.dcache.ar.bits.size, io.icache.ar.bits.size) @[Tile.scala 44:8]
    node _T_235 = mux(io.dcache.ar.valid, io.dcache.ar.bits.len, io.icache.ar.bits.len) @[Tile.scala 45:8]
    wire _T_238 : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>} @[nasti.scala 178:18]
    _T_238 is invalid @[nasti.scala 178:18]
    _T_238.id <= _T_232 @[nasti.scala 179:11]
    _T_238.addr <= _T_233 @[nasti.scala 180:13]
    _T_238.len <= _T_235 @[nasti.scala 181:12]
    _T_238.size <= _T_234 @[nasti.scala 182:13]
    _T_238.burst <= UInt<1>("h1") @[nasti.scala 183:14]
    _T_238.lock <= UInt<1>("h0") @[nasti.scala 184:13]
    _T_238.cache <= UInt<1>("h0") @[nasti.scala 185:14]
    node _T_244 = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 30:58]
    node _T_245 = cat(_T_244, UInt<1>("h0")) @[Cat.scala 30:58]
    _T_238.prot <= _T_245 @[nasti.scala 186:13]
    _T_238.qos <= UInt<1>("h0") @[nasti.scala 187:12]
    _T_238.region <= UInt<1>("h0") @[nasti.scala 188:15]
    _T_238.user <= UInt<1>("h0") @[nasti.scala 189:13]
    io.nasti.ar.bits.user <= _T_238.user @[Tile.scala 41:20]
    io.nasti.ar.bits.id <= _T_238.id @[Tile.scala 41:20]
    io.nasti.ar.bits.region <= _T_238.region @[Tile.scala 41:20]
    io.nasti.ar.bits.qos <= _T_238.qos @[Tile.scala 41:20]
    io.nasti.ar.bits.prot <= _T_238.prot @[Tile.scala 41:20]
    io.nasti.ar.bits.cache <= _T_238.cache @[Tile.scala 41:20]
    io.nasti.ar.bits.lock <= _T_238.lock @[Tile.scala 41:20]
    io.nasti.ar.bits.burst <= _T_238.burst @[Tile.scala 41:20]
    io.nasti.ar.bits.size <= _T_238.size @[Tile.scala 41:20]
    io.nasti.ar.bits.len <= _T_238.len @[Tile.scala 41:20]
    io.nasti.ar.bits.addr <= _T_238.addr @[Tile.scala 41:20]
    node _T_249 = or(io.icache.ar.valid, io.dcache.ar.valid) @[Tile.scala 46:44]
    node _T_251 = eq(io.nasti.aw.valid, UInt<1>("h0")) @[Tile.scala 47:5]
    node _T_252 = and(_T_249, _T_251) @[Tile.scala 46:67]
    node _T_253 = eq(state, UInt<3>("h0")) @[Tile.scala 47:33]
    node _T_254 = and(_T_252, _T_253) @[Tile.scala 47:24]
    io.nasti.ar.valid <= _T_254 @[Tile.scala 46:21]
    node _T_256 = eq(io.nasti.aw.valid, UInt<1>("h0")) @[Tile.scala 48:46]
    node _T_257 = and(io.nasti.ar.ready, _T_256) @[Tile.scala 48:43]
    node _T_258 = eq(state, UInt<3>("h0")) @[Tile.scala 48:74]
    node _T_259 = and(_T_257, _T_258) @[Tile.scala 48:65]
    io.dcache.ar.ready <= _T_259 @[Tile.scala 48:22]
    node _T_261 = eq(io.dcache.ar.valid, UInt<1>("h0")) @[Tile.scala 49:47]
    node _T_262 = and(io.dcache.ar.ready, _T_261) @[Tile.scala 49:44]
    io.icache.ar.ready <= _T_262 @[Tile.scala 49:22]
    io.icache.r.bits.user <= io.nasti.r.bits.user @[Tile.scala 52:21]
    io.icache.r.bits.id <= io.nasti.r.bits.id @[Tile.scala 52:21]
    io.icache.r.bits.last <= io.nasti.r.bits.last @[Tile.scala 52:21]
    io.icache.r.bits.data <= io.nasti.r.bits.data @[Tile.scala 52:21]
    io.icache.r.bits.resp <= io.nasti.r.bits.resp @[Tile.scala 52:21]
    io.dcache.r.bits.user <= io.nasti.r.bits.user @[Tile.scala 53:21]
    io.dcache.r.bits.id <= io.nasti.r.bits.id @[Tile.scala 53:21]
    io.dcache.r.bits.last <= io.nasti.r.bits.last @[Tile.scala 53:21]
    io.dcache.r.bits.data <= io.nasti.r.bits.data @[Tile.scala 53:21]
    io.dcache.r.bits.resp <= io.nasti.r.bits.resp @[Tile.scala 53:21]
    node _T_263 = eq(state, UInt<3>("h1")) @[Tile.scala 54:50]
    node _T_264 = and(io.nasti.r.valid, _T_263) @[Tile.scala 54:41]
    io.icache.r.valid <= _T_264 @[Tile.scala 54:21]
    node _T_265 = eq(state, UInt<3>("h2")) @[Tile.scala 55:50]
    node _T_266 = and(io.nasti.r.valid, _T_265) @[Tile.scala 55:41]
    io.dcache.r.valid <= _T_266 @[Tile.scala 55:21]
    node _T_267 = eq(state, UInt<3>("h1")) @[Tile.scala 56:50]
    node _T_268 = and(io.icache.r.ready, _T_267) @[Tile.scala 56:41]
    node _T_269 = eq(state, UInt<3>("h2")) @[Tile.scala 57:50]
    node _T_270 = and(io.dcache.r.ready, _T_269) @[Tile.scala 57:41]
    node _T_271 = or(_T_268, _T_270) @[Tile.scala 56:68]
    io.nasti.r.ready <= _T_271 @[Tile.scala 56:20]
    node _T_272 = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    when _T_272 : @[Conditional.scala 40:58]
      node _T_273 = and(io.dcache.aw.ready, io.dcache.aw.valid) @[Decoupled.scala 37:37]
      when _T_273 : @[Tile.scala 61:33]
        state <= UInt<3>("h3") @[Tile.scala 62:15]
        skip
      else :
        node _T_274 = and(io.dcache.ar.ready, io.dcache.ar.valid) @[Decoupled.scala 37:37]
        when _T_274 : @[Tile.scala 63:39]
          state <= UInt<3>("h2") @[Tile.scala 64:15]
          skip
        else :
          node _T_275 = and(io.icache.ar.ready, io.icache.ar.valid) @[Decoupled.scala 37:37]
          when _T_275 : @[Tile.scala 65:39]
            state <= UInt<3>("h1") @[Tile.scala 66:15]
            skip
      skip
    else :
      node _T_276 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
      when _T_276 : @[Conditional.scala 39:67]
        node _T_277 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 37:37]
        node _T_278 = and(_T_277, io.nasti.r.bits.last) @[Tile.scala 70:30]
        when _T_278 : @[Tile.scala 70:55]
          state <= UInt<3>("h0") @[Tile.scala 71:15]
          skip
        skip
      else :
        node _T_279 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
        when _T_279 : @[Conditional.scala 39:67]
          node _T_280 = and(io.nasti.r.ready, io.nasti.r.valid) @[Decoupled.scala 37:37]
          node _T_281 = and(_T_280, io.nasti.r.bits.last) @[Tile.scala 75:30]
          when _T_281 : @[Tile.scala 75:55]
            state <= UInt<3>("h0") @[Tile.scala 76:15]
            skip
          skip
        else :
          node _T_282 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
          when _T_282 : @[Conditional.scala 39:67]
            node _T_283 = and(io.dcache.w.ready, io.dcache.w.valid) @[Decoupled.scala 37:37]
            node _T_284 = and(_T_283, io.dcache.w.bits.last) @[Tile.scala 80:31]
            when _T_284 : @[Tile.scala 80:57]
              state <= UInt<3>("h4") @[Tile.scala 81:15]
              skip
            skip
          else :
            node _T_285 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
            when _T_285 : @[Conditional.scala 39:67]
              node _T_286 = and(io.nasti.b.ready, io.nasti.b.valid) @[Decoupled.scala 37:37]
              when _T_286 : @[Tile.scala 85:31]
                state <= UInt<3>("h0") @[Tile.scala 86:15]
                skip
              skip

  module Tile :
    input clock : Clock
    input reset : UInt<1>
    output io : { host : { flip fromhost : { valid : UInt<1>, bits : UInt<32>}, tohost : UInt<32>}, nasti : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, last : UInt<1>, id : UInt<5>, strb : UInt<8>, user : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<5>, user : UInt<1>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>, id : UInt<5>, user : UInt<1>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, data : UInt<64>, last : UInt<1>, id : UInt<5>, user : UInt<1>}}}}
  
    inst core of Core @[Tile.scala 106:22]
    core.clock <= clock
    core.reset <= reset
    inst icache of Cache @[Tile.scala 107:22]
    icache.clock <= clock
    icache.reset <= reset
    inst dcache of Cache_1 @[Tile.scala 108:22]
    dcache.clock <= clock
    dcache.reset <= reset
    inst arb of MemArbiter @[Tile.scala 109:22]
    arb.clock <= clock
    arb.reset <= reset
    io.host.tohost <= core.io.host.tohost @[Tile.scala 111:11]
    core.io.host.fromhost.bits <= io.host.fromhost.bits @[Tile.scala 111:11]
    core.io.host.fromhost.valid <= io.host.fromhost.valid @[Tile.scala 111:11]
    core.io.icache.resp.bits.data <= icache.io.cpu.resp.bits.data @[Tile.scala 112:18]
    core.io.icache.resp.valid <= icache.io.cpu.resp.valid @[Tile.scala 112:18]
    icache.io.cpu.req.bits.mask <= core.io.icache.req.bits.mask @[Tile.scala 112:18]
    icache.io.cpu.req.bits.data <= core.io.icache.req.bits.data @[Tile.scala 112:18]
    icache.io.cpu.req.bits.addr <= core.io.icache.req.bits.addr @[Tile.scala 112:18]
    icache.io.cpu.req.valid <= core.io.icache.req.valid @[Tile.scala 112:18]
    icache.io.cpu.abort <= core.io.icache.abort @[Tile.scala 112:18]
    core.io.dcache.resp.bits.data <= dcache.io.cpu.resp.bits.data @[Tile.scala 113:18]
    core.io.dcache.resp.valid <= dcache.io.cpu.resp.valid @[Tile.scala 113:18]
    dcache.io.cpu.req.bits.mask <= core.io.dcache.req.bits.mask @[Tile.scala 113:18]
    dcache.io.cpu.req.bits.data <= core.io.dcache.req.bits.data @[Tile.scala 113:18]
    dcache.io.cpu.req.bits.addr <= core.io.dcache.req.bits.addr @[Tile.scala 113:18]
    dcache.io.cpu.req.valid <= core.io.dcache.req.valid @[Tile.scala 113:18]
    dcache.io.cpu.abort <= core.io.dcache.abort @[Tile.scala 113:18]
    arb.io.icache <- icache.io.nasti @[Tile.scala 114:17]
    arb.io.dcache <- dcache.io.nasti @[Tile.scala 115:17]
    io.nasti <- arb.io.nasti @[Tile.scala 116:12]
