<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 12:11:26 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     Fipsy_Top
Device,speed:    LCMXO2-1200HC,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V



</A><A name="FREQUENCY NET 'INTERNAL_OSC' 38.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_38">vga_inst/led_count_274__i17</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_38">vga_inst/led_count_274__i17</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_38 to vga_inst/SLICE_38 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R3C18B.CLK,R3C18B.Q0,vga_inst/SLICE_38:ROUTE, 0.130,R3C18B.Q0,R3C18B.A0,vga_inst/n7_adj_289:CTOF_DEL, 0.101,R3C18B.A0,R3C18B.F0,vga_inst/SLICE_38:ROUTE, 0.000,R3C18B.F0,R3C18B.DI0,vga_inst/n108">Data path</A> vga_inst/SLICE_38 to vga_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C18B.CLK to      R3C18B.Q0 <A href="#@comp:vga_inst/SLICE_38">vga_inst/SLICE_38</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         1     0.130<A href="#@net:vga_inst/n7_adj_289:R3C18B.Q0:R3C18B.A0:0.130">      R3C18B.Q0 to R3C18B.A0     </A> <A href="#@net:vga_inst/n7_adj_289">vga_inst/n7_adj_289</A>
CTOF_DEL    ---     0.101      R3C18B.A0 to      R3C18B.F0 <A href="#@comp:vga_inst/SLICE_38">vga_inst/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n108:R3C18B.F0:R3C18B.DI0:0.000">      R3C18B.F0 to R3C18B.DI0    </A> <A href="#@net:vga_inst/n108">vga_inst/n108</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18B.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18B.CLK:1.216">        OSC.OSC to R3C18B.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18B.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18B.CLK:1.216">        OSC.OSC to R3C18B.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_33">vga_inst/led_count_274__i21</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_33">vga_inst/led_count_274__i21</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_33 to vga_inst/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R3C18D.CLK,R3C18D.Q0,vga_inst/SLICE_33:ROUTE, 0.130,R3C18D.Q0,R3C18D.A0,vga_inst/n3:CTOF_DEL, 0.101,R3C18D.A0,R3C18D.F0,vga_inst/SLICE_33:ROUTE, 0.000,R3C18D.F0,R3C18D.DI0,vga_inst/n104">Data path</A> vga_inst/SLICE_33 to vga_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C18D.CLK to      R3C18D.Q0 <A href="#@comp:vga_inst/SLICE_33">vga_inst/SLICE_33</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         1     0.130<A href="#@net:vga_inst/n3:R3C18D.Q0:R3C18D.A0:0.130">      R3C18D.Q0 to R3C18D.A0     </A> <A href="#@net:vga_inst/n3">vga_inst/n3</A>
CTOF_DEL    ---     0.101      R3C18D.A0 to      R3C18D.F0 <A href="#@comp:vga_inst/SLICE_33">vga_inst/SLICE_33</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n104:R3C18D.F0:R3C18D.DI0:0.000">      R3C18D.F0 to R3C18D.DI0    </A> <A href="#@net:vga_inst/n104">vga_inst/n104</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18D.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18D.CLK:1.216">        OSC.OSC to R3C18D.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18D.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18D.CLK:1.216">        OSC.OSC to R3C18D.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_33">vga_inst/led_count_274__i22</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_33">vga_inst/led_count_274__i22</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_33 to vga_inst/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R3C18D.CLK,R3C18D.Q1,vga_inst/SLICE_33:ROUTE, 0.130,R3C18D.Q1,R3C18D.A1,vga_inst/n2:CTOF_DEL, 0.101,R3C18D.A1,R3C18D.F1,vga_inst/SLICE_33:ROUTE, 0.000,R3C18D.F1,R3C18D.DI1,vga_inst/n103">Data path</A> vga_inst/SLICE_33 to vga_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C18D.CLK to      R3C18D.Q1 <A href="#@comp:vga_inst/SLICE_33">vga_inst/SLICE_33</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         1     0.130<A href="#@net:vga_inst/n2:R3C18D.Q1:R3C18D.A1:0.130">      R3C18D.Q1 to R3C18D.A1     </A> <A href="#@net:vga_inst/n2">vga_inst/n2</A>
CTOF_DEL    ---     0.101      R3C18D.A1 to      R3C18D.F1 <A href="#@comp:vga_inst/SLICE_33">vga_inst/SLICE_33</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n103:R3C18D.F1:R3C18D.DI1:0.000">      R3C18D.F1 to R3C18D.DI1    </A> <A href="#@net:vga_inst/n103">vga_inst/n103</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18D.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18D.CLK:1.216">        OSC.OSC to R3C18D.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18D.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18D.CLK:1.216">        OSC.OSC to R3C18D.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_35">vga_inst/led_count_274__i19</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_35">vga_inst/led_count_274__i19</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_35 to vga_inst/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R3C18C.CLK,R3C18C.Q0,vga_inst/SLICE_35:ROUTE, 0.130,R3C18C.Q0,R3C18C.A0,vga_inst/n5_adj_287:CTOF_DEL, 0.101,R3C18C.A0,R3C18C.F0,vga_inst/SLICE_35:ROUTE, 0.000,R3C18C.F0,R3C18C.DI0,vga_inst/n106">Data path</A> vga_inst/SLICE_35 to vga_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C18C.CLK to      R3C18C.Q0 <A href="#@comp:vga_inst/SLICE_35">vga_inst/SLICE_35</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         1     0.130<A href="#@net:vga_inst/n5_adj_287:R3C18C.Q0:R3C18C.A0:0.130">      R3C18C.Q0 to R3C18C.A0     </A> <A href="#@net:vga_inst/n5_adj_287">vga_inst/n5_adj_287</A>
CTOF_DEL    ---     0.101      R3C18C.A0 to      R3C18C.F0 <A href="#@comp:vga_inst/SLICE_35">vga_inst/SLICE_35</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n106:R3C18C.F0:R3C18C.DI0:0.000">      R3C18C.F0 to R3C18C.DI0    </A> <A href="#@net:vga_inst/n106">vga_inst/n106</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18C.CLK:1.216">        OSC.OSC to R3C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18C.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18C.CLK:1.216">        OSC.OSC to R3C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_35">vga_inst/led_count_274__i20</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_35">vga_inst/led_count_274__i20</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_35 to vga_inst/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R3C18C.CLK,R3C18C.Q1,vga_inst/SLICE_35:ROUTE, 0.130,R3C18C.Q1,R3C18C.A1,vga_inst/n4:CTOF_DEL, 0.101,R3C18C.A1,R3C18C.F1,vga_inst/SLICE_35:ROUTE, 0.000,R3C18C.F1,R3C18C.DI1,vga_inst/n105">Data path</A> vga_inst/SLICE_35 to vga_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C18C.CLK to      R3C18C.Q1 <A href="#@comp:vga_inst/SLICE_35">vga_inst/SLICE_35</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         1     0.130<A href="#@net:vga_inst/n4:R3C18C.Q1:R3C18C.A1:0.130">      R3C18C.Q1 to R3C18C.A1     </A> <A href="#@net:vga_inst/n4">vga_inst/n4</A>
CTOF_DEL    ---     0.101      R3C18C.A1 to      R3C18C.F1 <A href="#@comp:vga_inst/SLICE_35">vga_inst/SLICE_35</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n105:R3C18C.F1:R3C18C.DI1:0.000">      R3C18C.F1 to R3C18C.DI1    </A> <A href="#@net:vga_inst/n105">vga_inst/n105</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18C.CLK:1.216">        OSC.OSC to R3C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18C.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18C.CLK:1.216">        OSC.OSC to R3C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_38">vga_inst/led_count_274__i18</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_38">vga_inst/led_count_274__i18</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_38 to vga_inst/SLICE_38 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R3C18B.CLK,R3C18B.Q1,vga_inst/SLICE_38:ROUTE, 0.130,R3C18B.Q1,R3C18B.A1,vga_inst/n6_adj_288:CTOF_DEL, 0.101,R3C18B.A1,R3C18B.F1,vga_inst/SLICE_38:ROUTE, 0.000,R3C18B.F1,R3C18B.DI1,vga_inst/n107">Data path</A> vga_inst/SLICE_38 to vga_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C18B.CLK to      R3C18B.Q1 <A href="#@comp:vga_inst/SLICE_38">vga_inst/SLICE_38</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         1     0.130<A href="#@net:vga_inst/n6_adj_288:R3C18B.Q1:R3C18B.A1:0.130">      R3C18B.Q1 to R3C18B.A1     </A> <A href="#@net:vga_inst/n6_adj_288">vga_inst/n6_adj_288</A>
CTOF_DEL    ---     0.101      R3C18B.A1 to      R3C18B.F1 <A href="#@comp:vga_inst/SLICE_38">vga_inst/SLICE_38</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n107:R3C18B.F1:R3C18B.DI1:0.000">      R3C18B.F1 to R3C18B.DI1    </A> <A href="#@net:vga_inst/n107">vga_inst/n107</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18B.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18B.CLK:1.216">        OSC.OSC to R3C18B.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R3C18B.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R3C18B.CLK:1.216">        OSC.OSC to R3C18B.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_11">vga_inst/column_275__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_11">vga_inst/column_275__i1</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_11 to vga_inst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R8C16B.CLK,R8C16B.Q0,vga_inst/SLICE_11:ROUTE, 0.132,R8C16B.Q0,R8C16B.A0,vga_inst/column_1:CTOF_DEL, 0.101,R8C16B.A0,R8C16B.F0,vga_inst/SLICE_11:ROUTE, 0.000,R8C16B.F0,R8C16B.DI0,vga_inst/n54">Data path</A> vga_inst/SLICE_11 to vga_inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C16B.CLK to      R8C16B.Q0 <A href="#@comp:vga_inst/SLICE_11">vga_inst/SLICE_11</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         4     0.132<A href="#@net:vga_inst/column_1:R8C16B.Q0:R8C16B.A0:0.132">      R8C16B.Q0 to R8C16B.A0     </A> <A href="#@net:vga_inst/column_1">vga_inst/column_1</A>
CTOF_DEL    ---     0.101      R8C16B.A0 to      R8C16B.F0 <A href="#@comp:vga_inst/SLICE_11">vga_inst/SLICE_11</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n54:R8C16B.F0:R8C16B.DI0:0.000">      R8C16B.F0 to R8C16B.DI0    </A> <A href="#@net:vga_inst/n54">vga_inst/n54</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C16B.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R8C16B.CLK:1.216">        OSC.OSC to R8C16B.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C16B.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R8C16B.CLK:1.216">        OSC.OSC to R8C16B.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Clk_25MHz_inst/SLICE_129">Clk_25MHz_inst/counter_272__i3</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:Clk_25MHz_inst/SLICE_129">Clk_25MHz_inst/counter_272__i3</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Clk_25MHz_inst/SLICE_129 to Clk_25MHz_inst/SLICE_129 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R2C12C.CLK,R2C12C.Q0,Clk_25MHz_inst/SLICE_129:ROUTE, 0.132,R2C12C.Q0,R2C12C.A0,Clk_25MHz_inst/counter_3:CTOF_DEL, 0.101,R2C12C.A0,R2C12C.F0,Clk_25MHz_inst/SLICE_129:ROUTE, 0.000,R2C12C.F0,R2C12C.DI0,Clk_25MHz_inst/n37">Data path</A> Clk_25MHz_inst/SLICE_129 to Clk_25MHz_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12C.CLK to      R2C12C.Q0 <A href="#@comp:Clk_25MHz_inst/SLICE_129">Clk_25MHz_inst/SLICE_129</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         2     0.132<A href="#@net:Clk_25MHz_inst/counter_3:R2C12C.Q0:R2C12C.A0:0.132">      R2C12C.Q0 to R2C12C.A0     </A> <A href="#@net:Clk_25MHz_inst/counter_3">Clk_25MHz_inst/counter_3</A>
CTOF_DEL    ---     0.101      R2C12C.A0 to      R2C12C.F0 <A href="#@comp:Clk_25MHz_inst/SLICE_129">Clk_25MHz_inst/SLICE_129</A>
ROUTE         1     0.000<A href="#@net:Clk_25MHz_inst/n37:R2C12C.F0:R2C12C.DI0:0.000">      R2C12C.F0 to R2C12C.DI0    </A> <A href="#@net:Clk_25MHz_inst/n37">Clk_25MHz_inst/n37</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R2C12C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to Clk_25MHz_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R2C12C.CLK:1.216">        OSC.OSC to R2C12C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R2C12C.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to Clk_25MHz_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R2C12C.CLK:1.216">        OSC.OSC to R2C12C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_13">vga_inst/column_275__i0</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_13">vga_inst/column_275__i0</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_13 to vga_inst/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R8C16A.CLK,R8C16A.Q1,vga_inst/SLICE_13:ROUTE, 0.132,R8C16A.Q1,R8C16A.A1,vga_inst/column_0:CTOF_DEL, 0.101,R8C16A.A1,R8C16A.F1,vga_inst/SLICE_13:ROUTE, 0.000,R8C16A.F1,R8C16A.DI1,vga_inst/n55">Data path</A> vga_inst/SLICE_13 to vga_inst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C16A.CLK to      R8C16A.Q1 <A href="#@comp:vga_inst/SLICE_13">vga_inst/SLICE_13</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         3     0.132<A href="#@net:vga_inst/column_0:R8C16A.Q1:R8C16A.A1:0.132">      R8C16A.Q1 to R8C16A.A1     </A> <A href="#@net:vga_inst/column_0">vga_inst/column_0</A>
CTOF_DEL    ---     0.101      R8C16A.A1 to      R8C16A.F1 <A href="#@comp:vga_inst/SLICE_13">vga_inst/SLICE_13</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n55:R8C16A.F1:R8C16A.DI1:0.000">      R8C16A.F1 to R8C16A.DI1    </A> <A href="#@net:vga_inst/n55">vga_inst/n55</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C16A.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R8C16A.CLK:1.216">        OSC.OSC to R8C16A.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C16A.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R8C16A.CLK:1.216">        OSC.OSC to R8C16A.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Clk_25MHz_inst/SLICE_131">Clk_25MHz_inst/counter_272__i0</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:Clk_25MHz_inst/SLICE_131">Clk_25MHz_inst/counter_272__i0</A>  (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Clk_25MHz_inst/SLICE_131 to Clk_25MHz_inst/SLICE_131 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:REG_DEL, 0.133,R2C12A.CLK,R2C12A.Q1,Clk_25MHz_inst/SLICE_131:ROUTE, 0.132,R2C12A.Q1,R2C12A.A1,Clk_25MHz_inst/counter_0:CTOF_DEL, 0.101,R2C12A.A1,R2C12A.F1,Clk_25MHz_inst/SLICE_131:ROUTE, 0.000,R2C12A.F1,R2C12A.DI1,Clk_25MHz_inst/n40">Data path</A> Clk_25MHz_inst/SLICE_131 to Clk_25MHz_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12A.CLK to      R2C12A.Q1 <A href="#@comp:Clk_25MHz_inst/SLICE_131">Clk_25MHz_inst/SLICE_131</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         2     0.132<A href="#@net:Clk_25MHz_inst/counter_0:R2C12A.Q1:R2C12A.A1:0.132">      R2C12A.Q1 to R2C12A.A1     </A> <A href="#@net:Clk_25MHz_inst/counter_0">Clk_25MHz_inst/counter_0</A>
CTOF_DEL    ---     0.101      R2C12A.A1 to      R2C12A.F1 <A href="#@comp:Clk_25MHz_inst/SLICE_131">Clk_25MHz_inst/SLICE_131</A>
ROUTE         1     0.000<A href="#@net:Clk_25MHz_inst/n40:R2C12A.F1:R2C12A.DI1:0.000">      R2C12A.F1 to R2C12A.DI1    </A> <A href="#@net:Clk_25MHz_inst/n40">Clk_25MHz_inst/n40</A> (to <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R2C12A.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to Clk_25MHz_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R2C12A.CLK:1.216">        OSC.OSC to R2C12A.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'INTERNAL_OSC' 38.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R2C12A.CLK,INTERNAL_OSC">Destination Clock Path</A> OSCH_inst to Clk_25MHz_inst/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R2C12A.CLK:1.216">        OSC.OSC to R2C12A.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY 50.000000 MH"></A>================================================================================
Preference: FREQUENCY 50.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.134ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_7">vga_inst/column_275__i5</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_133">vga_inst/hsync_156</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay vga_inst/SLICE_7 to vga_inst/SLICE_133 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.134ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R8C16D.CLK,R8C16D.Q0,vga_inst/SLICE_7:ROUTE, 0.140,R8C16D.Q0,R8C15D.D0,vga_inst/column_5:CTOF_DEL, 0.101,R8C15D.D0,R8C15D.F0,vga_inst/SLICE_133:ROUTE, 0.000,R8C15D.F0,R8C15D.DI0,vga_inst/o_VGA_HSync_N_275">Data path</A> vga_inst/SLICE_7 to vga_inst/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C16D.CLK to      R8C16D.Q0 <A href="#@comp:vga_inst/SLICE_7">vga_inst/SLICE_7</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         6     0.140<A href="#@net:vga_inst/column_5:R8C16D.Q0:R8C15D.D0:0.140">      R8C16D.Q0 to R8C15D.D0     </A> <A href="#@net:vga_inst/column_5">vga_inst/column_5</A>
CTOF_DEL    ---     0.101      R8C15D.D0 to      R8C15D.F0 <A href="#@comp:vga_inst/SLICE_133">vga_inst/SLICE_133</A>
ROUTE         1     0.000<A href="#@net:vga_inst/o_VGA_HSync_N_275:R8C15D.F0:R8C15D.DI0:0.000">      R8C15D.F0 to R8C15D.DI0    </A> <A href="#@net:vga_inst/o_VGA_HSync_N_275">vga_inst/o_VGA_HSync_N_275</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R8C16D.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R8C16D.CLK:1.216">        OSC.OSC to R8C16D.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R8C15D.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R8C15D.CLK:1.367">      R5C14C.Q0 to R8C15D.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.131ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_141">vga_inst/ball_x_i9</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.377ns  (62.1% logic, 37.9% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_141 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.131ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.143,R5C18C.Q0,R4C18C.D0,vga_inst/game_state_0:CTOF_DEL, 0.101,R4C18C.D0,R4C18C.F0,vga_inst/SLICE_141:ROUTE, 0.000,R4C18C.F0,R4C18C.DI0,vga_inst/n625">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.143<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R4C18C.D0:0.143">      R5C18C.Q0 to R4C18C.D0     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R4C18C.D0 to      R4C18C.F0 <A href="#@comp:vga_inst/SLICE_141">vga_inst/SLICE_141</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n625:R4C18C.F0:R4C18C.DI0:0.000">      R4C18C.F0 to R4C18C.DI0    </A> <A href="#@net:vga_inst/n625">vga_inst/n625</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.377   (62.1% logic, 37.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R4C18C.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R4C18C.CLK:1.367">      R5C14C.Q0 to R4C18C.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.046ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_43">vga_inst/row_273__i8</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_132">vga_inst/vsync_157</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.462ns  (50.6% logic, 49.4% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay vga_inst/SLICE_43 to vga_inst/SLICE_132 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.046ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R7C18A.CLK,R7C18A.Q1,vga_inst/SLICE_43:ROUTE, 0.228,R7C18A.Q1,R7C19A.B0,vga_inst/row_8:CTOF_DEL, 0.101,R7C19A.B0,R7C19A.F0,vga_inst/SLICE_132:ROUTE, 0.000,R7C19A.F0,R7C19A.DI0,vga_inst/o_VGA_VSync_N_279">Data path</A> vga_inst/SLICE_43 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18A.CLK to      R7C18A.Q1 <A href="#@comp:vga_inst/SLICE_43">vga_inst/SLICE_43</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         8     0.228<A href="#@net:vga_inst/row_8:R7C18A.Q1:R7C19A.B0:0.228">      R7C18A.Q1 to R7C19A.B0     </A> <A href="#@net:vga_inst/row_8">vga_inst/row_8</A>
CTOF_DEL    ---     0.101      R7C19A.B0 to      R7C19A.F0 <A href="#@comp:vga_inst/SLICE_132">vga_inst/SLICE_132</A>
ROUTE         1     0.000<A href="#@net:vga_inst/o_VGA_VSync_N_279:R7C19A.F0:R7C19A.DI0:0.000">      R7C19A.F0 to R7C19A.DI0    </A> <A href="#@net:vga_inst/o_VGA_VSync_N_279">vga_inst/o_VGA_VSync_N_279</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.462   (50.6% logic, 49.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C18A.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R7C18A.CLK:1.216">        OSC.OSC to R7C18A.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R7C19A.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R7C19A.CLK:1.367">      R5C14C.Q0 to R7C19A.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.042ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_143">vga_inst/ball_y_i1</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.466ns  (50.2% logic, 49.8% route), 2 logic levels.

 Constraint Details:

      0.466ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_143 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.042ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.232,R5C18C.Q0,R4C18D.B0,vga_inst/game_state_0:CTOF_DEL, 0.101,R4C18D.B0,R4C18D.F0,vga_inst/SLICE_143:ROUTE, 0.000,R4C18D.F0,R4C18D.DI0,vga_inst/n918">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.232<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R4C18D.B0:0.232">      R5C18C.Q0 to R4C18D.B0     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R4C18D.B0 to      R4C18D.F0 <A href="#@comp:vga_inst/SLICE_143">vga_inst/SLICE_143</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n918:R4C18D.F0:R4C18D.DI0:0.000">      R4C18D.F0 to R4C18D.DI0    </A> <A href="#@net:vga_inst/n918">vga_inst/n918</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.466   (50.2% logic, 49.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R4C18D.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R4C18D.CLK:1.367">      R5C14C.Q0 to R4C18D.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.042ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_143">vga_inst/ball_y_i2</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.466ns  (50.2% logic, 49.8% route), 2 logic levels.

 Constraint Details:

      0.466ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_143 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.042ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.232,R5C18C.Q0,R4C18D.B1,vga_inst/game_state_0:CTOF_DEL, 0.101,R4C18D.B1,R4C18D.F1,vga_inst/SLICE_143:ROUTE, 0.000,R4C18D.F1,R4C18D.DI1,vga_inst/n80">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.232<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R4C18D.B1:0.232">      R5C18C.Q0 to R4C18D.B1     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R4C18D.B1 to      R4C18D.F1 <A href="#@comp:vga_inst/SLICE_143">vga_inst/SLICE_143</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n80:R4C18D.F1:R4C18D.DI1:0.000">      R4C18D.F1 to R4C18D.DI1    </A> <A href="#@net:vga_inst/n80">vga_inst/n80</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.466   (50.2% logic, 49.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R4C18D.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R4C18D.CLK:1.367">      R5C14C.Q0 to R4C18D.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.041ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_146">vga_inst/ball_y_i6</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.467ns  (50.1% logic, 49.9% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_146 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.041ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.233,R5C18C.Q0,R4C19B.C0,vga_inst/game_state_0:CTOF_DEL, 0.101,R4C19B.C0,R4C19B.F0,vga_inst/SLICE_146:ROUTE, 0.000,R4C19B.F0,R4C19B.DI0,vga_inst/n2262">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.233<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R4C19B.C0:0.233">      R5C18C.Q0 to R4C19B.C0     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R4C19B.C0 to      R4C19B.F0 <A href="#@comp:vga_inst/SLICE_146">vga_inst/SLICE_146</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n2262:R4C19B.F0:R4C19B.DI0:0.000">      R4C19B.F0 to R4C19B.DI0    </A> <A href="#@net:vga_inst/n2262">vga_inst/n2262</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.467   (50.1% logic, 49.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R4C19B.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R4C19B.CLK:1.367">      R5C14C.Q0 to R4C19B.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.041ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_146">vga_inst/ball_y_i7</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.467ns  (50.1% logic, 49.9% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_146 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 1.041ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.233,R5C18C.Q0,R4C19B.C1,vga_inst/game_state_0:CTOF_DEL, 0.101,R4C19B.C1,R4C19B.F1,vga_inst/SLICE_146:ROUTE, 0.000,R4C19B.F1,R4C19B.DI1,vga_inst/n2264">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.233<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R4C19B.C1:0.233">      R5C18C.Q0 to R4C19B.C1     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R4C19B.C1 to      R4C19B.F1 <A href="#@comp:vga_inst/SLICE_146">vga_inst/SLICE_146</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n2264:R4C19B.F1:R4C19B.DI1:0.000">      R4C19B.F1 to R4C19B.DI1    </A> <A href="#@net:vga_inst/n2264">vga_inst/n2264</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.467   (50.1% logic, 49.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R4C19B.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R4C19B.CLK:1.367">      R5C14C.Q0 to R4C19B.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.979ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_45">vga_inst/row_273__i5</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_132">vga_inst/vsync_157</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.529ns  (63.3% logic, 36.7% route), 3 logic levels.

 Constraint Details:

      0.529ns physical path delay vga_inst/SLICE_45 to vga_inst/SLICE_132 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 0.979ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R7C17D.CLK,R7C17D.Q0,vga_inst/SLICE_45:ROUTE, 0.141,R7C17D.Q0,R7C19B.D1,vga_inst/row_5:CTOF_DEL, 0.101,R7C19B.D1,R7C19B.F1,vga_inst/SLICE_166:ROUTE, 0.053,R7C19B.F1,R7C19A.D0,vga_inst/n2298:CTOF_DEL, 0.101,R7C19A.D0,R7C19A.F0,vga_inst/SLICE_132:ROUTE, 0.000,R7C19A.F0,R7C19A.DI0,vga_inst/o_VGA_VSync_N_279">Data path</A> vga_inst/SLICE_45 to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C17D.CLK to      R7C17D.Q0 <A href="#@comp:vga_inst/SLICE_45">vga_inst/SLICE_45</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE         8     0.141<A href="#@net:vga_inst/row_5:R7C17D.Q0:R7C19B.D1:0.141">      R7C17D.Q0 to R7C19B.D1     </A> <A href="#@net:vga_inst/row_5">vga_inst/row_5</A>
CTOF_DEL    ---     0.101      R7C19B.D1 to      R7C19B.F1 <A href="#@comp:vga_inst/SLICE_166">vga_inst/SLICE_166</A>
ROUTE         1     0.053<A href="#@net:vga_inst/n2298:R7C19B.F1:R7C19A.D0:0.053">      R7C19B.F1 to R7C19A.D0     </A> <A href="#@net:vga_inst/n2298">vga_inst/n2298</A>
CTOF_DEL    ---     0.101      R7C19A.D0 to      R7C19A.F0 <A href="#@comp:vga_inst/SLICE_132">vga_inst/SLICE_132</A>
ROUTE         1     0.000<A href="#@net:vga_inst/o_VGA_VSync_N_279:R7C19A.F0:R7C19A.DI0:0.000">      R7C19A.F0 to R7C19A.DI0    </A> <A href="#@net:vga_inst/o_VGA_VSync_N_279">vga_inst/o_VGA_VSync_N_279</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.529   (63.3% logic, 36.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R7C17D.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R7C17D.CLK:1.216">        OSC.OSC to R7C17D.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R7C19A.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R7C19A.CLK:1.367">      R5C14C.Q0 to R7C19A.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.955ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_147">vga_inst/ball_y_i8</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.553ns  (42.3% logic, 57.7% route), 2 logic levels.

 Constraint Details:

      0.553ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_147 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 0.955ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.319,R5C18C.Q0,R4C17C.B0,vga_inst/game_state_0:CTOF_DEL, 0.101,R4C17C.B0,R4C17C.F0,vga_inst/SLICE_147:ROUTE, 0.000,R4C17C.F0,R4C17C.DI0,vga_inst/n911">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.319<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R4C17C.B0:0.319">      R5C18C.Q0 to R4C17C.B0     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R4C17C.B0 to      R4C17C.F0 <A href="#@comp:vga_inst/SLICE_147">vga_inst/SLICE_147</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n911:R4C17C.F0:R4C17C.DI0:0.000">      R4C17C.F0 to R4C17C.DI0    </A> <A href="#@net:vga_inst/n911">vga_inst/n911</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.553   (42.3% logic, 57.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R4C17C.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R4C17C.CLK:1.367">      R5C14C.Q0 to R4C17C.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 0.944ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:vga_inst/SLICE_149">vga_inst/game_state__i1</A>  (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A> +)
   Destination:    FF         Data in        <A href="#@comp:vga_inst/SLICE_142">vga_inst/ball_y_i0</A>  (to <A href="#@net:clk">clk</A> +)

   Delay:               0.564ns  (41.5% logic, 58.5% route), 2 logic levels.

 Constraint Details:

      0.564ns physical path delay vga_inst/SLICE_149 to vga_inst/SLICE_142 exceeds
      (delay constraint based on source clock period of 26.316ns and destination clock period of 20.000ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.521ns skew requirement (totaling 1.508ns) by 0.944ns

 Physical Path Details:

      <A href="#@path:FREQUENCY 50.000000 MHz ;:REG_DEL, 0.133,R5C18C.CLK,R5C18C.Q0,vga_inst/SLICE_149:ROUTE, 0.330,R5C18C.Q0,R5C14A.C0,vga_inst/game_state_0:CTOF_DEL, 0.101,R5C14A.C0,R5C14A.F0,vga_inst/SLICE_142:ROUTE, 0.000,R5C14A.F0,R5C14A.DI0,vga_inst/n466">Data path</A> vga_inst/SLICE_149 to vga_inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C18C.CLK to      R5C18C.Q0 <A href="#@comp:vga_inst/SLICE_149">vga_inst/SLICE_149</A> (from <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>)
ROUTE        22     0.330<A href="#@net:vga_inst/game_state_0:R5C18C.Q0:R5C14A.C0:0.330">      R5C18C.Q0 to R5C14A.C0     </A> <A href="#@net:vga_inst/game_state_0">vga_inst/game_state_0</A>
CTOF_DEL    ---     0.101      R5C14A.C0 to      R5C14A.F0 <A href="#@comp:vga_inst/SLICE_142">vga_inst/SLICE_142</A>
ROUTE         1     0.000<A href="#@net:vga_inst/n466:R5C14A.F0:R5C14A.DI0:0.000">      R5C14A.F0 to R5C14A.DI0    </A> <A href="#@net:vga_inst/n466">vga_inst/n466</A> (to <A href="#@net:clk">clk</A>)
                  --------
                    0.564   (41.5% logic, 58.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C18C.CLK,INTERNAL_OSC">Source Clock Path</A> OSCH_inst to vga_inst/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C18C.CLK:1.216">        OSC.OSC to R5C18C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY 50.000000 MHz ;:ROUTE, 1.216,OSC.OSC,R5C14C.CLK,INTERNAL_OSC:REG_DEL, 0.154,R5C14C.CLK,R5C14C.Q0,SLICE_134:ROUTE, 1.367,R5C14C.Q0,R5C14A.CLK,clk">Destination Clock Path</A> OSCH_inst to vga_inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.216<A href="#@net:INTERNAL_OSC:OSC.OSC:R5C14C.CLK:1.216">        OSC.OSC to R5C14C.CLK    </A> <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>
REG_DEL     ---     0.154     R5C14C.CLK to      R5C14C.Q0 <A href="#@comp:SLICE_134">SLICE_134</A>
ROUTE        40     1.367<A href="#@net:clk:R5C14C.Q0:R5C14A.CLK:1.367">      R5C14C.Q0 to R5C14A.CLK    </A> <A href="#@net:clk">clk</A>
                  --------
                    2.737   (5.6% logic, 94.4% route), 1 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 38.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY 50.000000 MHz ;               |            -|            -|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
vga_inst/game_state_0                   |      22|       7|     70.00%
                                        |        |        |
vga_inst/o_VGA_VSync_N_279              |       1|       2|     20.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: <A href="#@net:clk">clk</A>   Source: SLICE_134.Q0   Loads: 40
   Covered under: FREQUENCY 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>   Source: OSCH_inst.OSC
      Covered under: FREQUENCY 50.000000 MHz ;   Transfers: 38

Clock Domain: <A href="#@net:INTERNAL_OSC">INTERNAL_OSC</A>   Source: OSCH_inst.OSC   Loads: 31
   Covered under: FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk">clk</A>   Source: SLICE_134.Q0
      Covered under: FREQUENCY NET "INTERNAL_OSC" 38.000000 MHz ;   Transfers: 40


Timing summary (Hold):
---------------

Timing errors: 10  Score: 10355
Cumulative negative slack: 10355

Constraints cover 26615 paths, 2 nets, and 1216 connections (99.51% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 20 (setup), 10 (hold)
Score: 2286821 (setup), 10355 (hold)
Cumulative negative slack: 2297176 (2286821+10355)
