#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 23 16:01:08 2025
# Process ID: 17508
# Current directory: Y:/Code/Digital_Design_MCU/ALU_stu_18
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1380 Y:\Code\Digital_Design_MCU\ALU_stu_18\ALU_stu_18.xpr
# Log file: Y:/Code/Digital_Design_MCU/ALU_stu_18/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/ALU_stu_18\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 971.656 ; gain = 220.141
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri May 23 16:01:58 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri May 23 16:03:01 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clk'...
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
reset_run sys_clk_synth_1
launch_runs -jobs 12 sys_clk_synth_1
[Fri May 23 16:07:01 2025] Launched sys_clk_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/sys_clk_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri May 23 16:08:20 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Fri May 23 16:09:13 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri May 23 16:11:14 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.883 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75FA5A
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 16:13:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 16:13:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 16:13:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 16:13:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 16:14:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 16:14:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75FA5A
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clk'...
catch { config_ip_cache -export [get_ips -all sys_clk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP sys_clk, cache-ID = 372916d382050215; cache size = 8.203 MB.
catch { [ delete_ip_run [get_ips -all sys_clk] ] }
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' from fileset 'sys_clk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci'
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:17:50 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:18:47 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clk'...
catch { config_ip_cache -export [get_ips -all sys_clk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP sys_clk, cache-ID = 01aee382d76264ae; cache size = 8.203 MB.
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci'
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:21:54 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:22:49 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:24:47 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75FA5A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 16:26:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 16:26:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75FA5A
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v]
add_files -norecurse Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:57:50 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 16:58:46 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clk'...
catch { config_ip_cache -export [get_ips -all sys_clk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP sys_clk, cache-ID = 372916d382050215; cache size = 8.203 MB.
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci'
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:01:40 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:03:19 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v]
add_files -norecurse {Y:/Code/Digital_Design_MCU/ALU_gate/rtl/cla4.v Y:/Code/Digital_Design_MCU/ALU_gate/rtl/bcla32.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:09:05 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:09:59 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:16:49 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:17:48 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_ila'
INFO: [Project 1-454] Reading design checkpoint 'y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.dcp' for cell 'u_sys_clk'
INFO: [Project 1-454] Reading design checkpoint 'y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom.dcp' for cell 'u_test_flags_and_result_rom'
INFO: [Project 1-454] Reading design checkpoint 'y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom.dcp' for cell 'u_test_vector_rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3143.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila UUID: c30a8330-47ba-5203-8dbc-7e3e3214d902 
Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk_board.xdc] for cell 'u_sys_clk/inst'
Finished Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk_board.xdc] for cell 'u_sys_clk/inst'
Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xdc] for cell 'u_sys_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3812.453 ; gain = 548.625
Finished Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xdc] for cell 'u_sys_clk/inst'
Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3812.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3856.969 ; gain = 789.586
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files Y:/Code/Digital_Design_MCU/ALU_gate/rtl/bcla32.v] -no_script -reset -force -quiet
remove_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/bcla32.v
set_property is_enabled true [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
WARNING: [HDL 9-3756] overwriting previous definition of module 'black_cell' [Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'grey_cell' [Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v:13]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'black_cell()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
	(Active) Duplicate found at line 1 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'grey_cell()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
	(Active) Duplicate found at line 13 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
[Fri May 23 17:23:03 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 17:26:31 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
[Fri May 23 17:29:12 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75FA5A
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 17:30:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 17:30:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 17:30:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 17:30:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 17:31:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 17:31:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 17:31:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 17:31:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 17:31:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 17:31:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-May-23 17:31:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-May-23 17:31:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property flow {Vivado Synthesis 2019} [get_runs synth_1]
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
WARNING: [HDL 9-3756] overwriting previous definition of module 'black_cell' [Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'grey_cell' [Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v:13]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'black_cell()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
	(Active) Duplicate found at line 1 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'grey_cell()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
	(Active) Duplicate found at line 13 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
[Fri May 23 17:39:07 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 17:40:06 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
WARNING: [HDL 9-3756] overwriting previous definition of module 'black_cell' [Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'grey_cell' [Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v:13]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'black_cell()' found in library 'xil_defaultlib'
Duplicate found at line 4 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
	(Active) Duplicate found at line 1 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'grey_cell()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
	(Active) Duplicate found at line 13 of file Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
[Fri May 23 17:43:43 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 17:44:50 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {140.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.125} CONFIG.CLKOUT1_JITTER {229.696} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sys_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sys_clk'...
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
launch_runs -jobs 12 sys_clk_synth_1
[Fri May 23 17:47:40 2025] Launched sys_clk_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/sys_clk_synth_1/runme.log
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75FA5A
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri May 23 17:48:35 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 17:49:28 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri May 23 17:52:21 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 23 17:53:15 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v]
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/cla4.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sun May 25 14:18:34 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sun May 25 14:20:17 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun May 25 14:21:18 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun May 25 14:25:22 2025] Launched impl_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 26 10:24:39 2025...
