package core

import chisel3._
import chisel3.util._
import chisel3.util.random.LFSR // [æ–°å¢] å¼•å…¥ç¡¬ä»¶éšæœºæ•°å‘ç”Ÿå™¨
import common._

class MemBlackBox extends BlackBox with HasBlackBoxInline {
  val io = IO(new Bundle {
    val clock     = Input(Clock())
    
    // IFU ç«¯å£
    val ifu_addr  = Input(UInt(32.W))
    val ifu_en    = Input(Bool())
    val ifu_data  = Output(UInt(32.W))
    
    // LSU ç«¯å£
    val lsu_addr  = Input(UInt(32.W))
    val lsu_en    = Input(Bool())
    val lsu_wen   = Input(Bool())
    val lsu_wmask = Input(UInt(4.W))
    val lsu_wdata = Input(UInt(32.W))
    val lsu_rdata = Output(UInt(32.W))
  })

  setInline("MemBlackBox.sv",
    """
      |module MemBlackBox(
      |    input clock,
      |    input [31:0] ifu_addr,
      |    input ifu_en,
      |    output reg [31:0] ifu_data,
      |    
      |    input [31:0] lsu_addr,
      |    input lsu_en,
      |    input lsu_wen,
      |    input [3:0] lsu_wmask,
      |    input [31:0] lsu_wdata,
      |    output reg [31:0] lsu_rdata
      |);
      |    import "DPI-C" function int pmem_read(input int addr);
      |    import "DPI-C" function void pmem_write(input int addr, input int data, input byte mask);
      |
      |    always @(posedge clock) begin
      |        // IFU è¯»å–
      |        if (ifu_en) begin
      |            ifu_data <= pmem_read(ifu_addr);
      |        end
      |
      |        // LSU è¯»å†™
      |        if (lsu_en) begin
      |            if (lsu_wen) begin
      |                pmem_write(lsu_addr, lsu_wdata, {4'b0, lsu_wmask});
      |                // å†™æ“ä½œä¸éœ€è¦è¯»æ•°æ®ï¼Œä½†ä¸ºäº†æ³¢å½¢å¥½çœ‹å¯ä»¥æ¸…é›¶
      |                lsu_rdata <= 32'b0;
      |            end else begin
      |                lsu_rdata <= pmem_read(lsu_addr);
      |            end
      |        end
      |    end
      |endmodule
    """.stripMargin)
}

class MemSystem extends Module {
  val io = IO(new Bundle {
    val ifu_bus = Flipped(new AXI4LiteInterface(AXI4LiteParams(32, 32)))
    val lsu_bus = Flipped(new AXI4LiteInterface(AXI4LiteParams(32, 32)))
  })

  val bb = Module(new MemBlackBox())
  bb.io.clock := clock

  // ==================================================================
  //                        ğŸ”¥ æ··æ²Œå¼•æ“ (Chaos Engine) ğŸ”¥
  // ==================================================================
  // ç”Ÿæˆä¸€ä¸ª 16 ä½çš„ä¼ªéšæœºæ•°ï¼Œæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸéƒ½åœ¨å˜
  val chaos = LFSR(16)
  
  // å®šä¹‰æ¯ä¸ªé€šé“çš„æ”¾è¡Œæ¦‚ç‡ (æˆªå–ä¸åŒä½ï¼Œäº’ç›¸ç‹¬ç«‹)
  // ä¾‹å¦‚ï¼šchaos(7, 0) èŒƒå›´æ˜¯ 0~255ã€‚å¦‚æœ > 128ï¼Œå°±æ˜¯çº¦ 50% çš„æ¦‚ç‡æ”¾è¡Œ
  val allow_ifu_ar = chaos(3, 0)   > 4.U  // çº¦ 75% æ¦‚ç‡å…è®¸å–æŒ‡
  val allow_ifu_r  = chaos(7, 4)   > 8.U  // çº¦ 50% æ¦‚ç‡è¿”å›æŒ‡ä»¤
  
  val allow_lsu_ar = chaos(11, 8)  > 10.U // çº¦ 30% æ¦‚ç‡å…è®¸ Load (æ¨¡æ‹Ÿå†…å­˜å¿™)
  val allow_lsu_aw = chaos(15, 12) > 8.U  // çº¦ 50% æ¦‚ç‡å…è®¸ Store åœ°å€
  val allow_lsu_w  = chaos(3, 0)   > 8.U  // çº¦ 50% æ¦‚ç‡å…è®¸ Store æ•°æ®
  val allow_lsu_b  = chaos(7, 4)   > 10.U // çº¦ 30% æ¦‚ç‡è¿”å›å†™å“åº”
  val allow_lsu_r  = chaos(11, 8)  > 8.U  // çº¦ 50% æ¦‚ç‡è¿”å›è¯»æ•°æ®

  // ==================================================================
  //                        1. IFU é€šé“ (å¸¦éšæœºå»¶è¿Ÿ)
  // ==================================================================
  io.ifu_bus.aw.ready := false.B
  io.ifu_bus.w.ready  := false.B
  io.ifu_bus.b.valid  := false.B
  io.ifu_bus.b.bits   := DontCare

  val ifu_r_q = Module(new Queue(chiselTypeOf(io.ifu_bus.r.bits), 4, pipe = true))

  // [ä¿®æ”¹] åªæœ‰é˜Ÿåˆ—æœ‰ç©ºä½ï¼Œä¸”éšæœºæ•°å…è®¸æ—¶ï¼Œæ‰æ‹‰é«˜ ready
  io.ifu_bus.ar.ready := ifu_r_q.io.enq.ready && allow_ifu_ar
  val ifu_fire = io.ifu_bus.ar.valid && io.ifu_bus.ar.ready

  bb.io.ifu_addr := io.ifu_bus.ar.bits.addr
  bb.io.ifu_en   := ifu_fire

  ifu_r_q.io.enq.valid     := RegNext(ifu_fire, false.B)
  ifu_r_q.io.enq.bits.data := bb.io.ifu_data
  ifu_r_q.io.enq.bits.resp := "b00".U
  
  // [ä¿®æ”¹] R é€šé“éšæœºå»¶è¿Ÿè¿”å›ç»™ CPU
  io.ifu_bus.r.valid := ifu_r_q.io.deq.valid && allow_ifu_r
  io.ifu_bus.r.bits  := ifu_r_q.io.deq.bits
  ifu_r_q.io.deq.ready := io.ifu_bus.r.ready && allow_ifu_r


  // ==================================================================
  //                        2. LSU é€šé“ (å¸¦éšæœºå»¶è¿Ÿ)
  // ==================================================================
  val lsu_r_q = Module(new Queue(chiselTypeOf(io.lsu_bus.r.bits), 4, pipe = true))
  val lsu_b_q = Module(new Queue(chiselTypeOf(io.lsu_bus.b.bits), 4, pipe = true))

  // åŸºç¡€çš„è¯»å†™å°±ç»ªæ¡ä»¶
  val can_read  = lsu_r_q.io.enq.ready && allow_lsu_ar
  val can_write = lsu_b_q.io.enq.ready && allow_lsu_aw && allow_lsu_w // æ¨¡æ‹ŸåŒé€šé“åŒæ—¶ Ready

  // è¯»å†™ä»²è£
  val do_read  = io.lsu_bus.ar.valid && can_read
  val do_write = !do_read && (io.lsu_bus.aw.valid && io.lsu_bus.w.valid) && can_write

  io.lsu_bus.ar.ready := can_read
  io.lsu_bus.aw.ready := do_write 
  io.lsu_bus.w.ready  := do_write

  bb.io.lsu_en    := do_read || do_write
  bb.io.lsu_wen   := do_write
  bb.io.lsu_addr  := Mux(do_read, io.lsu_bus.ar.bits.addr, io.lsu_bus.aw.bits.addr)
  bb.io.lsu_wdata := io.lsu_bus.w.bits.data
  bb.io.lsu_wmask := io.lsu_bus.w.bits.strb

  // å†™å…¥é˜Ÿåˆ—
  lsu_r_q.io.enq.valid     := RegNext(do_read, false.B)
  lsu_r_q.io.enq.bits.data := bb.io.lsu_rdata
  lsu_r_q.io.enq.bits.resp := "b00".U

  lsu_b_q.io.enq.valid     := RegNext(do_write, false.B)
  lsu_b_q.io.enq.bits.resp := "b00".U

  // [ä¿®æ”¹] å“åº”é€šé“éšæœºå»¶è¿Ÿè¿”å›
  io.lsu_bus.r.valid   := lsu_r_q.io.deq.valid && allow_lsu_r
  io.lsu_bus.r.bits    := lsu_r_q.io.deq.bits
  lsu_r_q.io.deq.ready := io.lsu_bus.r.ready && allow_lsu_r

  io.lsu_bus.b.valid   := lsu_b_q.io.deq.valid && allow_lsu_b
  io.lsu_bus.b.bits    := lsu_b_q.io.deq.bits
  lsu_b_q.io.deq.ready := io.lsu_bus.b.ready && allow_lsu_b
}