<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>
defines: 
time_elapsed: 2.448s
ram usage: 50992 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqib4bauv/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:3</a>: No timescale set for &#34;main&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:25</a>: No timescale set for &#34;test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:38</a>: No timescale set for &#34;u_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:3</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:25</a>: Compile module &#34;work@test&#34;.

[INF:CP0305] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:38</a>: Compile udp &#34;work@u_test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:25</a>: Implicit port type (wire) for &#34;Z&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v:3</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpqib4bauv/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqib4bauv/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqib4bauv/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>, line:3, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:11
       |vpiFullName:work@main
       |vpiStmt:
       \_for_stmt: , line:12
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:12
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (sel), line:12
             |vpiName:sel
             |vpiFullName:work@main.sel
           |vpiOperand:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:12
             |vpiFullName:work@main
         |vpiForIncStmt:
         \_operation: , line:12
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (sel), line:12
             |vpiName:sel
         |vpiStmt:
         \_for_stmt: , line:13
           |vpiFullName:work@main
           |vpiCondition:
           \_operation: , line:13
             |vpiOpType:20
             |vpiOperand:
             \_ref_obj: (data), line:13
               |vpiName:data
               |vpiFullName:work@main.data
             |vpiOperand:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:16
               |vpiSize:32
               |INT:16
           |vpiForInitStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiLhs:
             \_logic_var: , line:13
               |vpiFullName:work@main
           |vpiForIncStmt:
           \_operation: , line:13
             |vpiOpType:82
             |vpiOperand:
             \_ref_obj: (data), line:13
               |vpiName:data
           |vpiStmt:
           \_begin: , line:13
             |vpiFullName:work@main
             |vpiStmt:
             \_delay_control: , line:14
               |#1
               |vpiStmt:
               \_if_stmt: , line:14
                 |vpiCondition:
                 \_operation: , line:14
                   |vpiOpType:17
                   |vpiOperand:
                   \_ref_obj: (out), line:14
                     |vpiName:out
                     |vpiFullName:work@main.out
                   |vpiOperand:
                   \_bit_select: (data), line:14
                     |vpiName:data
                     |vpiFullName:work@main.data
                     |vpiIndex:
                     \_ref_obj: (sel), line:14
                       |vpiName:sel
                       |vpiFullName:work@main.sel
                 |vpiStmt:
                 \_begin: , line:14
                   |vpiFullName:work@main
                   |vpiStmt:
                   \_sys_func_call: ($display), line:15
                     |vpiName:$display
                     |vpiArgument:
                     \_constant: , line:15
                       |vpiConstType:6
                       |vpiDecompile:&#34;FAILED -- data=%b, sel=%d&#34;
                       |vpiSize:27
                       |STRING:&#34;FAILED -- data=%b, sel=%d&#34;
                     |vpiArgument:
                     \_ref_obj: (data), line:15
                       |vpiName:data
                     |vpiArgument:
                     \_ref_obj: (sel), line:15
                       |vpiName:sel
                   |vpiStmt:
                   \_sys_func_call: ($finish), line:16
                     |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:20
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:20
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (out), line:5
     |vpiName:out
     |vpiFullName:work@main.out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (data), line:6
     |vpiName:data
     |vpiFullName:work@main.data
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (sel), line:7
     |vpiName:sel
     |vpiFullName:work@main.sel
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>, line:25, parent:work@main
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiPort:
   \_port: (Z), line:25
     |vpiName:Z
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Z), line:25
         |vpiName:Z
         |vpiFullName:work@test.Z
   |vpiPort:
   \_port: (D0), line:25
     |vpiName:D0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D0), line:25
         |vpiName:D0
         |vpiFullName:work@test.D0
   |vpiPort:
   \_port: (D1), line:25
     |vpiName:D1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D1), line:25
         |vpiName:D1
         |vpiFullName:work@test.D1
   |vpiPort:
   \_port: (D2), line:25
     |vpiName:D2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D2), line:25
         |vpiName:D2
         |vpiFullName:work@test.D2
   |vpiPort:
   \_port: (D3), line:25
     |vpiName:D3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D3), line:25
         |vpiName:D3
         |vpiFullName:work@test.D3
   |vpiPort:
   \_port: (E0), line:25
     |vpiName:E0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (E0), line:25
         |vpiName:E0
         |vpiFullName:work@test.E0
   |vpiPort:
   \_port: (E1), line:25
     |vpiName:E1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (E1), line:25
         |vpiName:E1
         |vpiFullName:work@test.E1
   |vpiNet:
   \_logic_net: (Z), line:25
   |vpiNet:
   \_logic_net: (D0), line:25
   |vpiNet:
   \_logic_net: (D1), line:25
   |vpiNet:
   \_logic_net: (D2), line:25
   |vpiNet:
   \_logic_net: (D3), line:25
   |vpiNet:
   \_logic_net: (E0), line:25
   |vpiNet:
   \_logic_net: (E1), line:25
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>, line:3
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@test (U1), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>, line:9, parent:work@main
     |vpiDefName:work@test
     |vpiName:U1
     |vpiFullName:work@main.U1
     |vpiPort:
     \_port: (Z), line:25, parent:U1
       |vpiName:Z
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out)
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:5, parent:work@main
           |vpiName:out
           |vpiFullName:work@main.out
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (Z), line:25, parent:U1
           |vpiName:Z
           |vpiFullName:work@main.U1.Z
     |vpiPort:
     \_port: (D0), line:25, parent:U1
       |vpiName:D0
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:6, parent:work@main
           |vpiName:data
           |vpiFullName:work@main.data
           |vpiNetType:48
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (D0), line:25, parent:U1
           |vpiName:D0
           |vpiFullName:work@main.U1.D0
     |vpiPort:
     \_port: (D1), line:25, parent:U1
       |vpiName:D1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:6, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (D1), line:25, parent:U1
           |vpiName:D1
           |vpiFullName:work@main.U1.D1
     |vpiPort:
     \_port: (D2), line:25, parent:U1
       |vpiName:D2
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:6, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (D2), line:25, parent:U1
           |vpiName:D2
           |vpiFullName:work@main.U1.D2
     |vpiPort:
     \_port: (D3), line:25, parent:U1
       |vpiName:D3
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:6, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (D3), line:25, parent:U1
           |vpiName:D3
           |vpiFullName:work@main.U1.D3
     |vpiPort:
     \_port: (E0), line:25, parent:U1
       |vpiName:E0
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (sel)
         |vpiName:sel
         |vpiActual:
         \_logic_net: (sel), line:7, parent:work@main
           |vpiName:sel
           |vpiFullName:work@main.sel
           |vpiNetType:48
           |vpiRange:
           \_range: , line:7
             |vpiLeftRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (E0), line:25, parent:U1
           |vpiName:E0
           |vpiFullName:work@main.U1.E0
     |vpiPort:
     \_port: (E1), line:25, parent:U1
       |vpiName:E1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (sel)
         |vpiName:sel
         |vpiActual:
         \_logic_net: (sel), line:7, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (E1), line:25, parent:U1
           |vpiName:E1
           |vpiFullName:work@main.U1.E1
     |vpiNet:
     \_logic_net: (Z), line:25, parent:U1
     |vpiNet:
     \_logic_net: (D0), line:25, parent:U1
     |vpiNet:
     \_logic_net: (D1), line:25, parent:U1
     |vpiNet:
     \_logic_net: (D2), line:25, parent:U1
     |vpiNet:
     \_logic_net: (D3), line:25, parent:U1
     |vpiNet:
     \_logic_net: (E0), line:25, parent:U1
     |vpiNet:
     \_logic_net: (E1), line:25, parent:U1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>, line:3
   |vpiNet:
   \_logic_net: (out), line:5, parent:work@main
   |vpiNet:
   \_logic_net: (data), line:6, parent:work@main
   |vpiNet:
   \_logic_net: (sel), line:7, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \U1 of type 32
Object: \Z of type 44
Object: \D0 of type 44
Object: \D1 of type 44
Object: \D2 of type 44
Object: \D3 of type 44
Object: \E0 of type 44
Object: \E1 of type 44
Object: \Z of type 36
Object: \D0 of type 36
Object: \D1 of type 36
Object: \D2 of type 36
Object: \D3 of type 36
Object: \E0 of type 36
Object: \E1 of type 36
Object: \out of type 36
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sel of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \sel of type 608
Object:  of type 7
Object:  of type 39
Object: \sel of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>