# EC413 Lab 6 â€“ Pipelined 32-bit Datapath

This project implements a 4-stage pipelined 32-bit datapath in Verilog for EC413: Computer Organization. The pipeline includes Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), and Write Back (WB) stages, following a modular and hierarchical design.

## ğŸš€ Features

- 4-stage pipelined datapath (S1â€“S4)
- Parameterized 32-bit ALU with support for R-type and I-type instructions
- Register file with configurable read/write
- MUX-controlled operand routing
- Behavioral Verilog-based design
- Testbenches for ALU, registers, and full pipeline
- Custom instruction format with simplified opcode decoding

## ğŸ“ Key Modules

- `Pipeline.v` â€“ Top-level datapath
- `ALU.v` â€“ n-bit arithmetic and logic unit
- `nbit_register_file.v` â€“ Parameterized register file
- `S1_Register.v`, `S2_Register.v`, `S3_Register.v` â€“ Stage registers
- `MUX.v` â€“ Multiplexer for operand selection
- `ALU_tb.v`, `Register_tb.v`, `Pipeline_tb.v` â€“ Testbenches

## ğŸ§ª Testing

Includes waveforms and test cases for:
- ALU operations: ADD, SUB, MOV, SLT, NAND, NOR, etc.
- Instruction execution through all four stages
- Register read/write correctness
