<HdlAssembly Language="Verilog">
  <Property Name="hasDebugLogic" Parameter="true" Type="Bool" Default="true"/>
  <instance worker="pattern"/>
  <instance Worker="bias_vhdl"/>
  <instance worker="capture"/>
  <connection>
    <attach instance="pattern" interface='out'/>
    <attach instance="bias_vhdl" interface='in'/>
  </connection>
  <connection>
    <attach instance="bias_vhdl" interface='out'/>
    <attach instance="capture" interface='in'/>
  </connection>
</HdlAssembly>

   
