

================================================================
== Vitis HLS Report for 'SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6'
================================================================
* Date:           Mon Oct 28 14:09:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_6  |       75|       75|         1|          1|          1|    75|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.90>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_ROW_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_load"   --->   Operation 33 'read' 'B_ROW_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln140 = store i7 0, i7 %j" [fixed_point_stream_convolution.cpp:140]   --->   Operation 34 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body82"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [fixed_point_stream_convolution.cpp:140]   --->   Operation 38 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.87ns)   --->   "%icmp_ln140 = icmp_eq  i7 %j_1, i7 75" [fixed_point_stream_convolution.cpp:140]   --->   Operation 39 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln140 = add i7 %j_1, i7 1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 40 'add' 'add_ln140' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.body82.split, void %L3.preheader.exitStub" [fixed_point_stream_convolution.cpp:140]   --->   Operation 41 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i7 %phi_urem" [fixed_point_stream_convolution.cpp:140]   --->   Operation 42 'load' 'phi_urem_load_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [fixed_point_stream_convolution.cpp:140]   --->   Operation 43 'load' 'phi_mul_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %j_1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 44 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [fixed_point_stream_convolution.cpp:142]   --->   Operation 45 'specpipeline' 'specpipeline_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 75, i64 75, i64 75" [fixed_point_stream_convolution.cpp:140]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fixed_point_stream_convolution.cpp:140]   --->   Operation 47 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %phi_urem_load_1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 48 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 49 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 50 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 51 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 52 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 53 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 54 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 55 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 56 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 57 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 58 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 59 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 60 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 61 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 62 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 63 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 64 'getelementptr' 'SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 65 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 66 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 67 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 68 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 69 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 70 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 71 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 72 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 73 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.81ns)   --->   "%add_ln140_1 = add i14 %phi_mul_load, i14 171" [fixed_point_stream_convolution.cpp:140]   --->   Operation 74 'add' 'add_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i14.i32.i32, i14 %phi_mul_load, i32 9, i32 13" [fixed_point_stream_convolution.cpp:140]   --->   Operation 75 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.55ns)   --->   "%icmp_ln143 = icmp_ult  i32 %zext_ln140, i32 %B_ROW_load_read" [fixed_point_stream_convolution.cpp:143]   --->   Operation 76 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln140)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %if.else92, void %if.then84" [fixed_point_stream_convolution.cpp:143]   --->   Operation 77 'br' 'br_ln143' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.89ns)   --->   "%switch_ln148 = switch i5 %trunc_ln2, void %arrayidx973.case.24, i5 0, void %arrayidx973.case.0, i5 1, void %arrayidx973.case.1, i5 2, void %arrayidx973.case.2, i5 3, void %arrayidx973.case.3, i5 4, void %arrayidx973.case.4, i5 5, void %arrayidx973.case.5, i5 6, void %arrayidx973.case.6, i5 7, void %arrayidx973.case.7, i5 8, void %arrayidx973.case.8, i5 9, void %arrayidx973.case.9, i5 10, void %arrayidx973.case.10, i5 11, void %arrayidx973.case.11, i5 12, void %arrayidx973.case.12, i5 13, void %arrayidx973.case.13, i5 14, void %arrayidx973.case.14, i5 15, void %arrayidx973.case.15, i5 16, void %arrayidx973.case.16, i5 17, void %arrayidx973.case.17, i5 18, void %arrayidx973.case.18, i5 19, void %arrayidx973.case.19, i5 20, void %arrayidx973.case.20, i5 21, void %arrayidx973.case.21, i5 22, void %arrayidx973.case.22, i5 23, void %arrayidx973.case.23" [fixed_point_stream_convolution.cpp:148]   --->   Operation 78 'switch' 'switch_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 1.89>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 79 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 23)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 80 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 81 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 22)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 82 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 83 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 21)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 84 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 85 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 20)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 86 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 87 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 19)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 88 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 89 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 18)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 90 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 91 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 17)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 92 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 93 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 16)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 94 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A" [fixed_point_stream_convolution.cpp:148]   --->   Operation 95 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 15)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 96 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 97 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 14)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 98 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 99 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 13)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 100 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 101 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 12)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 102 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 103 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 11)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 104 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 105 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 106 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 107 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 108 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 109 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 110 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 111 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 112 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 113 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 114 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 115 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 116 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 117 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 118 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 119 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 120 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 121 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 122 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 123 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 124 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 125 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 126 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 127 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 24)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 128 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc99"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:144]   --->   Operation 130 'read' 'in_stream_a_read' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:145]   --->   Operation 131 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.89ns)   --->   "%switch_ln145 = switch i5 %trunc_ln2, void %arrayidx914.case.24, i5 0, void %arrayidx914.case.0, i5 1, void %arrayidx914.case.1, i5 2, void %arrayidx914.case.2, i5 3, void %arrayidx914.case.3, i5 4, void %arrayidx914.case.4, i5 5, void %arrayidx914.case.5, i5 6, void %arrayidx914.case.6, i5 7, void %arrayidx914.case.7, i5 8, void %arrayidx914.case.8, i5 9, void %arrayidx914.case.9, i5 10, void %arrayidx914.case.10, i5 11, void %arrayidx914.case.11, i5 12, void %arrayidx914.case.12, i5 13, void %arrayidx914.case.13, i5 14, void %arrayidx914.case.14, i5 15, void %arrayidx914.case.15, i5 16, void %arrayidx914.case.16, i5 17, void %arrayidx914.case.17, i5 18, void %arrayidx914.case.18, i5 19, void %arrayidx914.case.19, i5 20, void %arrayidx914.case.20, i5 21, void %arrayidx914.case.21, i5 22, void %arrayidx914.case.22, i5 23, void %arrayidx914.case.23" [fixed_point_stream_convolution.cpp:145]   --->   Operation 132 'switch' 'switch_ln145' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 1.89>
ST_1 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 133 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 23)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 134 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 135 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 22)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 136 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 137 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 21)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 138 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 139 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 20)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 140 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 141 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 19)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 142 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 143 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 18)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 144 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 145 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 17)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 146 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 147 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 16)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 148 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A" [fixed_point_stream_convolution.cpp:145]   --->   Operation 149 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 15)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 150 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 151 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 14)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 152 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 153 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 13)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 154 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 155 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 12)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 156 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 157 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 11)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 158 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 159 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 160 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 161 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 162 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 163 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 164 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 165 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 166 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 167 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 168 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 169 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 170 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 171 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 172 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 173 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 174 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 175 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 176 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 177 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 178 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 179 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 180 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 181 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 24)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 182 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc99" [fixed_point_stream_convolution.cpp:146]   --->   Operation 183 'br' 'br_ln146' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%phi_urem_load = load i7 %phi_urem" [fixed_point_stream_convolution.cpp:140]   --->   Operation 184 'load' 'phi_urem_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.87ns)   --->   "%add_ln140_2 = add i7 %phi_urem_load, i7 1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 185 'add' 'add_ln140_2' <Predicate = (!icmp_ln140)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.87ns)   --->   "%icmp_ln140_1 = icmp_ult  i7 %add_ln140_2, i7 3" [fixed_point_stream_convolution.cpp:140]   --->   Operation 186 'icmp' 'icmp_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.99ns)   --->   "%select_ln140 = select i1 %icmp_ln140_1, i7 %add_ln140_2, i7 0" [fixed_point_stream_convolution.cpp:140]   --->   Operation 187 'select' 'select_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln140 = store i7 %add_ln140, i7 %j" [fixed_point_stream_convolution.cpp:140]   --->   Operation 188 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln140 = store i14 %add_ln140_1, i14 %phi_mul" [fixed_point_stream_convolution.cpp:140]   --->   Operation 189 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln140 = store i7 %select_ln140, i7 %phi_urem" [fixed_point_stream_convolution.cpp:140]   --->   Operation 190 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body82" [fixed_point_stream_convolution.cpp:140]   --->   Operation 191 'br' 'br_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln140)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.909ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_urem' [60]  (1.588 ns)
	'load' operation 7 bit ('phi_urem_load', fixed_point_stream_convolution.cpp:140) on local variable 'phi_urem' [265]  (0.000 ns)
	'add' operation 7 bit ('add_ln140_2', fixed_point_stream_convolution.cpp:140) [266]  (1.870 ns)
	'icmp' operation 1 bit ('icmp_ln140_1', fixed_point_stream_convolution.cpp:140) [267]  (1.870 ns)
	'select' operation 7 bit ('select_ln140', fixed_point_stream_convolution.cpp:140) [268]  (0.993 ns)
	'store' operation 0 bit ('store_ln140', fixed_point_stream_convolution.cpp:140) of variable 'select_ln140', fixed_point_stream_convolution.cpp:140 on local variable 'phi_urem' [271]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
