{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633847227721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633847227721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 14:27:07 2021 " "Processing started: Sun Oct 10 14:27:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633847227721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633847227721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_4bits -c adder_4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_4bits -c adder_4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633847227721 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633847228031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bits-inside_adder " "Found design unit 1: adder_4bits-inside_adder" {  } { { "adder_4bits.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_4bits/adder_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633847228373 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "adder_4bits.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_4bits/adder_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633847228373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633847228373 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_TARGET_FOR_ASSIGNMENT" "adder_4bits.vhd(19) " "VHDL error at adder_4bits.vhd(19): item cannot be assigned value" {  } { { "adder_4bits.vhd" "" { Text "C:/Users/choug/fpgaProjects/adder_4bits/adder_4bits.vhd" 19 0 0 } }  } 0 10372 "VHDL error at %1!s!: item cannot be assigned value" 0 0 "Quartus II" 0 -1 1633847228373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633847228477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 10 14:27:08 2021 " "Processing ended: Sun Oct 10 14:27:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633847228477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633847228477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633847228477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633847228477 ""}
