// Seed: 3471498943
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  parameter id_3 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_3 = 32'd96
) (
    input supply0 _id_0,
    input tri id_1
    , id_11,
    output tri0 id_2,
    output tri0 _id_3,
    output tri0 id_4,
    output wire id_5,
    output wor id_6,
    output wor id_7,
    input supply1 id_8,
    output tri1 id_9
);
  assign id_9 = id_0;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  logic [id_0 : id_3] id_12;
endmodule
