\section{A\+D\+C\+\_\+interrupts\+\_\+definition}
\label{group__ADC__interrupts__definition}\index{A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}~((uint16\+\_\+t)0x0205)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}~((uint16\+\_\+t)0x0106)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}~((uint16\+\_\+t)0x0407)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint16\+\_\+t)0x201\+A)
\item 
\#define \textbf{ I\+S\+\_\+\+A\+D\+C\+\_\+\+IT}(IT)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\label{group__ADC__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}} 
\index{A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD@{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD@{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}!A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}}
\subsubsection{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD~((uint16\+\_\+t)0x0106)}



Definition at line \textbf{ 473} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__interrupts__definition_ga0ad335d835f54415194d448019569e00}} 
\index{A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}!A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}}
\subsubsection{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC~((uint16\+\_\+t)0x0205)}



Definition at line \textbf{ 472} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}} 
\index{A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC@{A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC@{A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}!A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}}
\subsubsection{A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC~((uint16\+\_\+t)0x0407)}



Definition at line \textbf{ 474} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}} 
\index{A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR@{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR@{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}!A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}}
\subsubsection{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR~((uint16\+\_\+t)0x201\+A)}



Definition at line \textbf{ 475} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__interrupts__definition_gaf5f8d35930becff402eeb8220641432f}} 
\index{A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}!I\+S\+\_\+\+A\+D\+C\+\_\+\+IT@{I\+S\+\_\+\+A\+D\+C\+\_\+\+IT}}
\index{I\+S\+\_\+\+A\+D\+C\+\_\+\+IT@{I\+S\+\_\+\+A\+D\+C\+\_\+\+IT}!A\+D\+C\+\_\+interrupts\+\_\+definition@{A\+D\+C\+\_\+interrupts\+\_\+definition}}
\subsubsection{I\+S\+\_\+\+A\+D\+C\+\_\+\+IT}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+A\+D\+C\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || \(\backslash\)
                       ((IT) == ADC_IT_JEOC)|| ((IT) == ADC_IT_OVR))
\end{DoxyCode}


Definition at line \textbf{ 476} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

