	component UART_Demo is
		port (
			clk_clk                               : in  std_logic                    := 'X';             -- clk
			pll_0_locked_export                   : out std_logic;                                       -- export
			reset_reset_n                         : in  std_logic                    := 'X';             -- reset_n
			pio_led_external_connection_export    : out std_logic_vector(7 downto 0);                    -- export
			pio_switch_external_connection_export : in  std_logic_vector(2 downto 0) := (others => 'X'); -- export
			pio_button_external_connection_export : in  std_logic_vector(1 downto 0) := (others => 'X')  -- export
		);
	end component UART_Demo;

