// Seed: 3212078338
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2[(  1  ||  1 'b0 ) : -1],
    input wand id_3,
    input supply0 id_4[module_0 : ~  -1]
);
  string [1 : -1] id_6;
  assign id_6 = "";
  reg id_7;
  id_8 :
  assert property (@(posedge id_7 or posedge id_7, posedge 1) -1'b0) $signed(9);
  ;
  union packed {logic id_9;} id_10 = "";
  always id_7 <= 1;
  assign id_7 = 1'b0 >> -1;
  localparam id_11 = -1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    output supply0 id_8,
    output wand id_9,
    output tri1 id_10,
    input wire id_11,
    output supply0 id_12,
    output wand id_13,
    input uwire id_14,
    output wand id_15
);
  wire id_17 = !1'b0;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
