Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 725004e8513049da98cb56104220baf0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot median_filter_tb_behav xil_defaultlib.median_filter_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.type_def
Compiling architecture structural of entity xil_defaultlib.median_filter [median_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.median_filter_tb
Built simulation snapshot median_filter_tb_behav
