/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_e.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_HOL_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080010,
        0,
        1,
        soc_E2E_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2ECC_HOL_EN_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96001000,
        0,
        1,
        soc_E2ECC_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2ECC_HOL_EN_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001000,
        0,
        1,
        soc_E2ECC_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2ECC_HOL_PBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080012,
        0,
        1,
        soc_E2ECC_HOL_PBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2ECC_HOL_PBM_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080012,
        0,
        1,
        soc_E2ECC_HOL_PBM_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2ECC_HOL_PBM_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080012,
        0,
        1,
        soc_E2ECC_HOL_PBM_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_MAX_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080021,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2ECC_MAX_TX_TIMER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96001200,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2ECC_MAX_TX_TIMER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001200,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_MIN_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080020,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2ECC_MIN_TX_TIMER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96001100,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2ECC_MIN_TX_TIMER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a001100,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2ECC_PORT_MAPPINGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x16000410,
        0,
        1,
        soc_E2ECC_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_PORT_MAPPING_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080400,
        0,
        1,
        soc_E2ECC_PORT_MAPPING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_TX_ENABLE_BMPr */
        soc_block_list[5],
        soc_genreg,
        18,
        0x16080420,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2ECC_TX_ENABLE_BMPr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2ECC_TX_ENABLE_BMP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x5a002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2ECC_TX_ENABLE_BMP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2ECC_TX_ENABLE_BMP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        7,
        0x96002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2ECC_TX_ENABLE_BMP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2ECC_TX_ENABLE_BMP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        32,
        0x5a002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2ECC_TX_ENABLE_BMP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_TX_MODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080470,
        0,
        1,
        soc_E2ECC_TX_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2ECC_TX_MODE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a003100,
        0,
        1,
        soc_E2ECC_TX_MODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2ECC_TX_MODE_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96003100,
        0,
        1,
        soc_E2ECC_TX_MODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2ECC_TX_MODE_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005200,
        0,
        1,
        soc_E2ECC_TX_MODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2ECC_TX_PORTS_NUMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080460,
        0,
        1,
        soc_E2ECC_TX_PORTS_NUMr_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2ECC_TX_PORTS_NUM_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96003000,
        0,
        1,
        soc_E2ECC_TX_PORTS_NUM_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2ECC_TX_PORTS_NUM_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a005000,
        0,
        1,
        soc_E2ECC_TX_PORTS_NUM_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000006a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_E2ECONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80016,
        0,
        14,
        soc_E2ECONFIGr_fields,
        SOC_RESET_VAL_DEC(0x01068c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2ECONFIG_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80016,
        0,
        16,
        soc_E2ECONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x51068c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_DISC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1b080071,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_DISC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_DISC_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6e007100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_DISC_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_RESET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1b0800a1,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_RESET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6e00a100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_RESET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_SET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1b080041,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_SET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_SET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6e004100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_SET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_VALr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1b080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_VALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_CNT_VAL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6e000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_VAL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_DISC0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1b080039,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_DISC1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1b08003d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_DISC0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6e003900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_DISC1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6e003d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1b080031,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1b080035,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6e003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEMA_TX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6e003500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_DISC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1a080071,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_DISC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_DISC_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6a007100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_DISC_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_RESET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1a0800a1,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_RESET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6a00a100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_RESET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_SET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1a080041,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_SET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_SET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6a004100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_SET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_VALr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1a080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_VALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_CNT_VAL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6a000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_DISC0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1a080039,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_DISC1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1a08003d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_DISC0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6a003900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_DISC1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6a003d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1a080031,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1a080035,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6a003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCEXT_TX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x6a003500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_DISC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x19080071,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_DISC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_DISC_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x66007100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_DISC_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_RESET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x190800a1,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_RESET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x6600a100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_RESET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_SET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x19080041,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_SET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_SET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x66004100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_SET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_VALr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x19080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_VALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_CNT_VAL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x66000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_VAL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_DISC0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x19080039,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_DISC1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1908003d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_DISC0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x66003900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_DISC1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x66003d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x19080031,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x19080035,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x66003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCINT_TX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x66003500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_DISC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1d080071,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_DISC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_DISC_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x76007100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_DISC_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_RESET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1d0800a1,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_RESET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x7600a100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_RESET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_SET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1d080041,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_SET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_SET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x76004100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_SET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_VALr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1d080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_VALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_CNT_VAL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x76000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEXT_CNT_VAL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_DISC0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1d080039,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_DISC1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1d08003d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_DISC0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x76003900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_DISC1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x76003d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1d080031,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1d080035,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x76003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCQEN_TX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x76003500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_DISC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1c080071,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_DISC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_DISC_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x72007100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_DISC_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_RESET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1c0800a1,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_RESET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x7200a100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_RESET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_SET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1c080041,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_SET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_SET_LIMIT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x72004100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_SET_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_VALr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1c080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_VALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_CNT_VAL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x72000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_CNT_VAL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_DISC0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1c080039,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_DISC1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1c08003d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_DISC0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x72003900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_DISC1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x72003d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_DISC1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1c080031,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1c080035,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x72003100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFCRQE_TX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x72003500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFCEMA_TX_RMT_IBP1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTRr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080100,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTR_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2033000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTR_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x80100,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTR_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTR_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2033000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTR_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x1808000a,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x62000a00,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_CNT_ATTR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        64,
        0x92010000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_ATTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_CNT_DISC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080340,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_DISC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_CNT_DISC_LIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2066000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_DISC_LIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x01988331, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_CNT_DISC_LIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x80340,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_E2EFC_CNT_DISC_LIMIT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00cc4331, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_CNT_DISC_LIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2066000,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_E2EFC_CNT_DISC_LIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00cc4331, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_E2EFC_CNT_DISC_LIMIT_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080340,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_DISC_LIMIT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x27ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080380,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_RESET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2076000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_RESET_LIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x4005006e, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x80380,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_E2EFC_CNT_RESET_LIMIT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x2002806e, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2076000,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_E2EFC_CNT_RESET_LIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x2002806e, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080380,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_RESET_LIMIT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x27ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080380,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_CNT_RESET_LIMIT_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        64,
        0x92038000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_CNT_RESET_LIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_CNT_SET_LIMITr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080300,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_SET_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2056000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_SET_LIMIT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x400a80dd, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x80300,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_E2EFC_CNT_SET_LIMIT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x200540dd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2056000,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_E2EFC_CNT_SET_LIMIT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x200540dd, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080300,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_SET_LIMIT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x27ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        64,
        0x92030000,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_CNT_SET_LIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_CNT_VALr */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080140,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_CNT_VALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_CNT_VAL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2043000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_CNT_VAL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_CNT_VAL_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x80140,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_CNT_VAL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_CNT_VAL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x2043000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_CNT_VAL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_E2EFC_CNT_VAL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        48,
        0x14080140,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_CNT_VAL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_CNT_VAL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        64,
        0x92014000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_CNT_VAL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x14080000,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_CONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032000,
        0,
        1,
        soc_E2EFC_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_CONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80070,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_CONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032000,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_CONFIG_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080000,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_CONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000000,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000000,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2EFC_HG_MAX_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x16080040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2031500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_HG_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x8006a,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2031500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x16080040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        10,
        0x16080040,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2EFC_HG_MIN_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x16080030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2031000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_HG_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80066,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2031000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x16080030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        10,
        0x16080030,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_IBP_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080011,
        0,
        1,
        soc_E2E_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_IBP_EN_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030e00,
        0,
        2,
        soc_E2EFC_IBP_EN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_IBP_EN_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80064,
        0,
        2,
        soc_E2EFC_IBP_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_IBP_EN_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030e00,
        0,
        2,
        soc_E2EFC_IBP_EN_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_IBP_EN_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a004000,
        0,
        1,
        soc_E2ECC_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_IBP_EN_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x96004000,
        0,
        1,
        soc_E2ECC_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2EFC_IBP_HG_RMODr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080013,
        0,
        4,
        soc_E2EFC_IBP_HG_RMODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030f00,
        0,
        4,
        soc_E2EFC_IBP_HG_RMOD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80065,
        0,
        4,
        soc_E2EFC_IBP_HG_RMOD_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030f00,
        0,
        4,
        soc_E2EFC_IBP_HG_RMOD_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080013,
        0,
        4,
        soc_E2EFC_IBP_HG_RMOD_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16080013,
        0,
        4,
        soc_E2EFC_IBP_HG_RMOD_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_MAX_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        7,
        0x96005800,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_MAX_TX_TIMER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x5a005800,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_MEM_TMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x207a000,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_MIN_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        7,
        0x96005000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_MIN_TX_TIMER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x5a005000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2ECC_MAX_TX_TIMER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_PARITYERRORPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x14080001,
        SOC_REG_FLAG_RO,
        2,
        soc_E2EFC_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_PARITYERRORPTR_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032100,
        SOC_REG_FLAG_RO,
        2,
        soc_E2EFC_PARITYERRORPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_PARITYERRORPTR_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80071,
        SOC_REG_FLAG_RO,
        2,
        soc_E2EFC_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_PARITYERRORPTR_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032100,
        SOC_REG_FLAG_RO,
        2,
        soc_E2EFC_PARITYERRORPTR_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_PARITYERRORPTR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000100,
        SOC_REG_FLAG_RO,
        2,
        soc_E2EFC_PARITYERRORPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPINGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x14000410,
        0,
        1,
        soc_E2ECC_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPING_BCM56440_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x18000042,
        0,
        1,
        soc_E2ECC_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        55,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPING_BCM56450_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x60004200,
        0,
        1,
        soc_E2EFC_PORT_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        76,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x14080400,
        0,
        1,
        soc_E2ECC_PORT_MAPPING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIG_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080042,
        0,
        1,
        soc_E2ECC_PORT_MAPPING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62004200,
        0,
        1,
        soc_E2EFC_PORT_MAPPING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92040000,
        0,
        1,
        soc_E2EFC_PORT_MAPPING_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_RMOD_CFGr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x96004100,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_RMOD_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_RMOD_CFG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2140000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RMOD_CFG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_RMOD_CFG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2140000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RMOD_CFG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_E2EFC_RMOD_CFG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x5a004100,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_RMOD_CFG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_RMOD_CFG_BCM56450_B0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x5a004100,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_E2EFC_RMOD_CFG_BCM56450_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_RX_CNTr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x207b000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMODIDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x14080003,
        0,
        8,
        soc_E2EFC_RX_RMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080003,
        0,
        4,
        soc_E2EFC_RX_RMODID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080004,
        0,
        4,
        soc_E2EFC_RX_RMODID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000300,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_E2EFC_RX_RMODID_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000300,
        0,
        4,
        soc_E2EFC_RX_RMODID_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000400,
        0,
        4,
        soc_E2EFC_RX_RMODID_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032300,
        0,
        8,
        soc_E2EFC_RX_RMODID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80073,
        0,
        8,
        soc_E2EFC_RX_RMODID_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000081, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMODID_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032300,
        0,
        8,
        soc_E2EFC_RX_RMODID_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000081, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080240,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080250,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2055000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80240,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2055000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080240,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1808003a,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62003a00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92024000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1808003e,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62003e00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080250,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92025000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_E2EFC_RX_RMT_IBP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUTr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080010,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2032400,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80080,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2032400,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x18080005,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x62000500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92001000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_E2EFC_RX_RMT_TIMEOUT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_TX_CNTr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x207c000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_RX_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMODIDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x14080002,
        0,
        8,
        soc_E2EFC_RX_RMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080001,
        0,
        4,
        soc_E2EFC_RX_RMODID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x18080002,
        0,
        4,
        soc_E2EFC_RX_RMODID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000200,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_E2EFC_RX_RMODID_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000100,
        0,
        4,
        soc_E2EFC_RX_RMODID_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000200,
        0,
        4,
        soc_E2EFC_RX_RMODID_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032200,
        0,
        8,
        soc_E2EFC_RX_RMODID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80072,
        0,
        8,
        soc_E2EFC_RX_RMODID_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000081, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMODID_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2032200,
        0,
        8,
        soc_E2EFC_RX_RMODID_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000081, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080220,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080230,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2054000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC0_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80220,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2054000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92022000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2054500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC1_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80230,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC1_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2054500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_DISC1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92023000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_DISC1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP1r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x14080210,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2053000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP0_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2053000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92020000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2053500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP1_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80210,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP1_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x2053500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2EFC_TX_RMT_IBP1_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x92021000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2EFC_TX_RMT_IBP1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPBKPSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80002,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPCELLCOUNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x9,
        SOC_REG_FLAG_RO,
        1,
        soc_E2EIBPCELLCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPCELLSETLIMITr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x7,
        0,
        2,
        soc_E2EIBPCELLSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x000040dd, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPDISCARDSETLIMITr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x8,
        0,
        1,
        soc_E2EIBPDISCARDSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000331, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPDISCSTATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80005,
        SOC_REG_FLAG_RO,
        1,
        soc_BKPMETERINGDISCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPPKTCOUNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6,
        SOC_REG_FLAG_RO,
        1,
        soc_E2EIBPPKTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2EIBPPKTSETLIMITr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5,
        0,
        2,
        soc_E2EIBPPKTSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00004015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_CONTROL_FIELDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080004,
        0,
        2,
        soc_E2E_CONTROL_FIELDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080056,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080057,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e002000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080066,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a001f00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080685,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080601,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56840_B0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080c01,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46000100,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_Xr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080201,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_X_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46000100,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_Yr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080401,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_DROP_COUNT_Y_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46000100,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_HOL_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080000,
        0,
        1,
        soc_E2E_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_E2E_HOL_PBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080001,
        0,
        1,
        soc_E2E_HOL_PBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_E2E_HOL_PBM_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080001,
        0,
        1,
        soc_E2E_HOL_PBM_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080001,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000400,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000400,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000400,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080001,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000400,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56800_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080601,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080638,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080000,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080000,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56800_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080600,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080637,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPEr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080002,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000500,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000500,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000500,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080002,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000500,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080602,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODEr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080003,
        0,
        1,
        soc_E2E_HOL_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000600,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000600,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000600,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080003,
        0,
        1,
        soc_E2E_HOL_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000600,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080603,
        0,
        1,
        soc_E2E_HOL_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_HOL_STATUS0_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801c5,
        0,
        2,
        soc_E2E_HOL_STATUS0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_HOL_STATUS1_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801c6,
        0,
        2,
        soc_E2E_HOL_STATUS1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_HOL_STATUS2_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801c7,
        0,
        2,
        soc_E2E_HOL_STATUS2_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_HOL_STATUS3_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801c8,
        0,
        2,
        soc_E2E_HOL_STATUS3_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080276,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d45,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014500,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d43,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080277,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d46,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014600,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d44,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080278,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d47,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014700,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d45,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080273,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d42,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d40,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080274,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d43,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d41,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080275,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e014400,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d42,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_HOL_XBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080001,
        0,
        1,
        soc_E2E_HOL_XBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080005,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000800,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000800,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000800,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080005,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000800,
        0,
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080605,
        0,
        1,
        soc_E2E_HOL_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_DA_LS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MSr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080004,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000700,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000700,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000700,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080004,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000700,
        0,
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080604,
        0,
        1,
        soc_E2E_HOL_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_DA_MS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPEr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080006,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000900,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000900,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000900,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080006,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000900,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080606,
        0,
        1,
        soc_E2E_HOL_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_LENGTH_TYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODEr */
        soc_block_list[7],
        soc_genreg,
        1,
        0x2080007,
        0,
        1,
        soc_E2E_HOL_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000a00,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000a00,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000a00,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56624_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080007,
        0,
        1,
        soc_E2E_HOL_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000a00,
        0,
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2080607,
        0,
        1,
        soc_E2E_HOL_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa000700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_E2E_HOL_RX_OPCODE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_E2E_MAX_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080003,
        0,
        1,
        soc_E2E_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_MAX_TX_TIMER_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080003,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_E2E_MIN_TX_TIMERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080002,
        0,
        1,
        soc_E2E_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_MIN_TX_TIMER_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xb080002,
        0,
        2,
        soc_E2ECC_MAX_TX_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_E2E_YELLOW_OFFSET_TABLEr */
        soc_block_list[5],
        soc_genreg,
        16,
        0x3080020,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_E2E_YELLOW_OFFSET_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001fff8, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EAVBUCKETCONFIG_EXTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xad,
        0,
        2,
        soc_EAVBUCKETCONFIG_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EAVBUCKETCONFIG_EXT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x21d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EAVBUCKETCONFIG_EXT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EAVBUCKETCONFIG_EXT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x21d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EAVBUCKETCONFIG_EXT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EAVBUCKETCONFIG_EXT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x21d00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EAVBUCKETCONFIG_EXT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EAV_ENABLE_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08013a,
        0,
        1,
        soc_UNKNOWN_HGI_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EAV_MAXBUCKET_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000110,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EAV_MAXBUCKET_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EAV_MAXBUCKET_24Qr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080230,
        0,
        15,
        soc_EAV_MAXBUCKET_24Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EAV_MINBUCKET_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EAV_MAXBUCKET_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EAV_MINBUCKET_24Qr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080240,
        0,
        15,
        soc_EAV_MAXBUCKET_24Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_DFT_CNTr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_EB_AGING_DFT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK0r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK1r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK2r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK3r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK4r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK5r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK6r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK7r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK8r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK9r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK10r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK11r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK12r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK13r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK14r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80014,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK15r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_EB_AGING_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_AGING_MASK16r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_EB_AGING_MASK16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CCP_ECC_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CELL_DATA_ECC_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CELL_HDR_ECC_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CFAP_CONFIGr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_EB_CFAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CFAP_ECC_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CFAP_RD_PTRr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_EB_CFAP_RD_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CONFIGr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80000,
        0,
        6,
        soc_EB_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_CTR_PARITY_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_ECCP_DEBUG0r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80020,
        0,
        6,
        soc_EB_ECCP_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_ECCP_DEBUG1r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80021,
        0,
        6,
        soc_EB_ECCP_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_ERRORr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8001e,
        0,
        12,
        soc_EB_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_ERROR_MASKr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8001f,
        0,
        12,
        soc_EB_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_EXP_PARITY_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_EB_CTR_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_SW_AGINGr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80004,
        0,
        3,
        soc_EB_SW_AGINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_CAPT_0r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_EB_TRACE_IF_CAPT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_CONTROLr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8002c,
        0,
        4,
        soc_EB_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_COUNTERr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_EB_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK0r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK1r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80031,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK2r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80033,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK3r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK4r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80037,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK5r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK6r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_MASK7r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE1r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE2r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80032,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE3r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE4r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE5r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE6r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE7r */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_STATUSr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EB_TRACE_IF_STATUS_MASKr */
        soc_block_list[33],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ECCP_1B_ERR_INT_CTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080005,
        0,
        1,
        soc_MEM_FAIL_INT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ECCP_1B_ERR_INT_CTR_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc08000a,
        0,
        1,
        soc_MEM_FAIL_INT_CTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ECCP_1B_ERR_INT_STATr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        0,
        13,
        soc_ECCP_1B_ERR_INT_STATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc006e,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0070,
        0,
        1,
        soc_ECC_ADDR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0072,
        0,
        1,
        soc_ECC_ADDR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0074,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0076,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0078,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc007a,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc007c,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc007e,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0080,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0082,
        0,
        1,
        soc_ECC_ADDR10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0084,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0086,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0088,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc008a,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc008c,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc008e,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0090,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0092,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0094,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0096,
        0,
        1,
        soc_ECC_ADDR20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0098,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc009a,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc009c,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc009e,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00a0,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00a2,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00a4,
        0,
        1,
        soc_ECC_ADDR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00a6,
        0,
        1,
        soc_ECC_ADDR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00a8,
        0,
        1,
        soc_ECC_ADDR29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00aa,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00ac,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00ae,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00b0,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00b2,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00b4,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ADDR36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00b6,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0024,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0026,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0028,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc002a,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc002c,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc002e,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0030,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0032,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0034,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0036,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0038,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc003a,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc003c,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc003e,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0040,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0042,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0044,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0046,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0048,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc004a,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc004c,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc004e,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0050,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0052,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0054,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0056,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0058,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc005a,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc005c,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc005e,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0060,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0062,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0064,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0066,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0068,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc006a,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_CONFIG36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc006c,
        0,
        3,
        soc_ECC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00b8,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00ba,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00bc,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00be,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00c0,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00c2,
        0,
        1,
        soc_ECC_DATA24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00c4,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00c6,
        0,
        1,
        soc_ECC_ADDR11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00c8,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00ca,
        0,
        1,
        soc_ECC_ADDR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00cc,
        0,
        1,
        soc_ECC_ADDR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_DATA33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc00ce,
        0,
        1,
        soc_ECC_ADDR21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ECC_DEBUG0r */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2005500,
        0,
        20,
        soc_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ECC_DEBUG1r */
        soc_block_list[110],
        soc_genreg,
        1,
        0x2005600,
        0,
        2,
        soc_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0010,
        0,
        16,
        soc_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc000c,
        0,
        16,
        soc_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0008,
        0,
        16,
        soc_ECC_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0004,
        0,
        16,
        soc_ECC_ERROR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0000,
        0,
        10,
        soc_ECC_ERROR4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR0_MASKr */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0012,
        0,
        16,
        soc_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR1_MASKr */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc000e,
        0,
        16,
        soc_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR2_MASKr */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc000a,
        0,
        16,
        soc_ECC_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR3_MASKr */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0006,
        0,
        16,
        soc_ECC_ERROR3_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERROR4_MASKr */
        soc_block_list[103],
        soc_genreg,
        1,
        0xc0002,
        0,
        10,
        soc_ECC_ERROR4_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERROR_SINGLE_BIT_ERROR_CNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa01b200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_CTR_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080013,
        0,
        1,
        soc_ECC_ERR_PTR_CTR_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_CTR_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001300,
        0,
        1,
        soc_ECC_ERR_PTR_CTR_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_CTR_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080005,
        0,
        1,
        soc_ECC_ERR_PTR_CTR_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_CTR_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000500,
        0,
        1,
        soc_ECC_ERR_PTR_CTR_INT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_EXP_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080014,
        0,
        1,
        soc_ECC_ERR_PTR_EXP_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_EXP_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001400,
        0,
        1,
        soc_ECC_ERR_PTR_EXP_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_EXP_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080006,
        0,
        1,
        soc_ECC_ERR_PTR_CTR_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_EXP_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000600,
        0,
        1,
        soc_ECC_ERR_PTR_CTR_INT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_LMT_EXTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080015,
        0,
        1,
        soc_ECC_ERR_PTR_LMT_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_LMT_EXT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36001500,
        0,
        1,
        soc_ECC_ERR_PTR_LMT_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_LMT_INTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xd080007,
        0,
        1,
        soc_ECC_ERR_PTR_LMT_EXTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ECC_ERR_PTR_LMT_INT_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000700,
        0,
        1,
        soc_ECC_ERR_PTR_LMT_EXT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ECC_SINGLE_BIT_ERRORSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080005,
        0,
        1,
        soc_ECC_SINGLE_BIT_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000600,
        0,
        1,
        soc_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ECC_SINGLE_BIT_ERRORS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xc080004,
        0,
        1,
        soc_ECC_SINGLE_BIT_ERRORSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_16r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x90540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_17r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x91540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_18r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x92540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_19r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x93540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_20r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x94540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_21r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x95540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_22r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x96540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_23r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x97540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_24r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x98540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_25r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x99540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_26r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9a540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_27r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9b540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_28r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9c540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_29r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9d540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_30r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9e540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_31r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x9f540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_32r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa0540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_33r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa1540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_34r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa2540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_35r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa3540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_36r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa4540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_37r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa5540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_38r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa6540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_39r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa7540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_40r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa8540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_41r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xa9540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_42r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaa540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_43r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xab540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_44r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xac540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_45r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xad540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_46r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xae540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_47r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xaf540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_48r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb0540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_49r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb1540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_50r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb2540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_51r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb3540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_52r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb4540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_53r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb5540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_54r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb6540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_55r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb7540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_56r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb8540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_57r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xb9540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_58r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xba540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_59r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbb540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_60r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbc540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_61r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbd540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_62r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbe540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECHCTL_CHID_63r */
        soc_block_list[103],
        soc_genreg,
        1,
        0xbf540,
        0,
        2,
        soc_ECHCTL_CHID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_AVSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x2b0,
        0,
        2,
        soc_ECI_AVSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_AVS_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_AVS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_POWER_DOWNr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x22a,
        0,
        11,
        soc_ECI_BLOCKS_POWER_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_POWER_DOWN_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1ce,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_ECI_BLOCKS_POWER_DOWN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SBUS_RESETr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        128,
        soc_ECI_BLOCKS_SBUS_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SBUS_RESET_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        128,
        soc_ECI_BLOCKS_SBUS_RESET_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SOFT_INITr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_64_BITS,
        46,
        soc_ECI_BLOCKS_SOFT_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1ffffefe, 0x01bfff70)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SOFT_INIT_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        128,
        soc_ECI_BLOCKS_SOFT_INIT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SOFT_INIT_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        128,
        soc_ECI_BLOCKS_SOFT_INIT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SOFT_RESETr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        49,
        soc_ECI_BLOCKS_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x1fffffff, 0x11f3fff0)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x11f3fff0)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SOFT_RESET_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_IGNORE_DEFAULT,
        128,
        soc_ECI_BLOCKS_SOFT_RESET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_BLOCKS_SOFT_RESET_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        128,
        soc_ECI_BLOCKS_SOFT_RESET_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_BS_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_ABOVE_64_BITS,
        27,
        soc_ECI_BS_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_BS_PLL_CONFIG_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_BS_PLL_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_BS_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        4,
        soc_ECI_BS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_CMICM_STRAP_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x200,
        0,
        3,
        soc_ECI_CMICM_STRAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011ff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_CMICM_STRAP_CONFIG_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x200,
        0,
        4,
        soc_ECI_CMICM_STRAP_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00031ff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_CMIC_STRAP_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1ca,
        0,
        6,
        soc_ECI_CMIC_STRAP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_CORE_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_CORE_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_CORE_PLL_STATUS_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_CORE_PLL_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_0_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_DDR_0_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_0_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x222,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_DDR_0_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_1_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_DDR_0_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_1_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_DDR_1_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_2_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_DDR_0_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_2_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x224,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_DDR_2_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_3_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_DDR_0_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DDR_3_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x225,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_DDR_3_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_DRC_BIST_ENABLESr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x150,
        0,
        8,
        soc_ECI_DRC_BIST_ENABLESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_1B_ERR_CNTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_2B_ERR_CNTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_ERR_1B_INITIATEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_ECI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_ERR_2B_INITIATEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_ECI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_ECC_ERR_MONITOR_MEM_MASKr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1e,
        0,
        1,
        soc_ECI_ECC_ERR_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_INTERRUPT_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECIC_BLOCKS_RESETr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x111,
        0,
        2,
        soc_ECI_ECIC_BLOCKS_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ECIC_MDIO_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x112,
        0,
        2,
        soc_ECI_ECIC_MDIO_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_ECI_INTERNAL_INTERRUPT_MASK_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x18,
        0,
        3,
        soc_ECI_ECI_INTERNAL_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_ECI_INTERNAL_INTERRUPT_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_ECI_ECI_INTERNAL_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_ERROR_INITIATION_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_ERROR_INITIATION_DATA_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO,
        1,
        soc_CCS_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_ECI_FE_1600_SOFT_INITr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        36,
        soc_ECI_FE_1600_SOFT_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_FE_1600_SOFT_INIT_BCM88750_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        36,
        soc_ECI_FE_1600_SOFT_INIT_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_FE_1600_SOFT_INIT_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_64_BITS,
        28,
        soc_ECI_FE_1600_SOFT_INIT_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff9999ff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_FE_1600_SOFT_RESETr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS,
        33,
        soc_ECI_FE_1600_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0xcfffffff, 0x00000007)
        SOC_RESET_MASK_DEC(0xcfffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_FE_1600_SOFT_RESET_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_64_BITS,
        25,
        soc_ECI_FE_1600_SOFT_RESET_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0xcf9999ff, 0x00000007)
        SOC_RESET_MASK_DEC(0xcf9999ff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_FIFO_DMA_SELr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1cb,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_ECI_FIFO_DMA_SELr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_FMAC_GRACEFULL_POWER_UP_AND_DOWNr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x244,
        0,
        3,
        soc_ECI_FMAC_GRACEFULL_POWER_UP_AND_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GENERAL_CONFIGURATION_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_ECI_GENERAL_CONFIGURATION_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GENERAL_CONFIGURATION_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x92,
        0,
        5,
        soc_ECI_GENERAL_CONFIGURATION_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBALAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xca,
        0,
        1,
        soc_ECI_GLOBALAr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBALBr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcb,
        0,
        1,
        soc_ECI_GLOBALBr_fields,
        SOC_RESET_VAL_DEC(0x00022fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBALCr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcc,
        0,
        1,
        soc_ECI_GLOBALCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBALDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcd,
        0,
        1,
        soc_ECI_GLOBALDr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBALEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xce,
        0,
        3,
        soc_ECI_GLOBALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBALFr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcf,
        0,
        11,
        soc_ECI_GLOBALFr_fields,
        SOC_RESET_VAL_DEC(0x00000141, 0x00000000)
        SOC_RESET_MASK_DEC(0x007dffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc0,
        0,
        1,
        soc_ECI_GLOBAL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc1,
        0,
        7,
        soc_ECI_GLOBAL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000045, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc2,
        0,
        1,
        soc_ECI_GLOBAL_2r_fields,
        SOC_RESET_VAL_DEC(0x00017fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc3,
        0,
        1,
        soc_ECI_GLOBAL_3r_fields,
        SOC_RESET_VAL_DEC(0x00017ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc4,
        0,
        1,
        soc_ECI_GLOBAL_4r_fields,
        SOC_RESET_VAL_DEC(0x00023000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_5r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc5,
        0,
        1,
        soc_ECI_GLOBAL_5r_fields,
        SOC_RESET_VAL_DEC(0x0017ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_6r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc6,
        0,
        1,
        soc_ECI_GLOBAL_6r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_7r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc7,
        0,
        1,
        soc_ECI_GLOBAL_7r_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_8r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc8,
        0,
        1,
        soc_ECI_GLOBAL_8r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_9r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc9,
        0,
        1,
        soc_ECI_GLOBAL_9r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_10r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd0,
        0,
        2,
        soc_ECI_GLOBAL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000009ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_12r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd2,
        0,
        2,
        soc_ECI_GLOBAL_12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_13r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd3,
        0,
        2,
        soc_ECI_GLOBAL_13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_14r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd4,
        0,
        2,
        soc_ECI_GLOBAL_14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_15r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd5,
        0,
        2,
        soc_ECI_GLOBAL_15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_16r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd6,
        0,
        2,
        soc_ECI_GLOBAL_16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_17r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd7,
        0,
        1,
        soc_ECI_GLOBAL_17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_18r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd8,
        0,
        1,
        soc_ECI_GLOBAL_18r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_19r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd9,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_GLOBAL_19r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_0_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1,
        0,
        1,
        soc_ECI_GLOBAL_0_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_1_Ar */
        soc_block_list[58],
        soc_genreg,
        1,
        0xda,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_GLOBAL_1_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_1_Br */
        soc_block_list[58],
        soc_genreg,
        1,
        0xdb,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_ECI_GLOBAL_1_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_1_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x2,
        0,
        17,
        soc_ECI_GLOBAL_1_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x18009500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_2_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x3,
        0,
        1,
        soc_ECI_GLOBAL_2_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_3_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x4,
        0,
        1,
        soc_ECI_GLOBAL_3_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_4_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x5,
        0,
        1,
        soc_ECI_GLOBAL_4_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_5_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x6,
        0,
        1,
        soc_ECI_GLOBAL_5_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_6_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x7,
        0,
        2,
        soc_ECI_GLOBAL_6_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_ADDR_TRANS_CFGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xe2,
        0,
        8,
        soc_ECI_GLOBAL_ADDR_TRANS_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00010109, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_DCH_CAPTURE_CELLS_DCLr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf5,
        0,
        4,
        soc_ECI_GLOBAL_DCH_CAPTURE_CELLS_DCLr_fields,
        SOC_RESET_VAL_DEC(0x000000e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_DQCQ_MAP_CFG_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc6,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_DQCQ_MAP_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x90880000, 0x000002a1)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_DQCQ_MAP_CFG_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc7,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_DQCQ_MAP_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000076, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_DRAM_NUMBER_SWAPPINGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xe3,
        0,
        9,
        soc_ECI_GLOBAL_DRAM_NUMBER_SWAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xf7777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_FE_DEST_IDS_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf6,
        0,
        4,
        soc_ECI_GLOBAL_FE_DEST_IDS_1r_fields,
        SOC_RESET_VAL_DEC(0x007fd7fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_FE_DEST_IDS_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf7,
        0,
        4,
        soc_ECI_GLOBAL_FE_DEST_IDS_2r_fields,
        SOC_RESET_VAL_DEC(0x007ff7fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_FMC_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xca,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_FMC_0r_fields,
        SOC_RESET_VAL_DEC(0x00060000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_FMC_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcb,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_FMC_1r_fields,
        SOC_RESET_VAL_DEC(0x00060000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_FULL_MC_DB_RANGE_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xce,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_FULL_MC_DB_RANGE_0r_fields,
        SOC_RESET_VAL_DEC(0xffc09c40, 0x0000007f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_FULL_MC_DB_RANGE_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcf,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_FULL_MC_DB_RANGE_1r_fields,
        SOC_RESET_VAL_DEC(0xffc29c40, 0x000000ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_ECI_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc3,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000205, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_CFG_4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc4,
        0,
        2,
        soc_ECI_GLOBAL_GENERAL_CFG_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_CFG_1_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_FE_CFG_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_ECI_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_GENERAL_FE_CFG_1_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf4,
        0,
        8,
        soc_BRDC_DCH_GLOBAL_GENERAL_FE_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_INGRESS_MULTICAST_INDICATIONr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xe4,
        0,
        2,
        soc_ECI_GLOBAL_INGRESS_MULTICAST_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_ISP_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc8,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_ISP_0r_fields,
        SOC_RESET_VAL_DEC(0xfffd7fff, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_ISP_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc9,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_ISP_1r_fields,
        SOC_RESET_VAL_DEC(0xfffd7fff, 0x00000002)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_MEM_OPTIONSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_MEM_OPTIONS_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc0,
        0,
        3,
        soc_BRDC_DCH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_MINI_MC_DB_RANGE_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd0,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_MINI_MC_DB_RANGE_0r_fields,
        SOC_RESET_VAL_DEC(0xffc40000, 0x0000007f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_MINI_MC_DB_RANGE_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd1,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_MINI_MC_DB_RANGE_1r_fields,
        SOC_RESET_VAL_DEC(0xffc10000, 0x0000007f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_OCB_BANK_RANGEr */
        soc_block_list[58],
        soc_genreg,
        16,
        0xd2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_ECI_GLOBAL_OCB_BANK_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_OCB_BUF_RANGE_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcc,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_OCB_BUF_RANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x0fc00000, 0x00000027)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_OCB_BUF_RANGE_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xcd,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_GLOBAL_OCB_BUF_RANGE_1r_fields,
        SOC_RESET_VAL_DEC(0x0fc20000, 0x000000a7)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xe7,
        0,
        6,
        soc_ECI_GLOBAL_PP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xe8,
        0,
        2,
        soc_ECI_GLOBAL_PP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xe9,
        0,
        2,
        soc_ECI_GLOBAL_PP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xea,
        0,
        2,
        soc_ECI_GLOBAL_PP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_5r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xeb,
        0,
        2,
        soc_ECI_GLOBAL_PP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_6r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xec,
        0,
        2,
        soc_ECI_GLOBAL_PP_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_7r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xed,
        0,
        3,
        soc_ECI_GLOBAL_PP_7r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_8r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xee,
        0,
        2,
        soc_ECI_GLOBAL_PP_8r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_PP_8_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xee,
        0,
        1,
        soc_ECI_GLOBAL_PP_8_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GLOBAL_SYS_HEADER_CFGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xc5,
        0,
        4,
        soc_ECI_GLOBAL_SYS_HEADER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GPIO_TS_SELr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GPIO_TS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x245,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_ECI_GP_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x249,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_ECI_GP_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_ECI_GP_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GP_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x255,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GP_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_5r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x259,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_ECI_GP_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_6r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x25d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_ECI_GP_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_7r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x261,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_ECI_GP_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_8r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x265,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        13,
        soc_ECI_GP_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_9r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        11,
        soc_ECI_GP_CONTROL_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_10r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        20,
        soc_ECI_GP_CONTROL_10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_11r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        20,
        soc_ECI_GP_CONTROL_11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_CONTROL_9_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_ECI_GP_CONTROL_9_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_STATUS_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GP_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_STATUS_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_ECI_GP_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_STATUS_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GP_STATUS_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_STATUS_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x281,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GP_STATUS_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_STATUS_4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x285,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_GP_STATUS_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GP_STATUS_5r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x289,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_ECI_GP_STATUS_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ECI_GTIMERCONFIGURATIONr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x38,
        0,
        3,
        soc_ECI_GTIMERCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ECI_GTIMERTRIGGERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x39,
        0,
        1,
        soc_ECI_GTIMERTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GTIMER_CONFIGURATIONr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GTIMER_CONFIGURATION_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GTIMER_CONFIGURATION_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x56,
        0,
        3,
        soc_ECI_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1fe373c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_GTIMER_TRIGGERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_GTIMER_TRIGGER_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_GTIMER_TRIGGER_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x57,
        0,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMANDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_ADDRESS_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x41,
        0,
        2,
        soc_ECI_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x40,
        0,
        5,
        soc_ECI_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x42,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_RD_DATA_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_COMMAND_WR_DATA_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INDIRECT_FORCE_BUBBLE_BCM88950_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_BRDC_DCH_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_FORCE_ECI_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_ECI_INTERRUPT_FORCE_ECI_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_INTERRUPT_FORCE_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        57,
        soc_ECI_INTERRUPT_FORCE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffdc, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_FORCE_REGISTER_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_INTERRUPT,
        49,
        soc_ECI_INTERRUPT_FORCE_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffdc, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_MASK_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10,
        0,
        13,
        soc_ECI_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_MASK_REGISTER_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x14,
        0,
        28,
        soc_ECI_INTERRUPT_MASK_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffdd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x14,
        0,
        28,
        soc_ECI_INTERRUPT_MASK_REGISTER_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffdd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_MASK_REGISTER_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x14,
        0,
        20,
        soc_ECI_INTERRUPT_MASK_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x201fffdd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        13,
        soc_ECI_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_REGISTER_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        28,
        soc_ECI_INTERRUPT_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffdd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_INTERRUPT_REGISTER_BCM88750_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        28,
        soc_ECI_INTERRUPT_REGISTER_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffdd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_REGISTER_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x15,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        20,
        soc_ECI_INTERRUPT_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x201fffdd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_INTERRUPT_REGISTER_TESTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ECI_LSBMIRRORDATABUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x32,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_LSBMIRRORDATABUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_MAC_INTERRUPT_MASK_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x16,
        0,
        32,
        soc_ECI_MAC_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_MAC_INTERRUPT_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        32,
        soc_ECI_MAC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_MBIST_TEST_PORTSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c,
        0,
        1,
        soc_ECI_MBIST_TEST_PORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_MDIO_ST_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_SIGNAL,
        17,
        soc_ECI_MDIO_ST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_0_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_0_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x178,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_1_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x136,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_1_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_1_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x17e,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_2_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x13c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_2_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_2_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x184,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_3_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x142,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_3_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_3_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x18a,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_4_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x148,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_4_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_4_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_4_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_5_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_5_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_5_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_6_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x154,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_6_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_6_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x19c,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_7_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x15a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_7_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_7_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1a2,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_7_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_8_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_8_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_8_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_9_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_MISC_PLL_9_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_MISC_PLL_9_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1ae,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_MISC_PLL_9_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ECI_MSBMIRRORDATABUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x31,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_MSBMIRRORDATABUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_ECI_PAD_CONFIGURATION_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x290,
        0,
        6,
        soc_ECI_PAD_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_PAD_CONFIGURATION_REGISTER_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x290,
        0,
        10,
        soc_ECI_PAD_CONFIGURATION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000066, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_PAD_CONFIGURATION_REGISTER_BCM88650_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x290,
        0,
        6,
        soc_ECI_PAD_CONFIGURATION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000066, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PAD_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x230,
        0,
        4,
        soc_ECI_PAD_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00402000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03f1f100, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_PARITY_ERR_ADDRr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_RO,
        2,
        soc_SCH_PARITY_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_PARITY_ERR_CNTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1d,
        SOC_REG_FLAG_RO,
        2,
        soc_DCH_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_PAR_ERR_INITIATEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x111,
        0,
        1,
        soc_ECI_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_POWERUP_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        14,
        soc_ECI_POWERUP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_POWERUP_CONFIG_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x220,
        SOC_REG_FLAG_RO,
        11,
        soc_ECI_POWERUP_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_POWERUP_CONFIG_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_POWERUP_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_POWER_UP_CONFIGURATIONr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_POWER_UP_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_POWER_UP_MACHINEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1b,
        0,
        7,
        soc_ECI_POWER_UP_MACHINEr_fields,
        SOC_RESET_VAL_DEC(0x01000012, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff87f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_POWER_UP_MACHINE_GENERALr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x142,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        7,
        soc_ECI_POWER_UP_MACHINE_GENERALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x11003f37, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PRM_PLL_CONTROL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_ECI_PRM_PLL_CONTROL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_A_CONTROL_REGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_PVT_MON_A_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_A_CONTROL_REG_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_PVT_MON_A_CONTROL_REG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_A_CONTROL_REG_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1be,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_PVT_MON_A_CONTROL_REG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_A_THERMAL_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_PVT_MON_A_THERMAL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x003ff3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_A_THERMAL_DATA_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_PVT_MON_A_THERMAL_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ff3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_B_CONTROL_REGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x144,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_ECI_PVT_MON_A_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_B_CONTROL_REG_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_PVT_MON_B_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_B_THERMAL_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x146,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_PVT_MON_A_THERMAL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x003ff3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_B_THERMAL_DATA_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c3,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_PVT_MON_B_THERMAL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x003ff3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_C_CONTROL_REGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_PVT_MON_C_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_C_THERMAL_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c6,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_PVT_MON_C_THERMAL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x003ff3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_D_CONTROL_REGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c7,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_PVT_MON_D_CONTROL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_PVT_MON_D_THERMAL_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1c9,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_PVT_MON_D_THERMAL_DATAr_fields,
        SOC_RESET_VAL_DEC(0x003ff3ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0001r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_ECI_REG_0001r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0007r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_ECI_REG_0007r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0008r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x8,
        0,
        2,
        soc_ECI_REG_0001r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0011r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_INTERRUPT,
        2,
        soc_ECI_REG_0011r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0017r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        1,
        soc_ECI_REG_0017r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0018r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0018r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0020r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_REG_0020r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0040r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_REG_0040r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0050r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x50,
        0,
        1,
        soc_BRDC_FMACH_REG_0050r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0051r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x51,
        0,
        1,
        soc_BRDC_FMACH_REG_0051r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0052r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x52,
        0,
        1,
        soc_BRDC_FMACH_REG_0052r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0053r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x53,
        0,
        2,
        soc_ECI_REG_0053r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0054r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x54,
        0,
        2,
        soc_CCS_REG_0054r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0058r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x58,
        0,
        1,
        soc_BRDC_FSRD_REG_0058r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0060r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0060r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0070r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x70,
        0,
        2,
        soc_ECI_REG_0001r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0071r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x71,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0072r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x72,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0075r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x75,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_ECI_REG_0076r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x76,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0076r_fields,
        SOC_RESET_VAL_DEC(0x00875000, 0x2c700000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_REG_0078r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x78,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_DCL_REG_00AAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0080r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_ECI_REG_0080r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0081r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_ECI_REG_0081r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0082r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ECI_REG_0020r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0084r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0085r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x85,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_CFC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0086r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0086r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0087r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0087r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_ECI_REG_0090r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_ECI_REG_0091r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_ECI_REG_0092r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0093r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0098r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_ECI_REG_0098r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0100r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0101r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        1,
        soc_CMICD_S_0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0102r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0102r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0103r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x103,
        0,
        5,
        soc_ECI_REG_0103r_fields,
        SOC_RESET_VAL_DEC(0x00012000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0104r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_ECI_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0105r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0106r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0107r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0108r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0109r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0110r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0110r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0120r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x120,
        0,
        12,
        soc_ECI_REG_0120r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x91ff7fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0121r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_REG_0121r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01017fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0122r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x122,
        0,
        2,
        soc_CCS_REG_007Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0123r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x123,
        0,
        2,
        soc_CCS_REG_007Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0124r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x124,
        0,
        2,
        soc_CCS_REG_007Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_ECI_REG_0125r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_REG_0125r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0130r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_REG_0130r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0131r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_ECI_REG_0131r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0140r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x140,
        0,
        4,
        soc_ECI_REG_0140r_fields,
        SOC_RESET_VAL_DEC(0x10086500, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0172r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_REG_0172r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0220r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x220,
        0,
        3,
        soc_ECI_REG_0220r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0231r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x231,
        0,
        4,
        soc_ECI_REG_0231r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0232r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0232r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0240r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x240,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0241r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x241,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0241r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0242r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0)
    { /* SOC_REG_INT_ECI_REG_0243r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x243,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0244r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0244r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0246r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0246r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0250r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x250,
        0,
        2,
        soc_ECI_REG_0250r_fields,
        SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
        SOC_RESET_MASK_DEC(0x87ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0251r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x251,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0252r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x252,
        0,
        24,
        soc_ECI_REG_0252r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0ffa3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0262r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x262,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0270r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x270,
        0,
        2,
        soc_ECI_REG_0270r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0271r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x271,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0272r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x272,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_0280r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x280,
        0,
        3,
        soc_ECI_REG_0280r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0290r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0292r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x292,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_ECI_REG_0292r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0001_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_ECI_REG_0001_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_000Ar */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa,
        0,
        4,
        soc_ECI_REG_000Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff07, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0011_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x11,
        0,
        3,
        soc_ECI_REG_0011_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0018_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0018_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_001Fr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_001Fr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_REG_0076_BCM88750_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x76,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0076_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x00875000, 0x2c751100)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0076_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x76,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0076_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020f54, 0x2c710100)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_REG_007Cr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x7c,
        0,
        1,
        soc_ECI_REG_007Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0080_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x80,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0085_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_REG_0090_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_REG_0091_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_REG_0092_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_REG_0093_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00A3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00AAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_REG_00ADr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_00AEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_ECI_REG_00AE_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00AFr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_00B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_00B1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_00B2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_00B3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00B4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb4,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00B5r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb5,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00B6r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00B7r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00B8r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb8,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00B9r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb9,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B0_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B1_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B2_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B3_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B4_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B5_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B6_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B7_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B8_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00B9_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00BAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xba,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00BA_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00BBr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbb,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00BB_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00BCr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00BC_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00BDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00BD_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00BEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbe,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_00BE_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00BFr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xbf,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00D1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xd1,
        0,
        1,
        soc_ECI_REG_00D1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf0,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf1,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf2,
        0,
        5,
        soc_ECI_REG_00F2r_fields,
        SOC_RESET_VAL_DEC(0x00012000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf3,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf4,
        0,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F5r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf5,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F6r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf6,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F7r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf7,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F8r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf8,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00F9r */
        soc_block_list[58],
        soc_genreg,
        1,
        0xf9,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00FAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xfa,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00FBr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xfb,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00FCr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xfc,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00FDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xfd,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00FEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xfe,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_00FFr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xff,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00FFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0101_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0102_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x102,
        0,
        5,
        soc_ECI_REG_0102_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00012000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0103_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x103,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0104_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x104,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0105_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0106_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0107_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0108_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0109_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_010Ar */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10a,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_010A_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10a,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_010Br */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_010B_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_010Cr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_010C_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10c,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_010Dr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_010D_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_010Er */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_ECI_REG_0105r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_010E_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10e,
        0,
        1,
        soc_ECI_REG_0105_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_010Fr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10f,
        0,
        1,
        soc_ECI_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_010F_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00FFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_012Br */
        soc_block_list[58],
        soc_genreg,
        1,
        0x12b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_REG_012Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_012B_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x12b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        2,
        soc_ECI_REG_012B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_REG_0130_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_RO,
        4,
        soc_CCS_REG_0066r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_016Cr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_ECI_REG_016Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01BAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1ba,
        0,
        4,
        soc_ECI_REG_01BAr_fields,
        SOC_RESET_VAL_DEC(0x10189500, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffffff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01BBr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1bb,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_REG_01BBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01BDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1bd,
        0,
        1,
        soc_ECI_REG_01BDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01DCr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1dc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CMICD_S_0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01DEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1de,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_02FFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01DFr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_01DFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01E0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_RO,
        1,
        soc_CMICD_S_0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01E1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_RO,
        1,
        soc_CMICD_S_0_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01E2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_01E2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01E4r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1e4,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_01E4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01E9r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_01E9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01EFr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1ef,
        0,
        1,
        soc_ECI_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01F0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1f0,
        0,
        1,
        soc_ECI_REG_0104r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_01F1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1f1,
        0,
        6,
        soc_ECI_REG_01F1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_022Fr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x22f,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_00F0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_023Ar */
        soc_block_list[58],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_ECI_REG_023Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_023Dr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        12,
        soc_ECI_REG_023Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_0243_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x243,
        0,
        1,
        soc_ECI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0244_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0244_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0246_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x246,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_0246_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_REG_024Br */
        soc_block_list[58],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_024Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_024B_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ECI_REG_024B_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_REG_0252_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_64_BITS,
        37,
        soc_ECI_REG_0252_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0ffa3ff, 0x00001fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_028Dr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x28d,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_028Er */
        soc_block_list[58],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_REG_028Fr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x28f,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_REG_028Dr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_RESERVED_MTCPr */
        soc_block_list[58],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        18,
        soc_BRDC_CCS_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x80000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0x07ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_RESERVED_SPARE_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_ECI_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_RESERVED_SPARE_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_ECI_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_RESERVED_SPARE_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_ECI_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_RESERVED_SPARE_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_ECI_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_RES_CAL_CPU_OVERRIDE_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x2a1,
        0,
        9,
        soc_ECI_RES_CAL_CPU_OVERRIDE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_RES_CAL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x2a2,
        SOC_REG_FLAG_RO,
        10,
        soc_ECI_RES_CAL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_RES_CAL_STICKY_INIT_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x2a0,
        0,
        3,
        soc_ECI_RES_CAL_STICKY_INIT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000665, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_SBUS_BROADCAST_IDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_SBUS_BROADCAST_ID_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x55,
        0,
        1,
        soc_ECI_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_SBUS_LAST_IN_CHAINr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_SB_RSTN_AND_POWER_DOWNr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x9,
        0,
        21,
        soc_ECI_SB_RSTN_AND_POWER_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x260,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_SCRATCH_PAD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x261,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_SCRATCH_PAD_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x62,
        0,
        1,
        soc_ECI_SCRATCH_PAD_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_3r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x63,
        0,
        1,
        soc_ECI_SCRATCH_PAD_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_0_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x200,
        0,
        1,
        soc_ECI_SCRATCH_PAD_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_0_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x60,
        0,
        1,
        soc_ECI_SCRATCH_PAD_0_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_1_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_ECI_SCRATCH_PAD_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_SCRATCH_PAD_1_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x61,
        0,
        1,
        soc_ECI_SCRATCH_PAD_1_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x100,
        0,
        8,
        soc_ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADSr_fields,
        SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000f7777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADS_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x124,
        0,
        10,
        soc_ECI_SELECT_OUTPUT_OF_SYNCHRONOUS_ETHERNET_PADS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000f0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0f7777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_ECI_SPARE_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_ECI_SPARE_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_SPARE_REGISTER_1r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x91,
        0,
        4,
        soc_ECI_SPARE_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_SPARE_REGISTER_2r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x92,
        0,
        6,
        soc_ECI_SPARE_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_SPARE_REGISTER_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x90,
        0,
        2,
        soc_ECI_SPARE_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SRD_0_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_SRD_0_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_SRD_0_PLL_CONFIG_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        7,
        soc_ECI_SRD_0_PLL_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SRD_0_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_SRD_0_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SRD_1_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_SRD_0_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_SRD_1_PLL_CONFIG_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        7,
        soc_ECI_SRD_0_PLL_CONFIG_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_SRD_1_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_SRD_1_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_SW_VERSIONr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x291,
        0,
        1,
        soc_ECI_SW_VERSIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TAP_CONTROLr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x141,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        2,
        soc_ECI_TAP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_TAP_CONTROL_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1bc,
        0,
        2,
        soc_ECI_TAP_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_TAP_CPU_INTERFACE_COMMANDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x210,
        0,
        2,
        soc_ECI_TAP_CPU_INTERFACE_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_TAP_CPU_INTERFACE_DATA_INr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x211,
        0,
        1,
        soc_ECI_TAP_CPU_INTERFACE_DATA_INr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_TAP_CPU_INTERFACE_DATA_OUTr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_TAP_CPU_INTERFACE_DATA_OUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TEST_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x230,
        0,
        1,
        soc_ECI_TEST_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_TEST_REGISTER_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1dd,
        0,
        1,
        soc_ECI_TEST_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TOD_COMMANDr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x183,
        0,
        3,
        soc_ECI_TOD_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TOD_COMMAND_RD_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x182,
        SOC_REG_FLAG_RO,
        1,
        soc_ECI_TOD_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TOD_COMMAND_WR_DATAr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x181,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_TOD_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TOD_GENERAL_CONFIGURATIONr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_TOD_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TS_PLL_CONFIGr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_ECI_TS_PLL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_TS_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_TS_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_UC_PLL_STATUSr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x227,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_UC_PLL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_UC_PLL_STATUS_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x173,
        SOC_REG_FLAG_RO,
        2,
        soc_ECI_UC_PLL_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        4,
        soc_ECI_VERSION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00886500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88202_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        4,
        soc_ECI_VERSION_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00882020, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88650_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        4,
        soc_ECI_VERSION_REGISTER_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xb0886500, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88660_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        4,
        soc_ECI_VERSION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xa0886600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88670_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0x100,
        0,
        4,
        soc_ECI_VERSION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x11000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88750_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_VERSION_REGISTER_BCM88750_A0r_fields,
        SOC_RESET_VAL_DEC(0x00088750, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88750_B0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_VERSION_REGISTER_BCM88750_B0r_fields,
        SOC_RESET_VAL_DEC(0x10088750, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_ECI_VERSION_REGISTER_BCM88754_A0r */
        soc_block_list[58],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO,
        3,
        soc_ECI_VERSION_REGISTER_BCM88754_A0r_fields,
        SOC_RESET_VAL_DEC(0x00088754, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_ECI_WCMEM_ADDRr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x143,
        0,
        1,
        soc_ECI_WCMEM_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP0_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f500,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP10_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f514,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP11_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f516,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP12_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f518,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8051a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8151a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8251a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8351a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8451a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8551a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8651a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8751a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8851a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8951a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a51a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b51a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c51a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d51a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e51a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP13_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f51a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8051c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8151c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8251c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8351c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8451c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8551c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8651c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8751c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8851c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8951c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a51c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b51c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c51c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d51c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e51c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP14_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f51c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8051e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8151e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8251e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8351e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8451e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8551e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8651e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8751e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8851e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8951e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a51e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b51e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c51e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d51e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e51e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP15_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f51e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP16_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f520,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP17_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f522,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP18_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f524,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP19_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f526,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP1_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f502,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP20_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f528,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8052a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8152a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8252a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8352a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8452a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8552a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8652a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8752a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8852a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8952a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a52a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b52a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c52a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d52a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e52a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP21_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f52a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8052c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8152c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8252c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8352c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8452c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8552c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8652c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8752c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8852c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8952c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a52c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b52c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c52c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d52c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e52c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP22_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f52c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8052e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8152e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8252e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8352e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8452e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8552e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8652e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8752e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8852e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8952e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a52e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b52e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c52e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d52e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e52e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP23_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f52e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP24_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f530,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP25_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f532,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP26_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f534,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP27_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f536,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP28_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f538,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8053a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8153a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8253a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8353a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8453a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8553a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8653a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8753a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8853a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8953a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a53a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b53a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c53a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d53a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e53a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP29_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f53a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP2_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f504,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8053c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8153c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8253c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8353c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8453c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8553c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8653c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8753c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8853c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8953c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a53c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b53c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c53c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d53c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e53c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP30_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f53c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8053e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8153e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8253e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8353e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8453e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8553e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8653e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8753e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8853e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8953e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a53e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b53e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c53e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d53e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e53e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP31_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f53e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP3_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f506,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP4_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f508,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8050a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8150a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8250a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8350a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8450a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8550a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8650a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8750a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8850a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8950a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a50a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b50a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c50a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d50a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e50a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP5_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f50a,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8050c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8150c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8250c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8350c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8450c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8550c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8650c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8750c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8850c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8950c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a50c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b50c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c50c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d50c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e50c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP6_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f50c,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8050e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8150e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8250e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8350e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8450e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8550e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8650e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8750e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8850e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8950e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a50e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b50e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c50e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d50e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e50e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP7_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f50e,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP8_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f510,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_0r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x80512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_1r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x81512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_2r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x82512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_3r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x83512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_4r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x84512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_5r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x85512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_6r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x86512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_7r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x87512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_8r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x88512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_9r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x89512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_10r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8a512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_11r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8b512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_12r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8c512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_13r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8d512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_14r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8e512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ECMAP9_CID_15r */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8f512,
        0,
        4,
        soc_ECMAP0_CID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ECMPLBKEYCFGr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6161,
        0,
        4,
        soc_ECMPLBKEYCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ECMP_LB_KEYSELECTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x6111,
        0,
        8,
        soc_ECMP_LB_KEYSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77777777, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ECN_CONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x17000000,
        0,
        1,
        soc_ECN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ECN_CONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x17000000,
        0,
        1,
        soc_ECN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_ECN_CONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x12000000,
        0,
        1,
        soc_ECN_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ECN_CONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x12000000,
        0,
        1,
        soc_ECN_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ECN_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000b00,
        0,
        3,
        soc_ECN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_ECRCr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000031,
        0,
        1,
        soc_ECRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ECRC_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000031,
        0,
        1,
        soc_ECRC_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ECRC_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xe000038,
        0,
        1,
        soc_ECRC_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ECRC_LIMITr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080001,
        0,
        1,
        soc_ECRC_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EDATABUF_DBG_MMU_INTF_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011700,
        0,
        16,
        soc_EDATABUF_DBG_MMU_INTF_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EDATABUF_DBG_PORT_INTF_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011600,
        0,
        8,
        soc_EDATABUF_DBG_PORT_INTF_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_DBG_SFT_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08086a,
        0,
        15,
        soc_EDATABUF_DBG_SFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EDATABUF_DBG_SFT_RESET_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d17,
        0,
        8,
        soc_EDATABUF_DBG_SFT_RESET_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_MIN_STARTCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08086b,
        0,
        5,
        soc_EDATABUF_MIN_STARTCNTr_fields,
        SOC_RESET_VAL_DEC(0x065040a5, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EDATABUF_MIN_STARTCNT_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080827,
        0,
        2,
        soc_EDATABUF_MIN_STARTCNT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EDATABUF_MIN_STARTCNT_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d18,
        0,
        2,
        soc_EDATABUF_MIN_STARTCNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EDATABUF_MIN_STARTCNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011800,
        0,
        1,
        soc_EDATABUF_MIN_STARTCNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08084f,
        0,
        21,
        soc_EDATABUF_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080820,
        0,
        7,
        soc_EDATABUF_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080852,
        0,
        1,
        soc_EDATABUF_RAM_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080853,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080854,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080855,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080856,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080857,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL8r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080858,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL9r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080859,
        0,
        3,
        soc_EDATABUF_RAM_CONTROL9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL10r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08085a,
        0,
        1,
        soc_EDATABUF_RAM_CONTROL10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL11r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08085b,
        0,
        1,
        soc_EDATABUF_RAM_CONTROL11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080826,
        0,
        2,
        soc_EDATABUF_RAM_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080835,
        0,
        4,
        soc_EDATABUF_RAM_CONTROL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_RAM_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080851,
        0,
        3,
        soc_EDATABUF_RAM_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EDATABUF_RAM_DBGCTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080cf7,
        0,
        1,
        soc_EDATABUF_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EDATABUF_XQP_FLEXPORT_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080869,
        0,
        2,
        soc_EDATABUF_XQP_FLEXPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_EDATABUF_XQP_FLEXPORT_CONFIG_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f7,
        0,
        8,
        soc_EDATABUF_XQP_FLEXPORT_CONFIG_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_1B_ERR_CNTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_2B_ERR_CNTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_ERR_1B_INITIATEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_64_BITS,
        49,
        soc_EDB_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_64_BITS,
        49,
        soc_EDB_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_ERR_2B_INITIATEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_64_BITS,
        49,
        soc_EDB_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_64_BITS,
        49,
        soc_EDB_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_INTERRUPT_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ERROR_INITIATION_DATAr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_CAM_ENTRIES_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EDB_ESEM_CAM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a7,
        0,
        3,
        soc_EDB_ESEM_DIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_ACCESSED_MODEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a8,
        0,
        1,
        soc_EDB_ESEM_DIAGNOSTICS_ACCESSED_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a7,
        0,
        3,
        soc_EDB_ESEM_DIAGNOSTICS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_INDEXr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a9,
        0,
        1,
        soc_EDB_ESEM_DIAGNOSTICS_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_KEYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EDB_ESEM_DIAGNOSTICS_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_KEY_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EDB_ESEM_DIAGNOSTICS_KEY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_LOOKUP_RESULTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_RO,
        4,
        soc_EDB_ESEM_DIAGNOSTICS_LOOKUP_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_LOOKUP_RESULT_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1ac,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_EDB_ESEM_DIAGNOSTICS_LOOKUP_RESULT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_DIAGNOSTICS_READ_RESULTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1ad,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_EDB_ESEM_DIAGNOSTICS_READ_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_ENTRIES_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EDB_ESEM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_ERROR_TABLE_COHERENCY_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b1,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_ERROR_TABLE_COHERENCY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a2,
        0,
        4,
        soc_EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00001f10, 0x00000000)
        SOC_RESET_MASK_DEC(0x00011f13, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a2,
        0,
        5,
        soc_EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a2,
        0,
        5,
        soc_EDB_ESEM_GENERAL_EM_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_INTERRUPT_MASK_REGISTER_ONEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x12,
        0,
        7,
        soc_EDB_ESEM_INTERRUPT_MASK_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_INTERRUPT_REGISTER_ONEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_INTERRUPT,
        7,
        soc_EDB_ESEM_INTERRUPT_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_INTERRUPT_REGISTER_ONE_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x2,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        7,
        soc_EDB_ESEM_INTERRUPT_REGISTER_ONE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_INTERRUPT_REGISTER_ONE_TESTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b,
        0,
        1,
        soc_EDB_ESEM_INTERRUPT_REGISTER_ONE_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_KEY_TABLE_ENTRY_LIMITr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a4,
        0,
        1,
        soc_EDB_ESEM_KEY_TABLE_ENTRY_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_LAST_LOOKUPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_EDB_ESEM_LAST_LOOKUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_LAST_LOOKUP_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x191,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EDB_ESEM_LAST_LOOKUP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x03ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a3,
        0,
        3,
        soc_EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00003800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a3,
        0,
        3,
        soc_EDB_ESEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003700, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EDB_ESEM_MANAGEMENT_UNIT_FAILUREr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_EDB_ESEM_MANAGEMENT_UNIT_FAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_MANAGEMENT_UNIT_FAILURE_BCM88670_A0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EDB_ESEM_MANAGEMENT_UNIT_FAILURE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_REQUESTS_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_REQUESTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_RESET_STATUS_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_RO,
        1,
        soc_EDB_ESEM_RESET_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_ESEM_WARNING_INSERTED_EXISTING_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_ESEM_WARNING_INSERTED_EXISTING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_CAM_ENTRIES_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x314,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EDB_GLEM_CAM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_DIAGNOSTICSr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x306,
        0,
        3,
        soc_EDB_GLEM_DIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_DIAGNOSTICS_ACCESSED_MODEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x307,
        0,
        1,
        soc_EDB_GLEM_DIAGNOSTICS_ACCESSED_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_DIAGNOSTICS_INDEXr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x308,
        0,
        1,
        soc_EDB_GLEM_DIAGNOSTICS_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_DIAGNOSTICS_KEYr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x309,
        0,
        1,
        soc_EDB_GLEM_DIAGNOSTICS_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_DIAGNOSTICS_LOOKUP_RESULTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x30a,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_EDB_GLEM_DIAGNOSTICS_LOOKUP_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_DIAGNOSTICS_READ_RESULTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x30b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_EDB_GLEM_DIAGNOSTICS_READ_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_ENTRIES_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x313,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EDB_GLEM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_ERROR_CAM_TABLE_FULL_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x311,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x30f,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x310,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_ERROR_TABLE_COHERENCY_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x30e,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_ERROR_TABLE_COHERENCY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_GENERAL_EM_CONFIGURATION_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x302,
        0,
        5,
        soc_EDB_GLEM_GENERAL_EM_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x000000fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_INTERRUPT_MASK_REGISTER_ONEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x16,
        0,
        7,
        soc_EDB_GLEM_INTERRUPT_MASK_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_INTERRUPT_REGISTER_ONEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x6,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        7,
        soc_EDB_GLEM_INTERRUPT_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_INTERRUPT_REGISTER_ONE_TESTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1d,
        0,
        1,
        soc_EDB_GLEM_INTERRUPT_REGISTER_ONE_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_KEY_TABLE_ENTRY_LIMITr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x304,
        0,
        1,
        soc_EDB_GLEM_KEY_TABLE_ENTRY_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00018000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_LAST_LOOKUP_MASTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x2f1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EDB_GLEM_LAST_LOOKUP_MASTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_LAST_LOOKUP_SLAVEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x2f4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EDB_GLEM_LAST_LOOKUP_SLAVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_LOOKUP_ARBITER_LOOKUP_COUNTER_MASTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x2f0,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_LOOKUP_ARBITER_LOOKUP_COUNTER_MASTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_LOOKUP_ARBITER_LOOKUP_COUNTER_SLAVEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x2f3,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_LOOKUP_ARBITER_LOOKUP_COUNTER_SLAVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x303,
        0,
        3,
        soc_EDB_GLEM_MANAGEMENT_UNIT_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00003e00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_MANAGEMENT_UNIT_FAILUREr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x305,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EDB_GLEM_MANAGEMENT_UNIT_FAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_REQUESTS_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x30d,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_REQUESTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_RESET_STATUS_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x300,
        SOC_REG_FLAG_RO,
        1,
        soc_EDB_GLEM_RESET_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLEM_WARNING_INSERTED_EXISTING_COUNTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x312,
        SOC_REG_FLAG_RO,
        2,
        soc_EDB_GLEM_WARNING_INSERTED_EXISTING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GLOBAL_MEM_OPTIONSr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GTIMER_CONFIGURATIONr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_GTIMER_TRIGGERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_COMMANDr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INDIRECT_WR_MASKr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EDB_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INTERRUPT_MASK_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x10,
        0,
        3,
        soc_EDB_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INTERRUPT_REGISTERr */
        soc_block_list[91],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_EDB_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_INTERRUPT_REGISTER_TESTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_PARITY_ERR_CNTr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_PAR_ERR_INITIATEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xaa,
        0,
        1,
        soc_EDB_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_PAR_ERR_MEM_MASKr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xa0,
        0,
        1,
        soc_EDB_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_0085r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_0090r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_0091r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_0092r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_0093r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_0301r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x301,
        0,
        1,
        soc_ECI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00ADr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00AEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B0r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B1r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B2r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B3r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B4r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B5r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B6r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B7r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B8r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00B9r */
        soc_block_list[91],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00BAr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00BBr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00BCr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00BDr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_00BEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_01A1r */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1a1,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_01AFr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x1af,
        0,
        3,
        soc_EDB_REG_01AFr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_REG_030Cr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x30c,
        0,
        3,
        soc_EDB_REG_01AFr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_SBUS_BROADCAST_IDr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_SBUS_LAST_IN_CHAINr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EDB_XOR_INIT_DONEr */
        soc_block_list[91],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_RO,
        6,
        soc_EDB_XOR_INIT_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_BB_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096000,
        0,
        3,
        soc_EEE_BB_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_BB_ENABLE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096000,
        0,
        3,
        soc_EEE_BB_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_BB_TX_Nr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096c00,
        SOC_REG_FLAG_RO,
        2,
        soc_EEE_BB_TX_Nr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_BB_TX_N_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096c00,
        SOC_REG_FLAG_RO,
        2,
        soc_EEE_BB_TX_N_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11a,
        0,
        1,
        soc_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56142_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x21a,
        0,
        1,
        soc_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x51a,
        0,
        1,
        soc_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x51a,
        0,
        1,
        soc_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x51a,
        0,
        1,
        soc_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x51a,
        0,
        1,
        soc_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_GLOBAL_BUF_THRESHr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096900,
        0,
        1,
        soc_EEE_GLOBAL_BUF_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_GLOBAL_BUF_THRESH_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096900,
        0,
        1,
        soc_EEE_GLOBAL_BUF_THRESH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_LIMIT_STATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096a00,
        SOC_REG_FLAG_RO,
        3,
        soc_EEE_LIMIT_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_LIMIT_STATE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096a00,
        SOC_REG_FLAG_RO,
        3,
        soc_EEE_LIMIT_STATE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_LPI_STATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096b00,
        SOC_REG_FLAG_RO,
        2,
        soc_EEE_LPI_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_LPI_STATE_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096b00,
        SOC_REG_FLAG_RO,
        2,
        soc_EEE_LPI_STATE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096500,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096600,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096700,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096800,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096500,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096600,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096700,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_MAX_PKT_LAT_3_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096800,
        0,
        1,
        soc_EEE_MAX_PKT_LAT_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96800,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96900,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_2r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96a00,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_3r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96b00,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96c00,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_5r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96d00,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96e00,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_7r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96f00,
        0,
        1,
        soc_EEE_PKT_TIMER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PKT_TIMER_0_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96800,
        0,
        1,
        soc_EEE_PKT_TIMER_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96000,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96100,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_2r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96200,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_3r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96300,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_4r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96400,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_5r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96500,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_6r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96600,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_7r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96700,
        0,
        2,
        soc_EEE_PROFILE_SEL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_0_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96000,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_1_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96100,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_2_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96200,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_3_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96300,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_4_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96400,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_5_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96500,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_6_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96600,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_PROFILE_SEL_7_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x96700,
        0,
        2,
        soc_EEE_PROFILE_SEL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096100,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096200,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096300,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096400,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096100,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096200,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096300,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EEE_QUEUE_THRESH_3_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2096400,
        0,
        1,
        soc_EEE_QUEUE_THRESH_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMERr */
        soc_block_list[3],
        soc_portreg,
        1,
        0x11b,
        0,
        1,
        soc_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_BCM56142_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x21b,
        0,
        1,
        soc_EEE_WAKE_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_BCM56440_A0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x51b,
        0,
        1,
        soc_EEE_WAKE_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x51b,
        0,
        1,
        soc_EEE_WAKE_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x51b,
        0,
        1,
        soc_EEE_WAKE_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EEE_WAKE_TIMER_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x51b,
        0,
        1,
        soc_EEE_WAKE_TIMER_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EEPLIMITr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a7a,
        0,
        2,
        soc_EEPLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EEPTUNNELRANGEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x589a,
        0,
        1,
        soc_EEPTUNNELRANGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_BUS_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010a00,
        0,
        2,
        soc_EFP_BUS_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_BUS_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010b00,
        0,
        1,
        soc_EFP_BUS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080818,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010a00,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010500,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08081b,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d0e,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26011000,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa08083c,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010900,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c12,
        0,
        2,
        soc_FP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d0f,
        SOC_REG_FLAG_WO,
        4,
        soc_EFP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23080000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EFP_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080815,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010100,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010100,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080818,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010c00,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080839,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010200,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c10,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808070a,
        0,
        8,
        soc_EFP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23020000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080817,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010900,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010400,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATA_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08081a,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d0d,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010f00,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATA_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa08083b,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010800,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATA_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c15,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d0e,
        SOC_REG_FLAG_WO,
        1,
        soc_EFP_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23070000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_DBG_DATA_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DEBUG_DATA_VALIDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c13,
        0,
        1,
        soc_FP_CAM_BIST_DBG_DATA_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_DEBUG_SENDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c14,
        0,
        1,
        soc_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000a,
        0,
        9,
        soc_EFP_CAM_BIST_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S10_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080005,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S12_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080006,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S14_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080007,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S14_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S15_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080008,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S15_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S2_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080000,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S3_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080001,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S5_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080002,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S6_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080003,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_S8_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080004,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080009,
        SOC_REG_FLAG_RO,
        2,
        soc_EFP_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010000,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010000,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080817,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010b00,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080814,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080838,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010100,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c11,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d09,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23010000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_CONTROL_3_THRU_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000c,
        0,
        4,
        soc_EFP_CAM_CONTROL_3_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_DATA_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000d,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_DATA_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000e,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_DATA_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000f,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_DATA_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080010,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_DATA_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080011,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_DATA_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080012,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_GLOBAL_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080013,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_CAM_DEBUG_SENDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080014,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_CLASSID_SELECTORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001700,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_EFP_CLASSID_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_CLASSID_SELECTOR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000300,
        SOC_REG_FLAG_64_BITS,
        16,
        soc_EFP_CLASSID_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_CLASSID_SELECTOR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        12,
        soc_EFP_CLASSID_SELECTOR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_KEY4_DVP_SELECTORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001800,
        0,
        4,
        soc_EFP_KEY4_DVP_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_KEY4_DVP_SELECTOR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000400,
        0,
        4,
        soc_EFP_KEY4_DVP_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_KEY4_DVP_SELECTOR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EFP_KEY4_DVP_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_KEY4_MDL_SELECTORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001900,
        0,
        4,
        soc_EFP_KEY4_MDL_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_KEY4_MDL_SELECTOR_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a003600,
        0,
        4,
        soc_EFP_KEY4_MDL_SELECTOR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_KEY4_MDL_SELECTOR_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e003100,
        0,
        4,
        soc_EFP_KEY4_MDL_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_KEY4_MDL_SELECTOR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000500,
        0,
        4,
        soc_EFP_KEY4_MDL_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_KEY4_MDL_SELECTOR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EFP_KEY4_MDL_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56680_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080015,
        0,
        2,
        soc_EFP_METER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_2r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xb000017,
        0,
        1,
        soc_EFP_METER_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_2_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28003200,
        0,
        1,
        soc_EFP_METER_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_2_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2c002d00,
        0,
        1,
        soc_MTRI_IFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a003100,
        0,
        3,
        soc_EFP_METER_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e002c00,
        0,
        3,
        soc_EFP_METER_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000100,
        0,
        1,
        soc_EFP_METER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56624_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080015,
        0,
        3,
        soc_EFP_METER_CONTROL_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080015,
        0,
        2,
        soc_EFP_METER_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001500,
        0,
        1,
        soc_EFP_METER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080605,
        0,
        2,
        soc_EFP_METER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080615,
        0,
        2,
        soc_EFP_METER_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_METER_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EFP_METER_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0802c7,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010800,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080706,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0802c8,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d07,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010900,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d07,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0802c9,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d08,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010a00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_METER_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d08,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_METER_TABLE_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010d00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_METER_TABLE_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010e00,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_METER_TM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010600,
        0,
        4,
        soc_EFP_METER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010000,
        0,
        3,
        soc_EFP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_EFP_PARITY_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0802c4,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010500,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080703,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0802c5,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d04,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010600,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d04,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0802c6,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d05,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010700,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d05,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_POLICY_PDAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010500,
        0,
        4,
        soc_EFP_POLICY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_POLICY_TABLE_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010b00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_POLICY_TABLE_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010c00,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080816,
        0,
        9,
        soc_EFP_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808070c,
        0,
        4,
        soc_EFP_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EFP_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010400,
        0,
        2,
        soc_EFP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010500,
        0,
        2,
        soc_EFP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010600,
        0,
        2,
        soc_EFP_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010700,
        0,
        2,
        soc_EFP_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010800,
        0,
        2,
        soc_EFP_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_1_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010200,
        0,
        1,
        soc_EFP_RAM_CONTROL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010200,
        0,
        5,
        soc_EFP_RAM_CONTROL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010e00,
        0,
        4,
        soc_EFP_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010400,
        0,
        4,
        soc_EFP_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_RAM_CONTROL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_2_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010300,
        0,
        2,
        soc_EFP_RAM_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_2_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010300,
        0,
        4,
        soc_EFP_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080819,
        0,
        9,
        soc_EFP_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010d00,
        0,
        2,
        soc_EFP_RAM_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa08083a,
        0,
        9,
        soc_EFP_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010300,
        0,
        8,
        soc_EFP_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080c16,
        0,
        3,
        soc_EFP_RAM_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808070b,
        0,
        8,
        soc_EFP_RAM_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_RAM_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EFP_RAM_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000b,
        0,
        12,
        soc_EFP_SLICE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a003000,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e002b00,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000000,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08000b,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa08000b,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000b00,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb08060b,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808060b,
        0,
        16,
        soc_EFP_SLICE_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_SLICE_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_EFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EFP_SLICE_MAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080016,
        0,
        8,
        soc_EFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a003500,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e003000,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000200,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080016,
        0,
        8,
        soc_EFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001600,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080606,
        0,
        8,
        soc_EFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080616,
        0,
        8,
        soc_EFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_SLICE_MAP_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EFP_TCAM_BLKSELr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808070d,
        0,
        4,
        soc_EFP_TCAM_BLKSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EFP_TCAM_BLKSEL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010700,
        0,
        4,
        soc_EFP_TCAM_BLKSEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EFP_TCAM_BLKSEL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x23060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EFP_TCAM_BLKSEL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQBLOCKINITSTATUSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5867,
        0,
        1,
        soc_EGQBLOCKINITSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQCLSBFCr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x469c,
        0,
        1,
        soc_EGQCLSBFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQFCSELr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x4699,
        0,
        3,
        soc_EGQFCSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQFCSTATUSr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x4698,
        SOC_REG_FLAG_RO,
        5,
        soc_EGQFCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQLLFCr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x469b,
        0,
        1,
        soc_EGQLLFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQLOCALANDFABRICARBITERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5872,
        0,
        1,
        soc_EGQLOCALANDFABRICARBITERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQOFPFCr */
        soc_block_list[43],
        soc_genreg,
        1,
        0x469a,
        0,
        1,
        soc_EGQOFPFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQPKTCNTr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x9d4,
        0,
        2,
        soc_EGQPKTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQQUERYCNTr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x61e3,
        0,
        2,
        soc_EGQQUERYCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQTXQRDADDRr */
        soc_block_list[55],
        soc_genreg,
        1,
        0xc0800,
        0,
        1,
        soc_EGQTXQRDADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQTXQWRADDRr */
        soc_block_list[55],
        soc_genreg,
        1,
        0xb0800,
        0,
        1,
        soc_EGQTXQWRADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x172,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ACCEPTABLE_FRAME_TYPE_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1bd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_ACCEPTABLE_FRAME_TYPE_TABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16d,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_EGQ_ACTION_PROFILE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16e,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16f,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_1_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16d,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_1_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b8,
        0,
        8,
        soc_EGQ_ACTION_PROFILE_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_2_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16e,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_2_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b9,
        0,
        8,
        soc_EGQ_ACTION_PROFILE_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_3_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16f,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_EGQ_ACTION_PROFILE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_3_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ba,
        0,
        7,
        soc_EGQ_ACTION_PROFILE_3_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_4_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x170,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_4_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1bb,
        0,
        8,
        soc_EGQ_ACTION_PROFILE_4_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_5_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x171,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_ACTION_PROFILE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ACTION_PROFILE_5_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1bc,
        0,
        8,
        soc_EGQ_ACTION_PROFILE_5_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_ALMOST_EMPTY_THRESHOLD_VALUEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x196,
        0,
        2,
        soc_EGQ_ALMOST_EMPTY_THRESHOLD_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000075, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_AUXILIARY_DATA_TABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_AUXILIARY_DATA_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_AUXILIARY_DATA_TABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_AUXILIARY_DATA_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_AUXILIARY_DATA_TABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x161,
        0,
        2,
        soc_EGQ_AUXILIARY_DATA_TABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_BOUNCE_BACKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_BOUNCE_BACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_BOUNCE_BACK_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_BOUNCE_BACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_BOUNCE_BACK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x163,
        0,
        2,
        soc_EGQ_BOUNCE_BACK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CELL_DECODER_DEBUG_COUNTERSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x136,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        5,
        soc_EGQ_CELL_DECODER_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CFC_FLOW_CONTROLr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CFC_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CFC_FLOW_CONTROL_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x244,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CFC_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CFC_FLOW_CONTROL_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_CFC_FLOW_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c5,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c6,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c4,
        0,
        5,
        soc_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c5,
        0,
        3,
        soc_EGQ_CFG_BUG_FIX_CHICKEN_BITS_REG_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CFG_PETRAB_OUT_LIF_SRCr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c9,
        0,
        1,
        soc_EGQ_CFG_PETRAB_OUT_LIF_SRCr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c7,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c6,
        0,
        1,
        soc_EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x236,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CHANNELIZED_INTERFACE_MAX_BURST_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_CHANNELIZED_INTERFACE_MAX_BURSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CHANNELIZED_INTERFACE_RATEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_CHANNELIZED_INTERFACE_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CHANNELIZED_INTERFACE_RATE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x233,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_CHANNELIZED_INTERFACE_RATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CHECK_BW_TO_IFCr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23f,
        0,
        2,
        soc_EGQ_CHECK_BW_TO_IFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CHECK_BW_TO_IFC_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x241,
        0,
        2,
        soc_EGQ_CHECK_BW_TO_IFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CHECK_BW_TO_IFC_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x269,
        0,
        2,
        soc_EGQ_CHECK_BW_TO_IFC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CHECK_BW_TO_OFPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23e,
        0,
        2,
        soc_EGQ_CHECK_BW_TO_OFPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CHECK_BW_TO_OFP_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x240,
        0,
        2,
        soc_EGQ_CHECK_BW_TO_OFPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CHECK_BW_TO_OFP_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x268,
        0,
        2,
        soc_EGQ_CHECK_BW_TO_OFP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_COUNTER_CFGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CNM_COUNTER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_COUNTER_CFG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CNM_COUNTER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_COUNTER_CFG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x159,
        0,
        2,
        soc_EGQ_CNM_COUNTER_CFG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_0_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_0_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x154,
        0,
        3,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_1_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_1_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x155,
        0,
        3,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_2_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_CPID_TO_FC_TYPE_2_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x156,
        0,
        2,
        soc_EGQ_CNM_CPID_TO_FC_TYPE_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_GENERAL_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x110,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CNM_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_GENERAL_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x112,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_CNM_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_GENERAL_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x157,
        0,
        2,
        soc_EGQ_CNM_GENERAL_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_PACKETS_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x169,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CNM_PACKETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_PACKETS_CNT_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16b,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CNM_PACKETS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_PACKETS_CNT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_CNM_PACKETS_CNT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CNM_TIMER_GRANULARITY_REGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x111,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_CNM_TIMER_GRANULARITY_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CNM_TIMER_GRANULARITY_REG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_CNM_TIMER_GRANULARITY_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CNM_TIMER_GRANULARITY_REG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x158,
        0,
        1,
        soc_EGQ_CNM_TIMER_GRANULARITY_REG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CONTEXT_FIFO_THRESHOLD_VALUESr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a7,
        0,
        2,
        soc_EGQ_CONTEXT_FIFO_THRESHOLD_VALUESr_fields,
        SOC_RESET_VAL_DEC(0x00003c1e, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CONTEXT_FIFO_THRESHOLD_VALUES_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a9,
        0,
        2,
        soc_EGQ_CONTEXT_FIFO_THRESHOLD_VALUESr_fields,
        SOC_RESET_VAL_DEC(0x00003c1e, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CONTEXT_FIFO_THRESHOLD_VALUES_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f2,
        0,
        2,
        soc_EGQ_CONTEXT_FIFO_THRESHOLD_VALUES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00006432, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_COPY_LAST_FSR_VSC_128_HDRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_COPY_LAST_FSR_VSC_128_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_COPY_LAST_LSR_SOP_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_COPY_LAST_LSR_SOP_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_COPY_LAST_PRP_SOP_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_COPY_LAST_PRP_SOP_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_COPY_LAST_PRP_SOP_HEADER_ADD_INFORMATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_COPY_LAST_PRP_SOP_HEADER_ADD_INFORMATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00008fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_COUNTER_PROCESSOR_POINTER_MASKINGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a0,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_COUNTER_PROCESSOR_POINTER_MASKINGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_COUNTER_PROCESSOR_POINTER_MASKING_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a2,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_COUNTER_PROCESSOR_POINTER_MASKINGr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_COUNTER_PROCESSOR_POINTER_MASKING_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b5,
        0,
        1,
        soc_EGQ_COUNTER_PROCESSOR_POINTER_MASKING_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_COUNTER_PROFILE_OFFSETr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_COUNTER_PROFILE_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_COUNTER_PROFILE_OFFSET_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x168,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_COUNTER_PROFILE_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        5,
        soc_EGQ_COUNTER_PROFILE_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_CPUPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x365800,
        0,
        1,
        soc_EGQ_CPUPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CPU_LAST_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x24b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CPU_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CPU_LAST_HEADER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x24d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CPU_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CPU_PACKET_CONTROLr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe0,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_CPU_PACKET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CPU_PACKET_CONTROL_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe1,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_CPU_PACKET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CPU_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x259,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CPU_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CPU_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_CPU_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_CPU_PACKET_WORDSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_CPU_PACKET_WORDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_CPU_PACKET_WORDS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_CPU_PACKET_WORDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CRC_DEBUG_COUNTERSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x13e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_EGQ_CRC_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_CSR_INTERFACE_SOP_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfb,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_CSR_INTERFACE_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_CUP_DEBUG_COUNTERSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x13c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_EGQ_CUP_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DBF_ECC_1B_ERR_ADDRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xdc,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_DBF_ECC_1B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DBF_ECC_1B_ERR_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xdb,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_DBF_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DBF_ECC_2B_ERR_ADDRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xde,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_DBF_ECC_2B_ERR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DBF_ECC_2B_ERR_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xdd,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_DBF_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DBG_CDC_ERR_MASK_DIS_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11c,
        0,
        8,
        soc_EGQ_DBG_CDC_ERR_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DBG_COMMANDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x297,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_DBG_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_DBG_COMMAND_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x299,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_DBG_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DBG_COMMAND_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ac,
        0,
        2,
        soc_EGQ_DBG_COMMAND_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DBG_CUP_ERR_MASK_DIS_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11d,
        0,
        6,
        soc_EGQ_DBG_CUP_ERR_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DBG_DATAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x298,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_DBG_DATA_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x29a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DBG_DATA_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ad,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_DBG_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DBG_PRP_SOP_DISCARD_MASK_DIS_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11e,
        0,
        4,
        soc_EGQ_DBG_PRP_SOP_DISCARD_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DBG_SOURCE_MASK_DIS_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11f,
        0,
        6,
        soc_EGQ_DBG_SOURCE_MASK_DIS_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DELETE_FIFO_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_DELETE_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1c242c2c, 0x00000014)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_DELETE_FIFO_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_DELETE_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x1c242c2c, 0x00000014)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DELETE_FIFO_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_EGQ_DELETE_FIFO_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x7231548c, 0x000645a3)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DELETE_FIFO_STATUSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23b,
        SOC_REG_FLAG_RO,
        5,
        soc_EGQ_DELETE_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_DELETE_FIFO_STATUS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        5,
        soc_EGQ_DELETE_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DELETE_FIFO_STATUS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x252,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_EGQ_DELETE_FIFO_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_DISABLE_EGRESS_OFPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d2,
        0,
        1,
        soc_EGQ_DISABLE_EGRESS_OFPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_DISABLE_EGRESS_OFP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_DISCARDED_SOP_COUNTER_SELr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b3,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_DISCARDED_SOP_COUNTER_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_DISCARDED_SOP_COUNTER_SEL_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b5,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_DISCARDED_SOP_COUNTER_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_ECCCORECCTIONDISABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5868,
        0,
        4,
        soc_EGQ_ECCCORECCTIONDISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_ECCINTREGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5804,
        0,
        8,
        soc_EGQ_ECCINTREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_ECCINTREGMASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5814,
        0,
        1,
        soc_EGQ_ECCINTREGMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_1B_ERR_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_1B_ERR_CNT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_2B_ERR_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_2B_ERR_CNT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_1B_INITIATEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_SIGNAL,
        27,
        soc_EGQ_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_1B_INITIATE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_SIGNAL,
        28,
        soc_EGQ_ECC_ERR_1B_INITIATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        97,
        soc_EGQ_ECC_ERR_1B_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        27,
        soc_EGQ_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        28,
        soc_EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        97,
        soc_EGQ_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_2B_INITIATEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_SIGNAL,
        27,
        soc_EGQ_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_2B_INITIATE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_SIGNAL,
        28,
        soc_EGQ_ECC_ERR_2B_INITIATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        97,
        soc_EGQ_ECC_ERR_2B_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_SIGNAL,
        27,
        soc_EGQ_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_SIGNAL,
        28,
        soc_EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        97,
        soc_EGQ_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_INTERRUPT_REGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        5,
        soc_EGQ_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_INTERRUPT_REGISTER_MASK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ECC_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGQ_BLOCK_INIT_STATUSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe9,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_EGQ_BLOCK_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGQ_BLOCK_INIT_STATUS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xea,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_EGQ_EGQ_BLOCK_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGQ_BLOCK_INIT_STATUS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_EGQ_BLOCK_INIT_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5986,
        0,
        4,
        soc_EGQ_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b5,
        0,
        5,
        soc_EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b7,
        0,
        5,
        soc_EGQ_EGRESS_INTERFACE_FAST_PORT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ba,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x202,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_QUEUES_EMPTYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EGRESS_QUEUES_EMPTYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_REPLICATION_GENERAL_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_EGRESS_REPLICATION_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x02ff1fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_REPLICATION_GENERAL_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10b,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_EGRESS_REPLICATION_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x02ff1fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_REPLICATION_GENERAL_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x150,
        0,
        9,
        soc_EGQ_EGRESS_REPLICATION_GENERAL_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x04ff1fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_REPLICATION_MCID_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EGRESS_REPLICATION_MCID_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_REPLICATION_MCID_MASK_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EGRESS_REPLICATION_MCID_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_REPLICATION_MCID_MASK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x151,
        0,
        1,
        soc_EGQ_EGRESS_REPLICATION_MCID_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fb,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fd,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x238,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EGRESS_SHAPERS_CREDIT_MEMORY_INIT_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fc,
        0,
        2,
        soc_EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fe,
        0,
        2,
        soc_EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x239,
        0,
        2,
        soc_EGQ_EGRESS_SHAPER_CALENDARS_ARBITRATION_CYCLE_LENGTH_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fd,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ff,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ff,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_0r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_1r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x203,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_2r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_3r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_4r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_5r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_6r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_7r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_8r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_CHAN_INTERFACE_9r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACESr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACESr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACES_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_NON_CHAN_INTERFACESr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIRr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIR_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_QPAIRr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCGr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_A_FOR_TCGr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x225,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x227,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x219,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_0r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_1r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_2r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x21f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_3r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x221,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_4r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x223,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_5r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x225,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_6r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x227,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_7r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_8r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_CHAN_INTERFACE_9r_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACESr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACESr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACES_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_NON_CHAN_INTERFACESr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIRr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIR_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_QPAIRr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22f,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCGr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_EGRESS_SHAPER_CONFIGURATION_B_FOR_TCGr_fields,
        SOC_RESET_VAL_DEC(0x00800500, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_ENABLE_SETTINGSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f0,
        0,
        9,
        soc_EGQ_EGRESS_SHAPER_ENABLE_SETTINGSr_fields,
        SOC_RESET_VAL_DEC(0x00001300, 0x00000000)
        SOC_RESET_MASK_DEC(0x000ff377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f2,
        0,
        14,
        soc_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001300, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fff377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f0,
        0,
        11,
        soc_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00001300, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f0,
        0,
        14,
        soc_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001300, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fff377, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22d,
        0,
        15,
        soc_EGQ_EGRESS_SHAPER_ENABLE_SETTINGS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001300, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fff37f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_BUBBLE_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x294,
        0,
        4,
        soc_EGQ_EHP_BUBBLE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_BUBBLE_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x296,
        0,
        4,
        soc_EGQ_EHP_BUBBLE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_BUBBLE_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a9,
        0,
        4,
        soc_EGQ_EHP_BUBBLE_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_BUBBLE_TRIGGERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x295,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_BUBBLE_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_BUBBLE_TRIGGER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x297,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_BUBBLE_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_BUBBLE_TRIGGER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2aa,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_BUBBLE_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_DISCARD_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_DISCARD_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_DISCARD_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_DISCARD_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_DISCARD_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x280,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_DISCARD_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ba,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_MULTICAST_HIGH_DISCARDS_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x267,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x27c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_MULTICAST_HIGH_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ba,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2bc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_MULTICAST_LOW_DISCARDS_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_LOW_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x269,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_LOW_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_LOW_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_MULTICAST_LOW_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_MULTICAST_LOW_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x27e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_MULTICAST_LOW_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EHP_UNICAST_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x265,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EHP_UNICAST_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x267,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EHP_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EHP_UNICAST_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x27a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EHP_UNICAST_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EMPTY_MCID_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x257,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EMPTY_MCID_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EMPTY_MCID_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x259,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_EMPTY_MCID_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EMPTY_MCID_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x278,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EMPTY_MCID_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_EMPTY_PORT_MAX_CREDIT_VALUEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b1,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EMPTY_PORT_MAX_CREDIT_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_EMPTY_PORT_MAX_CREDIT_VALUE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b3,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_EMPTY_PORT_MAX_CREDIT_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_EMPTY_PORT_MAX_CREDIT_VALUE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b6,
        0,
        1,
        soc_EGQ_EMPTY_PORT_MAX_CREDIT_VALUE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ENABLE_IP_ACL_ON_BRIDGEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16a,
        0,
        1,
        soc_EGQ_ENABLE_IP_ACL_ON_BRIDGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ENABLE_MPLS_SAME_INTERFACE_FILTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16b,
        0,
        1,
        soc_EGQ_ENABLE_MPLS_SAME_INTERFACE_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARDS_INTERRUPT_REGISTER_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x103,
        0,
        32,
        soc_EGQ_ERPP_DISCARDS_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARDS_INTERRUPT_REGISTER_MASK_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x104,
        0,
        10,
        soc_EGQ_ERPP_DISCARDS_INTERRUPT_REGISTER_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1,
        0,
        32,
        soc_EGQ_ERPP_DISCARD_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0) || \
    defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2,
        0,
        9,
        soc_EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        10,
        soc_EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        32,
        soc_EGQ_ERPP_DISCARD_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INT_REG_2_TESTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ERPP_DISCARD_INT_REG_2_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INT_REG_2_TEST_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_EGQ_ERPP_DISCARD_INT_REG_2_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INT_REG_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_SIGNAL,
        32,
        soc_EGQ_ERPP_DISCARD_INT_REG_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INT_REG_MASK_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_SIGNAL,
        9,
        soc_EGQ_ERPP_DISCARD_INT_REG_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INT_REG_TESTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ERPP_DISCARD_INT_REG_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_DISCARD_INT_REG_TEST_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x106,
        0,
        1,
        soc_EGQ_ERPP_DISCARD_INT_REG_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2bc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2be,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ERPP_LAG_PRUNING_DISCARDS_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_PMF_DISCARDS_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2be,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_ERPP_PMF_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ERPP_PMF_DISCARDS_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_ERPP_PMF_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_PMF_DISCARDS_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ERPP_PMF_DISCARDS_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ba,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2bc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2be,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_ERPP_VLAN_MEMBERSHIP_DISCARDS_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ERROR_INITIATION_DATAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ERROR_INITIATION_DATA_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_ETHERNET_TYPESr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_EGQ_ETHERNET_TYPESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_ETHERNET_TYPES_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_EGQ_ETHERNET_TYPESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ETHERNET_TYPES_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        9,
        soc_EGQ_ETHERNET_TYPES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_FABRIC_MULTICAST_ROUTE_INTERFACE_SOP_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf9,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_FABRIC_MULTICAST_ROUTE_INTERFACE_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_FABRIC_UNICAST_ROUTE_INTERFACE_SOP_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf8,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_FABRIC_UNICAST_ROUTE_INTERFACE_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_FABRIC_VSC_128_SOP_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf7,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_FABRIC_VSC_128_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x160,
        0,
        4,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FDR_PRIMARY_LAST_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x251,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_PRIMARY_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FDR_PRIMARY_LAST_HEADER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_PRIMARY_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FDR_PRIMARY_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_PRIMARY_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FDR_PRIMARY_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_PRIMARY_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FDR_SECONDARY_LAST_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x254,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_SECONDARY_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FDR_SECONDARY_LAST_HEADER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x256,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_SECONDARY_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FDR_SECONDARY_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_SECONDARY_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FDR_SECONDARY_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x261,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FDR_SECONDARY_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FILETER_DEBUG_COUNTERSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        6,
        soc_EGQ_FILETER_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FORCE_OR_IGNORE_FCr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_FORCE_OR_IGNORE_FCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_2_PQP_RDYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x264,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_FQP_2_PQP_RDYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FQP_BUBBLE_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x292,
        0,
        4,
        soc_EGQ_FQP_BUBBLE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FQP_BUBBLE_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x294,
        0,
        4,
        soc_EGQ_FQP_BUBBLE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_BUBBLE_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a7,
        0,
        5,
        soc_EGQ_FQP_BUBBLE_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FQP_BUBBLE_TRIGGERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x293,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_FQP_BUBBLE_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FQP_BUBBLE_TRIGGER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x295,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_FQP_BUBBLE_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_BUBBLE_TRIGGER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a8,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_FQP_BUBBLE_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FQP_CELL_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FQP_CELL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FQP_CELL_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b6,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FQP_CELL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_CELL_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_FQP_CELL_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FQP_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b6,
        0,
        1,
        soc_EGQ_FQP_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FQP_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b8,
        0,
        1,
        soc_EGQ_FQP_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x200,
        0,
        4,
        soc_EGQ_FQP_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_FQP_DEBUG_HALT_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x291,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_FQP_DEBUG_HALT_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_DEBUG_HALT_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a6,
        0,
        2,
        soc_EGQ_FQP_DEBUG_HALT_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FQP_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FQP_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FQP_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x27b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FQP_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x28e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_FQP_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FQP_SCHEDULER_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e0,
        0,
        15,
        soc_EGQ_FQP_SCHEDULER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FQP_SCHEDULER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e2,
        0,
        15,
        soc_EGQ_FQP_SCHEDULER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000dfff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FQP_SCHEDULER_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x223,
        0,
        17,
        soc_EGQ_FQP_SCHEDULER_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0001807c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATIONr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x260,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_FRAGMENTATION_QUEUES_EMPTY_INDICATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLD_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_FRAGMENTATION_QUEUES_READY_WORDS_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_GENERAL_RQP_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf5,
        0,
        7,
        soc_EGQ_GENERAL_RQP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000001c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_GENERAL_RQP_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf6,
        0,
        12,
        soc_EGQ_GENERAL_RQP_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000011c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_GENERAL_RQP_CONFIG_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf5,
        0,
        10,
        soc_EGQ_GENERAL_RQP_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_GENERAL_RQP_CONFIG_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf5,
        0,
        12,
        soc_EGQ_GENERAL_RQP_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000011c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GENERAL_RQP_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x115,
        0,
        7,
        soc_EGQ_GENERAL_RQP_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000ee4, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GENERAL_RQP_DEBUG_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11b,
        0,
        18,
        soc_EGQ_GENERAL_RQP_DEBUG_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_GLOBAL_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000160, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_GLOBAL_CONFIG_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_GLOBAL_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_CONFIG_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x113,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_GLOBAL_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000160, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x15a,
        0,
        5,
        soc_EGQ_GLOBAL_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000160, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_ECI_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xc3,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000205, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_MEM_OPTIONSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_PP_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe8,
        0,
        2,
        soc_ECI_GLOBAL_PP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_PP_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xe9,
        0,
        2,
        soc_ECI_GLOBAL_PP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_PP_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xea,
        0,
        2,
        soc_ECI_GLOBAL_PP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_PP_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xeb,
        0,
        2,
        soc_ECI_GLOBAL_PP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_PP_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xed,
        0,
        3,
        soc_ECI_GLOBAL_PP_7r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_PP_8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xee,
        0,
        2,
        soc_ECI_GLOBAL_PP_8r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GLOBAL_SYS_HEADER_CFGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xc5,
        0,
        4,
        soc_ECI_GLOBAL_SYS_HEADER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_GTIMERCONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a37,
        0,
        1,
        soc_EGQ_GTIMERCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_GTIMERCONFIGCONTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a38,
        0,
        3,
        soc_EGQ_GTIMERCONFIGCONTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_GTIMERCONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5854,
        0,
        3,
        soc_ECI_GTIMERCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_GTIMERTRIGGERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5855,
        0,
        1,
        soc_ECI_GTIMERTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x240,
        0,
        1,
        soc_EGQ_GTIMER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b27f, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x242,
        0,
        1,
        soc_EGQ_GTIMER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b27f, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26a,
        0,
        1,
        soc_EGQ_GTIMER_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b27f, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIG_CONTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x241,
        0,
        3,
        soc_EGQ_GTIMER_CONFIG_CONTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIG_CONT_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x243,
        0,
        3,
        soc_EGQ_GTIMER_CONFIG_CONTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_CONFIG_CONT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26b,
        0,
        3,
        soc_EGQ_GTIMER_CONFIG_CONT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_TRIGGERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_GTIMER_TRIGGER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_HIGHER_REQ_EN_PER_MALr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ef,
        0,
        1,
        soc_EGQ_HIGHER_REQ_EN_PER_MALr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_HIGHER_REQ_EN_PER_MAL_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f1,
        0,
        1,
        soc_EGQ_HIGHER_REQ_EN_PER_MALr_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_IFC_CANCEL_ENr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c7,
        0,
        1,
        soc_EGQ_IFC_CANCEL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_IFC_CANCEL_EN_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c9,
        0,
        1,
        soc_EGQ_IFC_CANCEL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_IFC_DELAY_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_ABOVE_64_BITS,
        5,
        soc_EGQ_IFC_DELAY_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_IFC_DELAY_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        5,
        soc_EGQ_IFC_DELAY_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_IFC_IS_CHANNELIZEDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20a,
        0,
        1,
        soc_EGQ_IFC_IS_CHANNELIZEDr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_IFC_OK_DEQr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_IFC_OK_DEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5840,
        0,
        5,
        soc_CFC_INDIRECTCOMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDADDRESSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5841,
        0,
        2,
        soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDDATAINCREMENTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5842,
        0,
        1,
        soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDRDDATA_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5830,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDRDDATA_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5832,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDRDDATA_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5834,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDRDDATA_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5836,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDRDDATA_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5838,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDWRDATA_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5820,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDWRDATA_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5822,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDWRDATA_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5824,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDWRDATA_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5826,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INDIRECTCOMMANDWRDATA_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5828,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMANDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_EGQ_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x81,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CFC_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_WR_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INDIRECT_WR_MASK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EDB_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_CMICMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e7,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_CMICMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_CMICM_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_CMICMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_CMICM_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_CMICM_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_OAMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e9,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_OAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_OAM_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1eb,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_OAMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_OAM_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_OAM_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_OLPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e8,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_OLPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_OLP_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_OLPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_OLP_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_OLP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_RCYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_RCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_RCY_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ec,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_RCYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INIT_FQP_TXI_RCY_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INIT_FQP_TXI_RCY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPTMASKREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5810,
        0,
        7,
        soc_EGQ_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPTREGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5800,
        0,
        7,
        soc_EGQ_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPTREGISTERMASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5810,
        0,
        1,
        soc_EGQ_INTERRUPTREGISTERMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPT_MASK_REGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10,
        0,
        12,
        soc_EGQ_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPT_REGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        10,
        soc_EGQ_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        12,
        soc_EGQ_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPT_REGISTER_TESTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_EGQ_INTERRUPT_REGISTER_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INVALID_OTMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INVALID_OTMr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_INVALID_OTM_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INVALID_OTMr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INVALID_OTM_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b7,
        0,
        1,
        soc_EGQ_INVALID_OTM_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_INVALID_OUTLIFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x143,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INVALID_OUTLIFr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_INVALID_OUTLIF_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INVALID_OUTLIFr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_INVALID_OUTLIF_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x18f,
        0,
        1,
        soc_EGQ_INVALID_OUTLIF_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_IPT_LAST_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x24e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_IPT_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_IPT_LAST_HEADER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x250,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_IPT_LAST_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_IPT_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_IPT_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_IPT_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x25d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_IPT_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_KEYA_DATA_BASE_PROFILEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x152,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_KEYA_DATA_BASE_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_KEYA_DATA_BASE_PROFILE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x154,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_KEYA_DATA_BASE_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_KEYA_DATA_BASE_PROFILE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x19f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_KEYA_DATA_BASE_PROFILE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_KEYB_DATA_BASE_PROFILEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x154,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_KEYB_DATA_BASE_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_KEYB_DATA_BASE_PROFILE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_KEYB_DATA_BASE_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_KEYB_DATA_BASE_PROFILE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_KEYB_DATA_BASE_PROFILE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x0000ffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_LAG_FILTER_ENABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11f,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_LAG_FILTER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_LAG_FILTER_ENABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_LAG_FILTER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_LAG_FILTER_ENABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x169,
        0,
        2,
        soc_EGQ_LAG_FILTER_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_LAST_CDC_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        17,
        soc_EGQ_LAST_CDC_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_LAST_FSR_MC_VSC_256_HDRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_LAST_FSR_MC_VSC_256_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_LAST_FSR_UC_VSC_256_HDRr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_LAST_FSR_UC_VSC_256_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_LAST_PRP_SOP_HEADERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_LAST_PRP_SOP_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_LAST_REASSEMBLY_ERROR_MCIDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_LAST_REASSEMBLY_ERROR_MCIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_LAST_REASSEMBLY_ERROR_MCID_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c6,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_LAST_REASSEMBLY_ERROR_MCIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_LAST_REASSEMBLY_ERROR_MCID_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12b,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_LAST_REASSEMBLY_ERROR_MCID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_LOCAL_ROUTE_INTERFACE_SOP_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfa,
        SOC_REG_FLAG_RO,
        2,
        soc_EGQ_LOCAL_ROUTE_INTERFACE_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_MAPPING_INTERFACES_TO_CHAN_ARBITERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xea,
        0,
        2,
        soc_EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x0000217f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xeb,
        0,
        2,
        soc_EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x0000217f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10b,
        0,
        2,
        soc_EGQ_MAXIMUM_AND_MINIMUM_PACKET_SIZE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000010ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MC_CONTEXT_FIFO_STATUSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23c,
        SOC_REG_FLAG_RO,
        16,
        soc_EGQ_MC_CONTEXT_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MC_CONTEXT_FIFO_STATUS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23e,
        SOC_REG_FLAG_RO,
        18,
        soc_EGQ_MC_CONTEXT_FIFO_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MC_CONTEXT_FIFO_STATUS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x253,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        16,
        soc_EGQ_MC_CONTEXT_FIFO_STATUS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MC_PRIORITY_LOOKUP_TABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10b,
        0,
        1,
        soc_EGQ_MC_PRIORITY_LOOKUP_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MC_PRIORITY_LOOKUP_TABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10d,
        0,
        1,
        soc_EGQ_MC_PRIORITY_LOOKUP_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MC_PRIORITY_LOOKUP_TABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x152,
        0,
        1,
        soc_EGQ_MC_PRIORITY_LOOKUP_TABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MTUr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x150,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_MTUr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000003ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MTU_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x152,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_MTUr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000003ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MTU_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x19c,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_MTU_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000003ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MTU_CHECK_ENABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x14f,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_MTU_CHECK_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MTU_CHECK_ENABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x151,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_MTU_CHECK_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MTU_CHECK_ENABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x19b,
        0,
        1,
        soc_EGQ_MTU_CHECK_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b2,
        0,
        4,
        soc_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b4,
        0,
        4,
        soc_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fe,
        0,
        4,
        soc_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b3,
        0,
        4,
        soc_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b5,
        0,
        4,
        soc_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ff,
        0,
        4,
        soc_EGQ_MULTICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_FIFOS_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_MULTICAST_FIFOS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x02070207, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_FIFOS_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EGQ_MULTICAST_FIFOS_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x02070207, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_FIFOS_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1df,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_EGQ_MULTICAST_FIFOS_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x07000207, 0x00000002)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00007f7f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_MULTICAST_OFFSET_ADDRESSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x153,
        0,
        2,
        soc_EGQ_MULTICAST_OFFSET_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00060000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x179,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x130,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x17c,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1eb,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ec,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ed,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ee,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_1_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ed,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_1r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_2_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ee,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_2r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_3_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ef,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_3r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NIF_CANCEL_EN_REGISTER_4_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f0,
        0,
        1,
        soc_EGQ_NIF_CANCEL_EN_REGISTER_4r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NIF_FLOW_CONTROLr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_NIF_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NIF_FLOW_CONTROL_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x24c,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_NIF_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NIF_FLOW_CONTROL_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x274,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NIF_FLOW_CONTROL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_0_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e4,
        0,
        3,
        soc_EGQ_NRDY_TH_0_2r_fields,
        SOC_RESET_VAL_DEC(0x00200802, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_0_2_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e6,
        0,
        3,
        soc_EGQ_NRDY_TH_0_2r_fields,
        SOC_RESET_VAL_DEC(0x00200802, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_0_2_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x224,
        0,
        3,
        soc_EGQ_NRDY_TH_0_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00802002, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_3_5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e5,
        0,
        3,
        soc_EGQ_NRDY_TH_3_5r_fields,
        SOC_RESET_VAL_DEC(0x00200802, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_3_5_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e7,
        0,
        3,
        soc_EGQ_NRDY_TH_3_5r_fields,
        SOC_RESET_VAL_DEC(0x00200802, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_3_5_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x225,
        0,
        3,
        soc_EGQ_NRDY_TH_3_5_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00802002, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_6_7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e6,
        0,
        2,
        soc_EGQ_NRDY_TH_6_7r_fields,
        SOC_RESET_VAL_DEC(0x00000802, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_6_8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x226,
        0,
        3,
        soc_EGQ_NRDY_TH_6_8r_fields,
        SOC_RESET_VAL_DEC(0x00802002, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_6_7_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e8,
        0,
        2,
        soc_EGQ_NRDY_TH_6_7r_fields,
        SOC_RESET_VAL_DEC(0x00000802, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_9_11r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x227,
        0,
        3,
        soc_EGQ_NRDY_TH_9_11r_fields,
        SOC_RESET_VAL_DEC(0x00802002, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffff3ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_SELr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_NRDY_TH_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_NRDY_TH_SEL_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_NRDY_TH_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_OFP2TDMMAP_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x586e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_OFP2TDMMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_OFP2TDMMAP_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5870,
        0,
        1,
        soc_EGQ_OFP2TDMMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_ONE_PLUS_ONE_PROTECT_ENr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x14f,
        0,
        1,
        soc_EGQ_ONE_PLUS_ONE_PROTECT_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_OPP_LEARNING_DISABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x15e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OPP_LEARNING_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_OPP_LEARNING_DISABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OPP_LEARNING_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ab,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_OPP_LEARNING_DISABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_OTM_LEARNING_DISABLEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OTM_LEARNING_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_OTM_LEARNING_DISABLE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x158,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OTM_LEARNING_DISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_OTM_LEARNING_DISABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_OTM_PORT_SPR_DISr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x24a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_OTM_PORT_SPR_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_OUTLIF_MSB_MAPPEDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPEDr_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_OUTLIF_MSB_MAPPED_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x15b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPED_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_OUTLIF_MSB_MAPPED_SHIFTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x302,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPED_SHIFTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_OUTLIF_MSB_MAPPED_SHIFT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x15d,
        0,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPED_SHIFT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_OUTRIF_MAX_VALUEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x19e,
        0,
        1,
        soc_EGQ_OUTRIF_MAX_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PACKET_RATE_SHAPER_ENr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PACKET_RATE_SHAPER_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PACKET_RATE_SHAPER_EN_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PACKET_RATE_SHAPER_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PACKET_RATE_SHAPER_EN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PACKET_REASSEMBLY_INTERRUPT_REGISTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        20,
        soc_EGQ_PACKET_REASSEMBLY_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PACKET_REASSEMBLY_INTERRUPT_REGISTER_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x105,
        0,
        20,
        soc_EGQ_PACKET_REASSEMBLY_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PARITY_ERR_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PARITY_ERR_CNT_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PARSER_LAST_NWK_RECORDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PARSER_LAST_NWK_RECORDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PARSER_LAST_NWK_RECORD_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PARSER_LAST_NWK_RECORDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x29b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PARSER_LAST_NWK_RECORD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PARSER_LAST_SYS_RECORDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x27b,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PARSER_LAST_SYS_RECORDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PARSER_LAST_SYS_RECORD_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x27d,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PARSER_LAST_SYS_RECORDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x290,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PARSER_LAST_SYS_RECORD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PAR_ERR_INITIATEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xaa,
        SOC_REG_FLAG_64_BITS,
        57,
        soc_EGQ_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PAR_ERR_INITIATE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa8,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_EGQ_PAR_ERR_INITIATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffd7, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PAR_ERR_INITIATE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xaa,
        0,
        8,
        soc_EGQ_PAR_ERR_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PAR_ERR_MEM_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa0,
        SOC_REG_FLAG_64_BITS,
        57,
        soc_EGQ_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PAR_ERR_MEM_MASK_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa0,
        SOC_REG_FLAG_64_BITS,
        55,
        soc_EGQ_PAR_ERR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffd7, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PAR_ERR_MEM_MASK_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xa0,
        0,
        8,
        soc_EGQ_PAR_ERR_MEM_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PER_QUEUE_HEADER_COMPENSATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x217,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PER_QUEUE_HEADER_COMPENSATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_EEI_CFGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_PETRAB_EEI_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_EEI_CFG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_PETRAB_EEI_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_EEI_CFG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x15f,
        0,
        2,
        soc_EGQ_PETRAB_EEI_CFG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_EEI_MPLS_MAPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_EEI_MPLS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_EEI_MPLS_MAP_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_EEI_MPLS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x164,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_FHEI_SIZE_MAPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_FHEI_SIZE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_FHEI_SIZE_MAP_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_FHEI_SIZE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_FHEI_SIZE_MAP_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x178,
        0,
        1,
        soc_EGQ_PETRAB_FHEI_SIZE_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x128,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3,
        0,
        29,
        soc_EGQ_PKT_REAS_INT_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REG_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3,
        0,
        30,
        soc_EGQ_PKT_REAS_INT_REG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REG_MASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_SIGNAL,
        29,
        soc_EGQ_PKT_REAS_INT_REG_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REG_MASK_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x13,
        SOC_REG_FLAG_SIGNAL,
        30,
        soc_EGQ_PKT_REAS_INT_REG_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REG_TESTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PKT_REAS_INT_REG_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REG_TEST_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PKT_REAS_INT_REG_TEST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PKT_REAS_INT_REG_TEST_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x108,
        0,
        1,
        soc_EGQ_PKT_REAS_INT_REG_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PORT_ALMOST_EMPTY_FORCEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x197,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PORT_ALMOST_EMPTY_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x199,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PORT_ALMOST_EMPTY_FORCEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e2,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PORT_ALMOST_EMPTY_FORCE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x19f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ea,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PORT_ALMOST_EMPTY_SCHEDULER_DELAY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_PP_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_EGQ_PP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001f6, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PP_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x116,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_EGQ_PP_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f36, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PP_CONFIG_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_EGQ_PP_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003f36, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PP_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x15e,
        0,
        8,
        soc_EGQ_PP_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ff36, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_2_FQP_OFP_STOPr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PQP_2_FQP_OFP_STOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_2_FQP_OFP_STOP_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1aa,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PQP_2_FQP_OFP_STOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_AND_FQP_CALENDER_SETTINGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22c,
        0,
        6,
        soc_EGQ_PQP_AND_FQP_CALENDER_SETTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_CRPS_CONFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fb,
        0,
        9,
        soc_EGQ_PQP_CRPS_CONFr_fields,
        SOC_RESET_VAL_DEC(0x00227fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x277,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x279,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x28c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PQP_DISCARD_MULTICAST_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x277,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x28a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PQP_DISCARD_UNICAST_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_MULTICAST_BYTES_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x273,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_MULTICAST_BYTES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_MULTICAST_BYTES_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x275,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_MULTICAST_BYTES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_MULTICAST_BYTES_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x288,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PQP_MULTICAST_BYTES_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_MULTICAST_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_MULTICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_MULTICAST_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_MULTICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_MULTICAST_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x284,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PQP_MULTICAST_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_SPECIAL_FLOW_CONTROLr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x201,
        0,
        1,
        soc_EGQ_PQP_SPECIAL_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_UNICAST_BYTES_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x271,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_UNICAST_BYTES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_UNICAST_BYTES_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x273,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_UNICAST_BYTES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_UNICAST_BYTES_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x286,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PQP_UNICAST_BYTES_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PQP_UNICAST_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PQP_UNICAST_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x26f,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_PQP_UNICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PQP_UNICAST_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x282,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PQP_UNICAST_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PRIVATE_VLAN_FILTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x174,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PRIVATE_VLAN_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PRIVATE_VLAN_FILTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PRIVATE_VLAN_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PRIVATE_VLAN_FILTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c1,
        0,
        1,
        soc_EGQ_PRIVATE_VLAN_FILTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PRP_DEBUG_COUNTERSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x140,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        11,
        soc_EGQ_PRP_DEBUG_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_PRP_SOP_CNTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_EGQ_PRP_SOP_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_PS_MODEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_PS_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_PS_MODE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c7,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_PS_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_PS_MODE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_PS_MODE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_QPAIR_SPR_DISr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a1,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_QPAIR_SPR_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_QPAIR_SPR_DIS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a3,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_QPAIR_SPR_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_QPAIR_SPR_DIS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_QPAIR_SPR_DIS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_QP_MAX_CREDIT_VALUEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b2,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_QP_MAX_CREDIT_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_QP_MAX_CREDIT_VALUE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b4,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_QP_MAX_CREDIT_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_QP_MAX_CREDIT_VALUE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2b7,
        0,
        2,
        soc_EGQ_QP_MAX_CREDIT_VALUE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_RCM_DEBUGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_RCM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_RCM_STATIC_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        3,
        0x116,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_EGQ_RCM_STATIC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0003fc00, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REASSEMBLY_SCHEDULER_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf4,
        0,
        7,
        soc_EGQ_REASSEMBLY_SCHEDULER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x05001018, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff7f7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REASSEMBLY_SCHEDULER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf5,
        0,
        7,
        soc_EGQ_REASSEMBLY_SCHEDULER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x05001018, 0x00000000)
        SOC_RESET_MASK_DEC(0xfff7f7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0085r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_REG_0090r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0091r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EGQ_REG_0092r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0093r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0100r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0101r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x101,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0102r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0103r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0104r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0105r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0106r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x106,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0107r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x107,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_0107r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0108r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_RO,
        3,
        soc_EGQ_REG_0108r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00bfffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_0109r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x109,
        0,
        1,
        soc_EGQ_REG_0109r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0177r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0007r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0178r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x178,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_REG_0178r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0179r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x179,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ECI_REG_0007r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0180r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_REG_0180r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0182r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x182,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_REG_0180r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0194r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x194,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_REG_0001r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0195r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x195,
        0,
        2,
        soc_EGQ_REG_0195r_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0196r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x196,
        0,
        2,
        soc_EGQ_REG_0196r_fields,
        SOC_RESET_VAL_DEC(0x00000075, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0197r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x197,
        0,
        2,
        soc_EGQ_REG_0195r_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0198r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x198,
        0,
        2,
        soc_EGQ_REG_0196r_fields,
        SOC_RESET_VAL_DEC(0x00000075, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0291r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x291,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_0291r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0293r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x293,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_0291r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0296r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x296,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_0296r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0298r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x298,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_0296r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_001Cr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_REG_001Cr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_0085_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_REG_0090_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0090_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_0090_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_0090_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_0091_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_REG_0092_BCM88650_B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_REG_0024600r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_0092_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        9,
        soc_EGQ_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_0092_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_0093_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00ADr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00AEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00AE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00AFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00B0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00B1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00B2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb2,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00B3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb3,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00B0_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_EGQ_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B0_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B1_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B2_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00B3_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00BAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00BBr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00BCr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_DRCA_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00BC_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_EGQ_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00BC_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00BDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_DRCA_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00BD_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00BEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbe,
        0,
        1,
        soc_DRCA_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_00BE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00BFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xbf,
        SOC_REG_FLAG_RO,
        1,
        soc_DRCA_REG_00B3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00C1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xc1,
        0,
        2,
        soc_EGQ_REG_00C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000028, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00CFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xcf,
        0,
        9,
        soc_EGQ_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0x0071c07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00D0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xd0,
        0,
        2,
        soc_EGQ_REG_00D0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000009ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00D2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xd2,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00D3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xd3,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00D4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xd4,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00D5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xd5,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00DAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xda,
        0,
        1,
        soc_EGQ_REG_00DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00DFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xdf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00DF_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xdf,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00F6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf6,
        0,
        8,
        soc_EGQ_REG_00F6r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00F7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf7,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00F8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf8,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00F9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf9,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00F7_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xf7,
        0,
        8,
        soc_EGQ_REG_00F6r_fields,
        SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00FAr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfa,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00FBr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfb,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00FCr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfc,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_EGQ_REG_00FCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00FC_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfc,
        SOC_REG_FLAG_RO,
        2,
        soc_FCR_REG_0197r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00FDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_EGQ_REG_00FCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_00FEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xfe,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_00FFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xff,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_00FEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_010Ar */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_RO,
        3,
        soc_EGQ_REG_010Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_010Cr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_010Cr_fields,
        SOC_RESET_VAL_DEC(0x00010014, 0x00000000)
        SOC_RESET_MASK_DEC(0x00017fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_010Er */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10e,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_REG_010Cr_fields,
        SOC_RESET_VAL_DEC(0x00010014, 0x00000000)
        SOC_RESET_MASK_DEC(0x00017fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_017Ar */
        soc_block_list[46],
        soc_genreg,
        1,
        0x17a,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_REG_0178r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_0196_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_ECI_REG_0001r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_01B4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b4,
        0,
        5,
        soc_EGQ_REG_01B4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_01B6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b6,
        0,
        5,
        soc_EGQ_REG_01B4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_01B7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b7,
        0,
        1,
        soc_ECI_REG_0007r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_01B9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b9,
        0,
        1,
        soc_ECI_REG_0007r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_01C4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c4,
        0,
        1,
        soc_EGQ_REG_01C4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_01C5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c5,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_REG_01C5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_01C6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c6,
        0,
        1,
        soc_EGQ_REG_01C4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_01C4_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c4,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_01CDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_REG_01CDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_01D2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d2,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_01D4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d4,
        0,
        1,
        soc_EGQ_REG_01D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_REG_01DFr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1df,
        0,
        5,
        soc_EGQ_REG_01DFr_fields,
        SOC_RESET_VAL_DEC(0xf1111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_01E1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e1,
        0,
        5,
        soc_EGQ_REG_01DFr_fields,
        SOC_RESET_VAL_DEC(0xf1111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_01E1_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1e1,
        0,
        3,
        soc_EGQ_REG_01E1r_fields,
        SOC_RESET_VAL_DEC(0x00000875, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_REG_023Fr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x23f,
        SOC_REG_FLAG_RO,
        1,
        soc_EGQ_REG_023Fr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_REG_02ABr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ab,
        0,
        1,
        soc_ECI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_DISCARD_MULTICAST_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_RQP_DISCARD_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x263,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_DISCARD_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_RQP_DISCARD_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x265,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_DISCARD_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_RQP_DISCARD_SOP_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c2,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_DISCARD_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_RQP_DISCARD_SOP_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c4,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_DISCARD_SOP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_RQP_PACKET_COUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x261,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_RQP_PACKET_COUNTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x263,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_RQP_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_SAME_INTERFACE_FILTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x8f,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SAME_INTERFACE_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x0000c200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SAME_INTERFACE_FILTER_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c8,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SAME_INTERFACE_FILTER_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xc200c200, 0xc200c200)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SAME_INTERFACE_FILTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2c7,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SAME_INTERFACE_FILTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xc200c200, 0xc200c200)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SBUS_BROADCAST_IDr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SBUS_BROADCAST_ID_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SBUS_LAST_IN_CHAINr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SBUS_LAST_IN_CHAIN_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SHAPER_MAP_CH_ARB_TO_IFCr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f1,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SHAPER_MAP_CH_ARB_TO_IFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_SHAPER_MAP_CH_ARB_TO_IFC_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1f3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SHAPER_MAP_CH_ARB_TO_IFCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SHAPER_MAP_CH_ARB_TO_IFC_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SHAPER_MAP_CH_ARB_TO_IFC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_SOP_IFC_DELAY_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1df,
        0,
        5,
        soc_EGQ_SOP_IFC_DELAY_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xf1111111, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SPLIT_HORIZON_FILTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SPLIT_HORIZON_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_SPLIT_HORIZON_FILTER_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x11a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SPLIT_HORIZON_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SPLIT_HORIZON_FILTER_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x162,
        0,
        1,
        soc_EGQ_SPLIT_HORIZON_FILTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x137,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_FORMAT_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x139,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_FORMAT_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x183,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSETr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x133,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSET_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSET_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x17f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSETr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x135,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSET_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x137,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSET_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x181,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_TCG_SPR_DISr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2a9,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_TCG_SPR_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_TCG_SPR_DIS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x2ab,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_TCG_SPR_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_TCG_SPR_DIS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x242,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_TCG_SPR_DIS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_EGQ_TDM_GENERAL_CONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xeb,
        SOC_REG_FLAG_SIGNAL,
        10,
        soc_EGQ_TDM_GENERAL_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f71ff73, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_TDM_GENERAL_CONFIGURATION_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xec,
        SOC_REG_FLAG_SIGNAL,
        11,
        soc_EGQ_TDM_GENERAL_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x10010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f71ff73, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_TDM_GENERAL_CONFIGURATION_BCM88660_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xeb,
        SOC_REG_FLAG_SIGNAL,
        11,
        soc_EGQ_TDM_GENERAL_CONFIGURATION_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x10010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f71ff73, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_TDM_GENERAL_CONFIGURATION_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10c,
        0,
        9,
        soc_EGQ_TDM_GENERAL_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000081, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_TDM_MAP_QUEUE_TO_TDMr */
        soc_block_list[46],
        soc_genreg,
        1,
        0xec,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_TDM_MAP_QUEUE_TO_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0xed,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_TDM_MAP_QUEUE_TO_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x10d,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_TDM_MAP_QUEUE_TO_TDM_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_TPID_PROFILESr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_TPID_PROFILESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_TPID_PROFILES_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_TPID_PROFILESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_TPID_PROFILES_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16e,
        0,
        2,
        soc_EGQ_TPID_PROFILES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGQ_TRILLCONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x589e,
        0,
        2,
        soc_EGQ_TRILLCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000fff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_TRILL_CONFIGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_TRILL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_TRILL_CONFIG_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x122,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_TRILL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_TRILL_CONFIG_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_TRILL_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_TTL_SCOPEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x175,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_TTL_SCOPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_TTL_SCOPE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_TTL_SCOPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_TTL_SCOPE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_TTL_SCOPE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b0,
        0,
        4,
        soc_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b2,
        0,
        4,
        soc_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fc,
        0,
        4,
        soc_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_A_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b1,
        0,
        4,
        soc_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1b3,
        0,
        4,
        soc_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_Br_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1fd,
        0,
        4,
        soc_EGQ_UNICAST_EGRESS_PACKET_HEADER_COMPENSATION_FOR_TYPE_B_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_WDRR_PACKET_SIZEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d1,
        0,
        1,
        soc_EGQ_WDRR_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_WDRR_PACKET_SIZE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1d3,
        0,
        1,
        soc_EGQ_WDRR_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_WDRR_PACKET_SIZE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x216,
        0,
        1,
        soc_EGQ_WDRR_PACKET_SIZE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_WFQ_PACKET_SIZEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c8,
        0,
        1,
        soc_EGQ_WFQ_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_WFQ_PACKET_SIZE_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1ca,
        0,
        1,
        soc_EGQ_WFQ_PACKET_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_WFQ_PACKET_SIZE_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20d,
        0,
        1,
        soc_EGQ_WFQ_PACKET_SIZE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EGQ_WFQ_TCG_DISr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1c9,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_WFQ_TCG_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EGQ_WFQ_TCG_DIS_BCM88202_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x1cb,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_WFQ_TCG_DISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EGQ_WFQ_TCG_DIS_BCM88670_A0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x20e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_WFQ_TCG_DIS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x47,
        SOC_REG_FLAG_RO,
        1,
        soc_EGRDROPPKTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x153,
        SOC_REG_FLAG_RO,
        1,
        soc_EGRDROPPKTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNT_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4b,
        SOC_REG_FLAG_RO,
        1,
        soc_EGRDROPPKTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNT_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6a,
        SOC_REG_FLAG_RO,
        1,
        soc_EGRDROPPKTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNT_COSr */
        soc_block_list[5],
        soc_portreg,
        8,
        0x101000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGRDROPPKTCOUNT_COSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGRDROPPKTCOUNT_COS_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        8,
        0x101000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGRDROPPKTCOUNT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSAGINGSETTINGSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5987,
        0,
        4,
        soc_EGRESSAGINGSETTINGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNTr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x44,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x13100,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x131,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x13100,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x41,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x60,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x44,
        0,
        1,
        soc_EGRESSCELLREQUESTCOUNT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSDEQUEUESCHEMEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58da,
        0,
        1,
        soc_EGRESSDEQUEUESCHEMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPORTPRIORITYCONFIGURATIONPQP_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x598f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGRESSPORTPRIORITYCONFIGURATIONPQP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPORTPRIORITYCONFIGURATIONPQP_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5991,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGRESSPORTPRIORITYCONFIGURATIONPQP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPORTPRIORITYCONFIGURATIONPQP_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5993,
        0,
        1,
        soc_EGRESSPORTPRIORITYCONFIGURATIONPQP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPORTPRIORITYCONFIGURATION_0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5994,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGRESSPORTPRIORITYCONFIGURATION_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPORTPRIORITYCONFIGURATION_1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5996,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGRESSPORTPRIORITYCONFIGURATION_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPORTPRIORITYCONFIGURATION_2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5998,
        0,
        1,
        soc_EGRESSPORTPRIORITYCONFIGURATION_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSPPCONFIGURATIONREGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGRESSPPCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSREPBITMAPGROUPVALUEr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x588f,
        0,
        2,
        soc_EGRESSREPBITMAPGROUPVALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCALENDARSARBITRATIONCYCLELENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a06,
        0,
        2,
        soc_EGRESSSHAPERCALENDARSARBITRATIONCYCLELENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORECIPORTSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a18,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORECIPORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS0TO3LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a1a,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS0TO3LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS12TO15LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a1d,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS12TO15LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS4TO7LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a1b,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS4TO7LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS8TO11LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a1c,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFCALENDARS8TO11LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a07,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a08,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a09,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a0a,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a0b,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a0c,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a0d,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a0e,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a0f,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a10,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL10r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a11,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL11r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a12,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL12r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a13,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL13r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a14,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL14r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a15,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFORNIFMAL15r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a16,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFORNIFMAL15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONAFOROTHERCALENDARSLENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a1e,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONAFOROTHERCALENDARSLENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORECIPORTSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a30,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORECIPORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS0TO3LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a31,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS0TO3LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS12TO15LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a34,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS12TO15LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS4TO7LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a32,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS4TO7LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS8TO11LENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a33,
        0,
        4,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFCALENDARS8TO11LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a1f,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a20,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a21,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a22,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a23,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL5r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a24,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL6r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a25,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL7r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a26,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL8r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a27,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL9r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a28,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL10r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a29,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL11r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a2a,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL12r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a2b,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL13r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a2c,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL14r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a2d,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORNIFMAL15r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a2e,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORNIFMAL15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFOROTHERCALENDARSLENGTHr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a35,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFOROTHERCALENDARSLENGTHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONBFORRECYCLEINTERFACEPORTSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a2f,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONBFORRECYCLEINTERFACEPORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONFOROLPPORTr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a19,
        0,
        1,
        soc_EGRESSSHAPERCONFIGURATIONFOROLPPORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERCONFIGURATIONFORRECYCLEINTERFACEPORTSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a17,
        0,
        2,
        soc_EGRESSSHAPERCONFIGURATIONFORRECYCLEINTERFACEPORTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERENABLESETTINGSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a04,
        0,
        2,
        soc_EGRESSSHAPERENABLESETTINGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EGRESSSHAPERSCREDITMEMORYINITSTATUSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5a05,
        SOC_REG_FLAG_RO,
        1,
        soc_EGRESSSHAPERSCREDITMEMORYINITSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKETr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x71,
        0,
        2,
        soc_EGRMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15700,
        0,
        2,
        soc_EGRMETERINGBUCKET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x157,
        0,
        2,
        soc_EGRMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15700,
        0,
        2,
        soc_EGRMETERINGBUCKET_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4f,
        0,
        2,
        soc_EGRMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6e,
        0,
        2,
        soc_EGRMETERINGBUCKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa00009d,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa00009d,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000290,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x28040000,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000021,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000032,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000790,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGRMETERINGBUCKET_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000042,
        0,
        3,
        soc_EGRMETERINGBUCKET_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGRMETERINGCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x70,
        0,
        2,
        soc_EGRMETERINGCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG1r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000031,
        0,
        1,
        soc_EGRMETERINGCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG1_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000041,
        0,
        1,
        soc_EGRMETERINGCONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_64r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa00009c,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGRMETERINGCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_64_BCM56334_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa00009c,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGRMETERINGCONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        32,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_64_BCM56634_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000250,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGRMETERINGCONFIG_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_64_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x28030000,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGRMETERINGCONFIG_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_64_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000750,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGRMETERINGCONFIG_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15600,
        0,
        2,
        soc_EGRMETERINGCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x156,
        0,
        2,
        soc_EGRMETERINGCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15600,
        0,
        2,
        soc_EGRMETERINGCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4e,
        0,
        2,
        soc_EGRMETERINGCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6d,
        0,
        2,
        soc_EGRMETERINGCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x70,
        0,
        2,
        soc_EGRMETERINGCONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56800_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000020,
        0,
        2,
        soc_EGRMETERINGCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000030,
        0,
        3,
        soc_EGRMETERINGCONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGRMETERINGCONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xa000040,
        0,
        3,
        soc_EGRMETERINGCONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGRSHAPEPARITYERRORPTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080030,
        SOC_REG_FLAG_RO,
        2,
        soc_EGRSHAPEPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0800a0,
        SOC_REG_FLAG_RO,
        2,
        soc_EGRSHAPEPARITYERRORPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0802f0,
        SOC_REG_FLAG_RO,
        2,
        soc_EGRSHAPEPARITYERRORPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a060000,
        0,
        4,
        soc_EGRSHAPEPARITYERRORPTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080050,
        0,
        2,
        soc_EGRSHAPEPARITYERRORPTR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0807f0,
        SOC_REG_FLAG_RO,
        2,
        soc_EGRSHAPEPARITYERRORPTR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80028,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIGr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80020,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80020,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80021,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80022,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80023,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80024,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80025,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80026,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80027,
        0,
        4,
        soc_EGRTXPKTCTRCONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x80017,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2025f00,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8002f,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2025f00,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80025,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80017,
        SOC_REG_FLAG_ARRAY,
        4,
        soc_EGRTXPKTCTRCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x8001f,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2027000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x80037,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x2027000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGRTXPKTCTR_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8002d,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGRTXPKTCTR_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        8,
        0x8001f,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGRTXPKTCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588OMPLSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e001900,
        0,
        3,
        soc_EGR_1588OMPLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588OMPLS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000500,
        0,
        3,
        soc_EGR_1588OMPLSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_1588_EGRESS_CTRLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x700063c,
        0,
        6,
        soc_EGR_1588_EGRESS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_1588_EGRESS_CTRL_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x24002e00,
        0,
        7,
        soc_EGR_1588_EGRESS_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_1588_EGRESS_CTRL_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28002900,
        0,
        7,
        soc_EGR_1588_EGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_EGRESS_CTRL_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x20000300,
        0,
        7,
        soc_EGR_1588_EGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588_EGRESS_CTRL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c001700,
        0,
        7,
        soc_EGR_1588_EGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_1588_EGRESS_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c000700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_EGR_1588_EGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_1588_INGRESS_CTRLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x7000613,
        0,
        2,
        soc_EGR_1588_INGRESS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_1588_INGRESS_CTRL_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc001200,
        0,
        2,
        soc_EGR_1588_INGRESS_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_1588_INGRESS_CTRL_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc001000,
        0,
        2,
        soc_EGR_1588_INGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_INGRESS_CTRL_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x4003700,
        0,
        2,
        soc_EGR_1588_INGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588_INGRESS_CTRL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4003700,
        0,
        2,
        soc_EGR_1588_INGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_1588_INGRESS_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4002000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_1588_INGRESS_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAYr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x7000664,
        0,
        1,
        soc_EGR_1588_LINK_DELAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c000800,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_1588_LINK_DELAY_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_64_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x20000400,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_EGR_1588_LINK_DELAY_64_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_64_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010300,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_64_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010400,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_64_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010500,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x24002f00,
        0,
        1,
        soc_EGR_1588_LINK_DELAY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28002a00,
        0,
        1,
        soc_EGR_1588_LINK_DELAY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588_LINK_DELAY_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c001800,
        0,
        1,
        soc_EGR_1588_LINK_DELAY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_1588_PARSING_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080612,
        0,
        1,
        soc_EGR_1588_PARSING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_1588_PARSING_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26002d00,
        0,
        2,
        soc_EGR_1588_PARSING_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_1588_PARSING_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a002800,
        0,
        2,
        soc_EGR_1588_PARSING_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_PARSING_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000100,
        0,
        2,
        soc_EGR_1588_PARSING_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588_PARSING_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e001500,
        0,
        2,
        soc_EGR_1588_PARSING_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_1588_PARSING_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ING_1588_PARSING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_SA_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010000,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_SA_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010100,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_SA_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588_TIMER_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001b00,
        0,
        2,
        soc_EGR_1588_TIMER_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_1588_TIMER_DEBUG_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a003400,
        0,
        2,
        soc_EGR_1588_TIMER_DEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_1588_TIMER_DEBUG_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e002f00,
        0,
        2,
        soc_EGR_1588_TIMER_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_TIMER_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010000,
        0,
        2,
        soc_EGR_1588_TIMER_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_1588_TIMER_VALUEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22001a00,
        0,
        1,
        soc_EGR_1588_TIMER_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_1588_TIMER_VALUE_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a003300,
        0,
        1,
        soc_EGR_1588_TIMER_VALUE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_1588_TIMER_VALUE_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e002e00,
        0,
        1,
        soc_EGR_1588_TIMER_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_1588_TIMER_VALUE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010100,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_1588_TIMER_VALUE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_ACCU_8BEATSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f8,
        0,
        1,
        soc_EGR_ACCU_8BEATSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_ARB_MISC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3040000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_ARB_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80004,
        0,
        4,
        soc_EGR_ARB_TIMEOUT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0bb9012d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80703,
        0,
        2,
        soc_EGR_ARB_TIMEOUT_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010300,
        0,
        2,
        soc_EGR_ARB_TIMEOUT_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010300,
        0,
        4,
        soc_EGR_ARB_TIMEOUT_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0bb9012d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80703,
        0,
        2,
        soc_EGR_ARB_TIMEOUT_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3030000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ARB_TIMEOUT_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000012d, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_BUS_PARITY_ERR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080043,
        0,
        1,
        soc_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_BYPASS_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080609,
        0,
        3,
        soc_EGR_BYPASS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_BYPASS_CTRL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080603,
        0,
        2,
        soc_EGR_BYPASS_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_BYPASS_CTRL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000300,
        0,
        2,
        soc_EGR_BYPASS_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_BYPASS_CTRL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080603,
        0,
        1,
        soc_EGR_BYPASS_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_BYPASS_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_BYPASS_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_CAPWAP_FRAG_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        8,
        0x4080018,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_EGR_CAPWAP_FRAG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_CLPORT_BUFFER_SFT_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010f00,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_CLPORT_BUFFER_SFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_CM_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d20,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011500,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_CM_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010500,
        0,
        3,
        soc_EGR_CM_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_CM_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010600,
        0,
        3,
        soc_EGR_CM_DBITS_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_CM_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080830,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_CM_DBUF_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080821,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_CM_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080831,
        0,
        3,
        soc_EGR_CM_DBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_CM_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080822,
        0,
        3,
        soc_EGR_CM_DBUF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        6,
        soc_EGR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        2,
        soc_EGR_CONFIG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_CONFIG_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080602,
        0,
        5,
        soc_EGR_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        9,
        soc_EGR_CONFIG_1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000500,
        0,
        18,
        soc_EGR_CONFIG_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        19,
        soc_EGR_CONFIG_1_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000500,
        0,
        17,
        soc_EGR_CONFIG_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56218_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        7,
        soc_EGR_CONFIG_1_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        9,
        soc_EGR_CONFIG_1_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        22,
        soc_EGR_CONFIG_1_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080601,
        0,
        21,
        soc_EGR_CONFIG_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000100,
        0,
        21,
        soc_EGR_CONFIG_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        5,
        soc_EGR_CONFIG_1_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56514_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        8,
        soc_EGR_CONFIG_1_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        13,
        soc_EGR_CONFIG_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080001,
        0,
        22,
        soc_EGR_CONFIG_1_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000100,
        0,
        22,
        soc_EGR_CONFIG_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080601,
        0,
        8,
        soc_EGR_CONFIG_1_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080601,
        0,
        12,
        soc_EGR_CONFIG_1_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080601,
        0,
        22,
        soc_EGR_CONFIG_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_CONFIG_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_EGR_CONFIG_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        4,
        soc_EGR_CONFIG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400006, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000400,
        0,
        4,
        soc_EGR_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        5,
        soc_EGR_CONFIG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000400,
        0,
        4,
        soc_EGR_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56218_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        5,
        soc_EGR_CONFIG_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x40800000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        4,
        soc_EGR_CONFIG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x20400000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000000,
        0,
        4,
        soc_EGR_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56514_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        6,
        soc_EGR_CONFIG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x40800000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        6,
        soc_EGR_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000000,
        0,
        4,
        soc_EGR_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080600,
        0,
        6,
        soc_EGR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080600,
        0,
        6,
        soc_EGR_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x81000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080600,
        0,
        4,
        soc_EGR_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_CONFIG_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080000,
        0,
        1,
        soc_EGR_CONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00010000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000007,
        0,
        2,
        soc_EGR_COUNTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x20002600,
        0,
        2,
        soc_EGR_COUNTER_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x24002300,
        0,
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000607,
        0,
        2,
        soc_EGR_COUNTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x1c000400,
        0,
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000700,
        0,
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000607,
        0,
        2,
        soc_EGR_COUNTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_CPU_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080014,
        0,
        13,
        soc_EGR_CPU_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_CPU_CONTROL_1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a000100,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_EGR_CPU_CONTROL_1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_CPU_CONTROL_2_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a000200,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_EGR_CPU_CONTROL_2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_CPU_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa002100,
        0,
        18,
        soc_EGR_CPU_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_CPU_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa002100,
        0,
        15,
        soc_EGR_CPU_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_CPU_COS_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080006,
        0,
        3,
        soc_EGR_CPU_COS_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_CPU_COS_CONTROL_1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080005,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_EGR_CPU_COS_CONTROL_1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080707,
        0,
        3,
        soc_EGR_DATABUF_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080708,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011600,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010900,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080707,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010500,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010a00,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_DATABUF_RAM_CONTROL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011700,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010a00,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010600,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010b00,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_DATABUF_RAM_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_DCMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080706,
        0,
        4,
        soc_EGR_DATABUF_RAM_CONTROL_DCMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_DCM_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080706,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_DCM_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080705,
        0,
        4,
        soc_EGR_DATABUF_RAM_CONTROL_DCMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PM_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011500,
        0,
        2,
        soc_EGR_DATABUF_RAM_CONTROL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PM_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010800,
        0,
        2,
        soc_EGR_DATABUF_RAM_CONTROL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PM_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080705,
        0,
        1,
        soc_EGR_DATABUF_RAM_CONTROL_DCM_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PM_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010900,
        0,
        2,
        soc_EGR_DATABUF_RAM_CONTROL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_STBYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080704,
        0,
        3,
        soc_EGR_DATABUF_RAM_CONTROL_STBYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_STBY_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080704,
        0,
        10,
        soc_EGR_DATABUF_RAM_CONTROL_STBY_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_DATAPATH_STATUS_INTR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080867,
        0,
        30,
        soc_EGR_DATAPATH_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_DATAPATH_STATUS_INTR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080868,
        0,
        18,
        soc_EGR_DATAPATH_STATUS_INTR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_DBGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000000,
        0,
        3,
        soc_EGR_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_DBG_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18001c00,
        0,
        3,
        soc_EGR_DBG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_DBG_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18001a00,
        0,
        3,
        soc_EGR_DBG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DBG_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x3000600,
        0,
        3,
        soc_EGR_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DBG_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x10000000,
        0,
        3,
        soc_EGR_DBG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_DBG_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000000,
        0,
        3,
        soc_EGR_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_DBG_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000000,
        0,
        3,
        soc_EGR_DBG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_DBG_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000003,
        0,
        3,
        soc_EGR_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DBG_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x3000600,
        0,
        3,
        soc_EGR_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_DBG_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_DBG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_DBG_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000004,
        0,
        3,
        soc_EGR_DBGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080c03,
        0,
        1,
        soc_EGR_DROP_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e003700,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32003200,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080603,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a000000,
        0,
        33,
        soc_EGR_DROP_VECTOR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080003,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080003,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56634_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080003,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000300,
        0,
        33,
        soc_EGR_DROP_VECTOR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080c03,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080c03,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_DROP_VECTOR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080010,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_Xr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080203,
        0,
        1,
        soc_EGR_DROP_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_X_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080203,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_X_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080203,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_X_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_DROP_VECTOR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_Yr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080403,
        0,
        1,
        soc_EGR_DROP_VECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_Y_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080403,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_Y_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080403,
        0,
        1,
        soc_EGR_DROP_VECTOR_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_DROP_VECTOR_Y_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26000000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_DROP_VECTOR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080821,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d13,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011500,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d13,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080822,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d14,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011600,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d14,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0a,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010a00,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0a,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0b,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010b00,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0b,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PDA_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010100,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_DVP_ATTRIBUTE_PDA_CTRL_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010200,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EARB_CBE_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EARB_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80003,
        0,
        4,
        soc_EGR_EARB_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EARB_ECC_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80004,
        0,
        4,
        soc_EGR_EARB_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EARB_PBE_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_EAV_CLASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080003,
        0,
        4,
        soc_EGR_EAV_CLASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_ECC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080c06,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080c07,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_ECN_COUNTERr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x30000d00,
        SOC_REG_FLAG_COUNTER,
        1,
        soc_EGR_ECN_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a011100,
        0,
        10,
        soc_EGR_EDATABUF_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_EN_COR_ERR_RPT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        21,
        soc_EGR_EDATABUF_EN_COR_ERR_RPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_EN_COR_ERR_RPT_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010600,
        0,
        10,
        soc_EGR_EDATABUF_EN_COR_ERR_RPT_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_EN_COR_ERR_RPT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        23,
        soc_EGR_EDATABUF_EN_COR_ERR_RPT_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_GP_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32012000,
        0,
        2,
        soc_EGR_EDATABUF_GP_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080703,
        0,
        17,
        soc_EGR_EDATABUF_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011c00,
        0,
        26,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011200,
        0,
        17,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010500,
        0,
        15,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080703,
        0,
        13,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010400,
        0,
        13,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010500,
        0,
        14,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b030000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        28,
        soc_EGR_EDATABUF_PARITY_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PDA_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_EGR_EDATABUF_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_PDA_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_EDATABUF_PDA_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_RAM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011e00,
        0,
        2,
        soc_EGR_EDATABUF_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_RAM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011f00,
        0,
        2,
        soc_EGR_EDATABUF_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_STBY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010600,
        0,
        8,
        soc_EGR_EDATABUF_STBY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_STBY_CONTROL_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010700,
        0,
        9,
        soc_EGR_EDATABUF_STBY_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EDATABUF_XP_RAM_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32012100,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_EGR_EDATABUF_XP_RAM_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_BUS_PARITY_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080040,
        0,
        2,
        soc_EGR_EDB_BUS_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_CM_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080018,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDB_CTRL_PARITY_ENr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b040000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_EGR_EDB_CTRL_PARITY_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDB_CTRL_PDA_ENr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b050000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        21,
        soc_EGR_EDB_CTRL_PDA_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_DEBUG_SFT_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x70800f9,
        0,
        7,
        soc_EGR_EDB_DEBUG_SFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080010,
        0,
        18,
        soc_EGR_EDB_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_ECC_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080011,
        0,
        18,
        soc_EGR_EDB_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_HW_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x70800f8,
        0,
        1,
        soc_EGR_EDB_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_IX0A_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080012,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_IX0B_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080013,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_IX1A_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080014,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_IX1B_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080015,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_MIN_STARTCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x70800f6,
        0,
        4,
        soc_EGR_EDB_MIN_STARTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00106186, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EDB_MISC_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a011000,
        0,
        1,
        soc_EGR_EDB_MISC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EDB_MISC_CTRL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32012300,
        0,
        1,
        soc_EGR_EDB_MISC_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_EDB_MISC_CTRL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011a00,
        0,
        1,
        soc_EGR_EDB_MISC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EDB_MISC_CTRL_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010d00,
        0,
        1,
        soc_EGR_EDB_MISC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EDB_MISC_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010e00,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_EDB_MISC_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_MS0_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080016,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_MS1_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080017,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EDB_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080041,
        0,
        1,
        soc_EGR_EDB_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EFPPARS_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1f060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_EFPPARS_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EFPPARS_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010000,
        0,
        3,
        soc_EGR_EFPPARS_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EFPPARS_SER_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_EFPPARS_SER_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EFPPARS_TABLE_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1f050000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_EFPPARS_TABLE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d12,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010700,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d13,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010800,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EHCPM_BUS_PARITY_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080011,
        0,
        2,
        soc_EGR_EHCPM_BUS_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EHCPM_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080000,
        0,
        4,
        soc_EGR_EHCPM_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EHCPM_ECC_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080001,
        0,
        4,
        soc_EGR_EHCPM_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x708082c,
        0,
        3,
        soc_EGR_EHCPM_ECC_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010000,
        0,
        3,
        soc_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080700,
        0,
        2,
        soc_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x17000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080006,
        0,
        1,
        soc_EP_STATS_CTRL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EHCPM_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010100,
        0,
        1,
        soc_EGR_EHCPM_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EHCPM_EN_COR_ERR_RPT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x17010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_EHCPM_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EHCPM_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080012,
        0,
        1,
        soc_EGR_EHCPM_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EHCPM_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080831,
        0,
        2,
        soc_EGR_EHCPM_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EHCPM_RAM_CONTROL_STBYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080704,
        0,
        1,
        soc_EGR_EHCPM_RAM_CONTROL_STBYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EHCPM_RAM_CONTROL_STBY_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x17020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_EHCPM_RAM_CONTROL_STBY_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EHCPM_SCI_TABLE_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080005,
        0,
        1,
        soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EHCPM_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010000,
        0,
        4,
        soc_EGR_EHCPM_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EHCPM_SER_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_EHCPM_SER_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080828,
        0,
        4,
        soc_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080829,
        0,
        4,
        soc_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EIPT_ECC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080825,
        0,
        3,
        soc_EGR_EIPT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EIPT_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x608082b,
        0,
        3,
        soc_EGR_EIPT_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080700,
        0,
        12,
        soc_EGR_EL3_ECC_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080700,
        0,
        9,
        soc_EGR_EL3_ECC_PARITY_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010000,
        0,
        11,
        soc_EGR_EL3_ECC_PARITY_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        14,
        soc_EGR_EL3_ECC_PARITY_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EL3_EN_COR_ERR_RPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010900,
        0,
        1,
        soc_EGR_EL3_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EL3_EN_COR_ERR_RPT_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010100,
        0,
        1,
        soc_EGR_EL3_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EL3_EN_COR_ERR_RPT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_EL3_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EL3_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080800,
        0,
        7,
        soc_EGR_EL3_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EL3_PM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080719,
        0,
        8,
        soc_EGR_EL3_PM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_EL3_PM_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080713,
        0,
        8,
        soc_EGR_EL3_PM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EL3_PM_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011700,
        0,
        8,
        soc_EGR_EL3_PM_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EL3_PM_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_EGR_EL3_PM_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308080f,
        0,
        7,
        soc_EGR_EL3_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x108071b,
        0,
        2,
        soc_EGR_EL3_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010900,
        0,
        3,
        soc_EGR_EL3_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080715,
        0,
        1,
        soc_EGR_EL3_RAM_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011900,
        0,
        4,
        soc_EGR_EL3_RAM_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010800,
        0,
        3,
        soc_EGR_EL3_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_EL3_RAM_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010800,
        0,
        6,
        soc_EGR_EL3_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080714,
        0,
        6,
        soc_EGR_EL3_RAM_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011800,
        0,
        6,
        soc_EGR_EL3_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010700,
        0,
        6,
        soc_EGR_EL3_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x108071a,
        0,
        6,
        soc_EGR_EL3_RAM_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_EGR_EL3_RAM_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EL3_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010000,
        0,
        10,
        soc_EGR_EL3_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_EL3_STBY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080718,
        0,
        1,
        soc_EGR_EL3_STBY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_EL3_STBY_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080712,
        0,
        1,
        soc_EGR_EL3_STBY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EL3_STBY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011600,
        0,
        1,
        soc_EGR_EL3_STBY_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EMOP_BUFFER_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080833,
        0,
        4,
        soc_EGR_EMOP_BUFFER_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_ENABLEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa000100,
        0,
        1,
        soc_EGR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_ENABLE_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd000100,
        0,
        1,
        soc_EGR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_ENABLE_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f0,
        0,
        1,
        soc_EGR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_ENABLE_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc0000f0,
        0,
        1,
        soc_EGR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_ENABLE_BCM56800_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000f1,
        0,
        1,
        soc_EGR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_ENABLE_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f1,
        0,
        1,
        soc_EGR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_ENABLE_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x70000f1,
        0,
        1,
        soc_EGR_ENABLE_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_ENABLE_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080105,
        0,
        1,
        soc_EGR_ENABLE_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EOAM_ECC_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010400,
        0,
        4,
        soc_EGR_EOAM_ECC_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EOAM_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010200,
        0,
        2,
        soc_EGR_EOAM_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EOAM_RAM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010300,
        0,
        2,
        soc_EGR_EOAM_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EOAM_RAM_CONTROL_DCMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010100,
        0,
        2,
        soc_EGR_EOAM_RAM_CONTROL_DCMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EOAM_RAM_CONTROL_PMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010000,
        0,
        2,
        soc_EGR_EOAM_RAM_CONTROL_DCMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EPARS_BUS_PARITY_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080007,
        0,
        2,
        soc_EGR_EPARS_BUS_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EPARS_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080008,
        0,
        1,
        soc_EGR_EPARS_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EPMOD_BUS_PARITY_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080011,
        0,
        2,
        soc_EGR_EPMOD_BUS_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EPMOD_ECC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080832,
        0,
        1,
        soc_EGR_EPMOD_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EPMOD_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010000,
        0,
        1,
        soc_EGR_EPMOD_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EPMOD_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080012,
        0,
        1,
        soc_EGR_EPMOD_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_EPMOD_PLB_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010100,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_EPMOD_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080834,
        0,
        1,
        soc_EGR_EPMOD_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_EPMOD_RAM_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010600,
        0,
        1,
        soc_EGR_EPMOD_RAM_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EPMOD_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010000,
        0,
        2,
        soc_EGR_EPMOD_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_EPMOD_SER_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_EPMOD_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_ETAG_MULTICAST_RANGEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ETAG_MULTICAST_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x0fffd000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_ETAG_MULTICAST_RANGE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000300,
        0,
        2,
        soc_EGR_ETAG_MULTICAST_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x0fffd000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_ETAG_PCP_DE_MAPPING_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010100,
        0,
        3,
        soc_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_EVENT_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080003,
        0,
        21,
        soc_EGR_EVENT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVLAN_BUS_PARITY_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080011,
        0,
        2,
        soc_EGR_EVLAN_BUS_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVLAN_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080004,
        0,
        4,
        soc_EGR_EVLAN_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVLAN_ECC_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080005,
        0,
        4,
        soc_EGR_EVLAN_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVLAN_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080012,
        0,
        1,
        soc_EGR_EVLAN_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_EVLAN_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010000,
        0,
        14,
        soc_EGR_EVLAN_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVLAN_VLAN_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080006,
        0,
        1,
        soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVLAN_VLAN_STG_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080007,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_BUS_PARITY_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080011,
        0,
        2,
        soc_EGR_EVXLT_BUS_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_DSCP_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080008,
        0,
        1,
        soc_QMA_WREDCURVE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        0,
        8,
        soc_EGR_EVXLT_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_ECC_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        0,
        8,
        soc_EGR_EVXLT_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_PARITY_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080012,
        0,
        1,
        soc_EGR_EVXLT_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080009,
        0,
        1,
        soc_QMA_WREDCURVE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_DELIMITER_ERROR_FRAMESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28001300,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_Xr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28001300,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_Yr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28001300,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_INVALID_CRC_FRAMESr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28001200,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_INVALID_CRC_FRAMES_Xr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28001200,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FCOE_INVALID_CRC_FRAMES_Yr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28001200,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080005,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22002900,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26002700,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000200,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080005,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000500,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080603,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080605,
        0,
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08048c,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08048d,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08048e,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08048f,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08058c,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08058d,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08058e,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08058f,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048400,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008c00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048400,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048500,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008d00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048500,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048600,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008e00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048600,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048700,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008f00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048700,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058400,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018c00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058400,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058500,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018d00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058500,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058600,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018e00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058600,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058700,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018f00,
        0,
        3,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058700,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080490,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080491,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080492,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080493,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080590,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080591,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080592,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080593,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009000,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009100,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009200,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009300,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019000,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019100,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019200,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019300,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080494,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080495,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080496,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080497,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080594,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080595,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080596,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080597,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009400,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009500,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009600,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36009700,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019400,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019500,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019600,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36019700,
        0,
        4,
        soc_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080400,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080401,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080402,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080403,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080500,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080501,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080502,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080503,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000000,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040000,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000100,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040100,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000200,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040200,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000300,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040300,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010000,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050000,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010100,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050100,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010200,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050200,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010300,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050300,
        0,
        2,
        soc_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080480,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080481,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080482,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080483,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080580,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080581,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080582,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080583,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008000,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048000,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008100,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048100,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008200,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048200,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008300,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048300,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a048300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018000,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058000,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018100,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058100,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018200,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058200,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018300,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a058300,
        0,
        2,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080484,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080485,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080486,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080487,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080584,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080585,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080586,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080587,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008400,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008500,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008600,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008700,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018400,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018500,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018600,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018700,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080488,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080489,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08048a,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08048b,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080588,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080589,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08058a,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08058b,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008800,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008900,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008a00,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36008b00,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018800,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018900,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018a00,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36018b00,
        0,
        4,
        soc_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080404,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080405,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080406,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080407,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080504,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080505,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080506,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080507,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000400,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040400,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040400,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000500,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040500,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040500,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000600,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040600,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040600,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36000700,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040700,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a040700,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010400,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050400,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010500,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050500,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010600,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050600,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010700,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a050700,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081f,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010100,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010100,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_TABLE_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080105,
        0,
        4,
        soc_EGR_FP_COUNTER_TABLE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_TABLE_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080863,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FP_COUNTER_TABLE_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080864,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FRAGMENT_ID_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080826,
        0,
        4,
        soc_EGR_FRAGMENT_ID_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FRAGMENT_ID_ECC_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080827,
        0,
        4,
        soc_EGR_FRAGMENT_ID_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d15,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011700,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d16,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011800,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FRAG_HEADER_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x608082a,
        0,
        4,
        soc_EGR_EMOP_BUFFER_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_FRAG_PACKET_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x708082d,
        0,
        4,
        soc_EGR_EMOP_BUFFER_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_FUSE_REGS_ADDRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c01,
        0,
        1,
        soc_EGR_FUSE_REGS_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_FUSE_REGS_DATAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c02,
        0,
        1,
        soc_EGR_FUSE_REGS_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_GP0_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0d,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_GP0_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010700,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_GP0_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080820,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_GP0_DBUF_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080813,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_GP0_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080821,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_GP0_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080814,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_GP1_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0e,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_GP1_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010800,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_GP1_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080822,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_GP1_DBUF_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080815,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_GP1_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080823,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_GP1_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080816,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_GP2_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0f,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_GP2_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010900,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_GP2_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080824,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_GP2_DBUF_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080817,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_GP2_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080825,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_GP2_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080818,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d17,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011900,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d18,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011a00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010700,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010800,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d19,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011b00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d1a,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011c00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_GP_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010700,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_GP_RESI_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010600,
        0,
        3,
        soc_EGR_CM_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_GSBU_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000016,
        0,
        3,
        soc_EGR_GSBU_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_HBFC_CNM_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080623,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6002300,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HBFC_CNM_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080622,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080611,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPE_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e001100,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPE_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6002200,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_HCPM_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010500,
        0,
        1,
        soc_EGR_HCPM_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HG_EH_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003600,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_EGR_HG_EH_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HG_EH_CONTROL_64_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6002100,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HG_EH_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a008000,
        0,
        1,
        soc_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_HG_HDR_PROT_STATUS_TX_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000a00,
        0,
        1,
        soc_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HG_HDR_PROT_STATUS_TX_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_HW_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8000a,
        0,
        2,
        soc_EGR_HW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80001,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80600,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80700,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80000,
        0,
        2,
        soc_EGR_HW_RESET_CONTROL_0_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80001,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000100,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80701,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010100,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80001,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010100,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80601,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80701,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80001,
        0,
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_Xr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3010000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_HW_RESET_CONTROL_1_Yr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3010000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_HW_RESET_CONTROL_1_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000015,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10001b00,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x10001900,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000003,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000614,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x8001400,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001400,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000614,
        0,
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_INGRESS_PORT_TPID_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808080f,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010000,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808080e,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010000,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_CONTROL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080812,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080811,
        0,
        3,
        soc_EGR_INITBUF_ECC_STATUS_DBEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBE_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010200,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_DBE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBE_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080810,
        0,
        3,
        soc_EGR_INITBUF_ECC_STATUS_DBEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBE_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010200,
        0,
        4,
        soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBE_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080814,
        0,
        3,
        soc_EGR_INITBUF_ECC_STATUS_DBEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080830,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010300,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080d03,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080810,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_SBEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBE_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010100,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_DBE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBE_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x808080f,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_SBEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBE_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22010100,
        0,
        4,
        soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBE_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080813,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_SBEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_INTR0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080020,
        0,
        26,
        soc_EGR_INTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_INTR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080021,
        0,
        19,
        soc_EGR_INTR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_INTR0_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080724,
        0,
        26,
        soc_EGR_INTR0_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_INTR0_ENABLE_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080720,
        0,
        21,
        soc_EGR_INTR0_ENABLE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INTR0_ENABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012600,
        0,
        31,
        soc_EGR_INTR0_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_INTR0_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080022,
        0,
        26,
        soc_EGR_INTR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_INTR0_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d23,
        SOC_REG_FLAG_RO,
        26,
        soc_EGR_INTR0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_INTR0_STATUS_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d1f,
        SOC_REG_FLAG_RO,
        21,
        soc_EGR_INTR0_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INTR0_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012500,
        SOC_REG_FLAG_RO,
        31,
        soc_EGR_INTR0_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_INTR1_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080702,
        0,
        20,
        soc_EGR_INTR1_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_INTR1_ENABLE_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080702,
        0,
        31,
        soc_EGR_INTR1_ENABLE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INTR1_ENABLE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010100,
        0,
        24,
        soc_EGR_INTR1_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_INTR1_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080023,
        0,
        19,
        soc_EGR_INTR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_INTR1_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d01,
        SOC_REG_FLAG_RO,
        20,
        soc_EGR_INTR1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_INTR1_STATUS_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d01,
        SOC_REG_FLAG_RO,
        31,
        soc_EGR_INTR1_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INTR1_STATUS_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010000,
        SOC_REG_FLAG_RO,
        24,
        soc_EGR_INTR1_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INTR2_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010300,
        0,
        11,
        soc_EGR_INTR2_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_INTR2_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010200,
        SOC_REG_FLAG_RO,
        11,
        soc_EGR_INTR2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_INTR_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010200,
        0,
        1,
        soc_EGR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_INTR_ENABLE_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010300,
        SOC_REG_FLAG_64_BITS,
        39,
        soc_EGR_INTR_ENABLE_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_INTR_ENABLE_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010300,
        0,
        23,
        soc_EGR_INTR_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_INTR_ENABLE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b020000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_INTR_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010100,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_INTR_STATUS_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        39,
        soc_EGR_INTR_STATUS_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000007ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_INTR_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010200,
        SOC_REG_FLAG_RO,
        23,
        soc_EGR_INTR_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_INTR_STATUS_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b010000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_INT_LOOPBACK_MAX_FRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08083e,
        0,
        1,
        soc_EGR_INT_LOOPBACK_MAX_FRr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_IN_BAND_CRC_CONTROLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x7,
        0,
        2,
        soc_EGR_IN_BAND_CRC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_IN_BAND_CRC_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80008,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGR_IN_BAND_CRC_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_AGE_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80003,
        0,
        4,
        soc_EGR_IPFIX_AGE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x08100100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_AGE_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80003,
        0,
        4,
        soc_EGR_IPFIX_AGE_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x08100064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_AGE_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000000,
        0,
        4,
        soc_EGR_IPFIX_AGE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x08100064, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080120,
        0,
        3,
        soc_EGR_IPFIX_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_CONFIG_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080120,
        0,
        4,
        soc_EGR_IPFIX_CONFIG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a000,
        0,
        4,
        soc_EGR_IPFIX_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_CURRENT_TIMEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080122,
        0,
        1,
        soc_EGR_IPFIX_CURRENT_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_CURRENT_TIME_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080122,
        0,
        1,
        soc_EGR_IPFIX_CURRENT_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_CURRENT_TIME_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a200,
        0,
        1,
        soc_EGR_IPFIX_CURRENT_TIME_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_DBG_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010800,
        0,
        2,
        soc_EGR_IPFIX_DBG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EOP_BUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08084b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08084c,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08084d,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080127,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_COUNTER_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080127,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_COUNTER_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a700,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_COUNTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080849,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081e,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08084a,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_READ_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080125,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080125,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a500,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080126,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_WRITE_PTR_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080126,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_WRITE_PTR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a600,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_HASH_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080124,
        0,
        2,
        soc_EGR_IPFIX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080124,
        0,
        2,
        soc_EGR_IPFIX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_HASH_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a400,
        0,
        2,
        soc_EGR_IPFIX_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080108,
        0,
        1,
        soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080108,
        0,
        1,
        soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_B0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xc080108,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2a008800,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080110,
        0,
        1,
        soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56634_B0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xc080110,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2a009000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080104,
        0,
        1,
        soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080104,
        0,
        1,
        soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_B0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xc080104,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2a008400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MIRROR_CONTROL_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000144,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_EGR_IPFIX_MIRROR_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MIRROR_CONTROL_64_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2800c400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_EGR_IPFIX_MIRROR_CONTROL_64_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080129,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_PKT_COUNT_FROMCPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_BUCKET_FULL_COUNT_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080129,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_PKT_COUNT_FROMCPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_BUCKET_FULL_COUNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a900,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08012a,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_PKT_COUNT_FROMCPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_EXPORT_FULL_COUNT_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08012a,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_PKT_COUNT_FROMCPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_EXPORT_FULL_COUNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00aa00,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080128,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_PKT_COUNT_FROMCPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_PORT_LIMIT_COUNT_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080128,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_PKT_COUNT_FROMCPUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_MISSED_PORT_LIMIT_COUNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00a800,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_PDA_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010d00,
        0,
        8,
        soc_EGR_IPFIX_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd000140,
        0,
        22,
        soc_EGR_IPFIX_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x003ffdf8, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_CONFIG_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000140,
        0,
        24,
        soc_EGR_IPFIX_PORT_CONFIG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ffdf8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2800c000,
        0,
        24,
        soc_EGR_IPFIX_PORT_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x003ffdf8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_LIMIT_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08012b,
        0,
        2,
        soc_EGR_IPFIX_PORT_LIMIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_LIMIT_STATUS_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08012b,
        0,
        2,
        soc_EGR_IPFIX_PORT_LIMIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_LIMIT_STATUS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00ab00,
        0,
        2,
        soc_EGR_IPFIX_PORT_LIMIT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_RECORD_COUNTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd000142,
        0,
        1,
        soc_EGR_IPFIX_PORT_RECORD_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_RECORD_COUNT_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000142,
        0,
        1,
        soc_EGR_IPFIX_PORT_RECORD_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_RECORD_COUNT_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2800c200,
        0,
        1,
        soc_EGR_IPFIX_PORT_RECORD_COUNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_RECORD_LIMIT_SETr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xd080100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_RECORD_LIMIT_SET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xc080100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_PORT_RECORD_LIMIT_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_RECORD_LIMIT_SET_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2a008000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_PORT_RECORD_LIMIT_SET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_SAMPLING_COUNTERr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd000143,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_IPFIX_PORT_SAMPLING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_SAMPLING_COUNTER_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000143,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_IPFIX_PORT_SAMPLING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_PORT_SAMPLING_COUNTER_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2800c300,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_IPFIX_PORT_SAMPLING_COUNTER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080178,
        0,
        4,
        soc_EGR_IPFIX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_RAM_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08085c,
        0,
        4,
        soc_EGR_IPFIX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_RAM_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010c00,
        0,
        3,
        soc_EGR_IPFIX_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SAMPLING_LIMIT_SETr */
        soc_block_list[4],
        soc_genreg,
        4,
        0xd08010c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_SAMPLING_LIMIT_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SAMPLING_LIMIT_SET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xc08010c,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_SAMPLING_LIMIT_SETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_SAMPLING_LIMIT_SET_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2a008c00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_IPFIX_SAMPLING_LIMIT_SET_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPFIX_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010700,
        0,
        4,
        soc_EGR_IPFIX_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080844,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081c,
        0,
        4,
        soc_EGR_IPFIX_SESSION_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080845,
        0,
        3,
        soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080846,
        0,
        3,
        soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080847,
        0,
        3,
        soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080848,
        0,
        3,
        soc_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000001,
        0,
        4,
        soc_EGR_IPMC_CFG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000001,
        0,
        4,
        soc_EGR_IPMC_CFG2_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc001000,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc000e00,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000610,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x4001000,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x3000004,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4001000,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x3000000,
        0,
        8,
        soc_EGR_IPMC_CFG2_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000610,
        0,
        9,
        soc_EGR_IPMC_CFG2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4001000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_IPMC_CFG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d16,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IPMC_CFG2_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d17,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPMC_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308080d,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_IPMC_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011200,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IPMC_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d10,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IPMC_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308080e,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_IPMC_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011300,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IPMC_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d11,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c06,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080c,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080f,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c07,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080819,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010900,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d09,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408081a,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010a00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d0a,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08083d,
        0,
        2,
        soc_EGR_L1_CLK_RECOVERY_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010000,
        0,
        2,
        soc_EGR_L1_CLK_RECOVERY_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080700,
        0,
        2,
        soc_EGR_L1_CLK_RECOVERY_CTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_L1_CLK_RECOVERY_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L2GRE_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        0,
        2,
        soc_EGR_L2GRE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00026558, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_L2GRE_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_L2GRE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00026558, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_L2_MTUr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000006,
        0,
        1,
        soc_EGR_L2_MTUr_fields,
        SOC_RESET_VAL_DEC(0x0000257c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c00,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010000,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080000,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080800,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c01,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c01,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_L3_INTF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010100,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080801,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010100,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080001,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080801,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c02,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080803,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010400,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d04,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080804,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010500,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d05,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c02,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080802,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c03,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c03,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010300,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080803,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010300,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080803,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080803,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c04,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080801,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010200,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d02,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d02,
        0,
        3,
        soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080802,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010300,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d03,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d03,
        0,
        3,
        soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PDA_CTRL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010300,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PDA_CTRL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010400,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PDA_CTRL2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010500,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PDA_CTRL3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010600,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_L3_NEXT_HOP_PDA_CTRL3_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010700,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_L3_TUNNEL_PFM_VIDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080008,
        0,
        2,
        soc_EGR_L3_TUNNEL_PFM_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080004,
        0,
        2,
        soc_EGR_L3_TUNNEL_PFM_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000a00,
        0,
        2,
        soc_EGR_L3_TUNNEL_PFM_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000a00,
        0,
        2,
        soc_EGR_L3_TUNNEL_PFM_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x108060a,
        0,
        2,
        soc_EGR_L3_TUNNEL_PFM_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_L3_TUNNEL_PFM_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_LBP_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1f,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_LLTAG_TPIDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003800,
        0,
        2,
        soc_EGR_LLTAG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_LLTAG_TPID_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000b00,
        0,
        2,
        soc_EGR_LLTAG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0006c1,
        0,
        1,
        soc_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x30001c00,
        0,
        1,
        soc_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x34001b00,
        0,
        1,
        soc_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0006c1,
        0,
        1,
        soc_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2800c100,
        0,
        1,
        soc_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28004100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_LOOPBACK_PORT_TPIDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080633,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_LOOPBACK_PORT_TPID_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003300,
        0,
        1,
        soc_PORT_EHG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_LOOPBACK_PORT_TPID_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_PORT_EHG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_LP_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d15,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_LP_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011400,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_LP_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08082e,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_LP_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08082f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080807,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010800,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d08,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080808,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010900,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d09,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MAP_MH_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d12,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MAP_MH_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011400,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MAP_MH_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d13,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MAP_MH_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011500,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000005,
        0,
        8,
        soc_EGR_MAP_MH_PRI0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000006,
        0,
        8,
        soc_EGR_MAP_MH_PRI1r_fields,
        SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI0_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000c00,
        0,
        8,
        soc_EGR_MAP_MH_PRI0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI0_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000c00,
        0,
        8,
        soc_EGR_MAP_MH_PRI0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI0_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000003,
        0,
        8,
        soc_EGR_MAP_MH_PRI0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI1_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000d00,
        0,
        8,
        soc_EGR_MAP_MH_PRI1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI1_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000d00,
        0,
        8,
        soc_EGR_MAP_MH_PRI1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MAP_MH_PRI1_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000004,
        0,
        8,
        soc_EGR_MAP_MH_PRI1r_fields,
        SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_MASK_ECC_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x80801c3,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d1b,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a011f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d1c,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d19,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a012000,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d1d,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080d1a,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3a012100,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080187,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010e00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108018b,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010d00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080139,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801b7,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d1b,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011b00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08024c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce1,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d16,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x11080188,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42010f00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108018c,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46010e00,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf08013a,
        SOC_REG_FLAG_RO,
        2,
        soc_DSCP_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x110801b8,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080ce2,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_MASK_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08024d,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d1c,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011c00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d17,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08024e,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d1d,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e011d00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d18,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MA_INDEX_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010900,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MA_INDEX_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010a00,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080601,
        0,
        2,
        soc_EGR_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080602,
        0,
        1,
        soc_EGR_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080001,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22002700,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26002500,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56218_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080001,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080001,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000000,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080001,
        0,
        2,
        soc_EGR_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080001,
        0,
        2,
        soc_EGR_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000100,
        0,
        2,
        soc_EGR_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080601,
        0,
        2,
        soc_EGR_MC_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_MC_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080002,
        0,
        2,
        soc_EGR_MC_CONTROL_2_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22002800,
        0,
        1,
        soc_EGR_MC_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26002600,
        0,
        1,
        soc_EGR_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56218_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080002,
        0,
        2,
        soc_EGR_MC_CONTROL_2_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000100,
        0,
        1,
        soc_EGR_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9080002,
        0,
        1,
        soc_EGR_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080002,
        0,
        1,
        soc_EGR_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000200,
        0,
        1,
        soc_EGR_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080602,
        0,
        1,
        soc_EGR_MC_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_MC_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_MC_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_MEM_ECC_ERR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080044,
        0,
        1,
        soc_MOD_FIFO_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MIM_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080003,
        0,
        1,
        soc_EGR_MIM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MIM_ETHERTYPE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000600,
        0,
        1,
        soc_EGR_MIM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MIM_ETHERTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000600,
        0,
        1,
        soc_EGR_MIM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MIM_ETHERTYPE_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080606,
        0,
        1,
        soc_EGR_MIM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_MIM_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_MIM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088e7, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MIRROR_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080007,
        0,
        1,
        soc_EGR_MIRROR_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MIRROR_SELECT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000900,
        0,
        1,
        soc_EGR_MIRROR_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MIRROR_SELECT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000900,
        0,
        1,
        soc_EGR_MIRROR_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MIRROR_SELECT_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080609,
        0,
        1,
        soc_EGR_MIRROR_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_MIRROR_SELECT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_MIRROR_SELECT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa000102,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTS_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd000102,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTS_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f2,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTS_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc0000f2,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTS_BCM56800_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000f3,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTS_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f3,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_MMU_REQUESTS_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x70000f4,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTS_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000004,
        0,
        3,
        soc_EGR_MODMAP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c002400,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x20002100,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000604,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x18000400,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x7000004,
        0,
        3,
        soc_EGR_MODMAP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14000400,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000004,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000604,
        0,
        3,
        soc_EGR_MODMAP_CTRL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_MODMAP_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_MODMAP_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010300,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e010400,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x708082e,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010100,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080d01,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080d01,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x708082f,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080d02,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080d02,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPB_ECC_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d01,
        0,
        4,
        soc_EGR_MPB_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MPB_ECC_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d01,
        0,
        2,
        soc_EGR_MPB_ECC_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPB_ECC_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010100,
        0,
        2,
        soc_EGR_MPB_ECC_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MPLS_ENTROPY_LABEL_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080602,
        0,
        3,
        soc_EGR_MPLS_ENTROPY_LABEL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_ENTROPY_LABEL_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000200,
        0,
        3,
        soc_EGR_MPLS_ENTROPY_LABEL_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MPLS_ENTROPY_LABEL_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        0,
        5,
        soc_EGR_MPLS_ENTROPY_LABEL_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d0d,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010f00,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d0e,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011000,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408081b,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010b00,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d0b,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408081c,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010c00,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d0c,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408081d,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011100,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d0f,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408081e,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011200,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d10,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080804,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080805,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080805,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080806,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d06,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010600,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d06,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d07,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010700,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d07,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010200,
        0,
        5,
        soc_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRL_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010300,
        0,
        5,
        soc_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MP_GROUP_HASH_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000000,
        0,
        2,
        soc_EGR_IPFIX_HASH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MP_GROUP_PARITY_STATUS_INTR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010500,
        0,
        3,
        soc_EGR_MP_GROUP_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MP_GROUP_PARITY_STATUS_INTR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010600,
        0,
        3,
        soc_EGR_MP_GROUP_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MP_GROUP_PARITY_STATUS_NACK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010700,
        0,
        3,
        soc_EGR_MP_GROUP_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MP_GROUP_PARITY_STATUS_NACK_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010800,
        0,
        3,
        soc_EGR_MP_GROUP_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_MTUr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000609,
        0,
        2,
        soc_EGR_MTUr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_MTU_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x20002c00,
        0,
        2,
        soc_EGR_MTU_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_MTU_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000609,
        0,
        2,
        soc_EGR_MTUr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_MTU_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x1c000600,
        0,
        2,
        soc_EGR_MTU_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_MTU_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000900,
        0,
        2,
        soc_EGR_MTU_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_MTU_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_MTU_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZEr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000114,
        0,
        1,
        soc_EGR_MTU_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100007f,
        0,
        1,
        soc_EGR_MTU_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001b00,
        0,
        1,
        soc_EGR_MTU_SIZE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000124,
        0,
        1,
        soc_EGR_MTU_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000124,
        0,
        1,
        soc_EGR_MTU_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56504_B0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000114,
        0,
        2,
        soc_EGR_MTU_SIZE_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56624_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000062,
        0,
        1,
        soc_EGR_MTU_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000062,
        0,
        1,
        soc_EGR_MTU_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000662,
        0,
        2,
        soc_EGR_MTU_SIZE_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_MTU_SIZE_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000662,
        0,
        2,
        soc_EGR_MTU_SIZE_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_NEXT_HOP_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080002,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_REG_INT_EGR_NEXT_HOP_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080003,
        0,
        3,
        soc_EGR_NEXT_HOP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_NEXT_HOP_PARITY_STATUS_BCM56224_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080003,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_NIV_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080601,
        0,
        5,
        soc_EGR_NIV_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_NIV_CONFIG_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a001f00,
        0,
        5,
        soc_EGR_NIV_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_NIV_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000100,
        0,
        5,
        soc_EGR_NIV_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_NIV_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000100,
        0,
        5,
        soc_EGR_NIV_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_NIV_CONFIG_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_EGR_NIV_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x108060b,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080640,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_2_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22002a00,
        0,
        2,
        soc_EGR_NIV_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000900,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a004000,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000700,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000e00,
        0,
        2,
        soc_EGR_NIV_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000b00,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000b00,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_NIV_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003900,
        0,
        1,
        soc_EGR_OAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000a00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x01e06049, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_DVP_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x01e06049, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_ERROR_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000200,
        0,
        1,
        soc_EGR_OAM_ERROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_LM_CNG_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000d00,
        0,
        1,
        soc_EGR_OAM_LM_CNG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010b00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010c00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010d00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_LM_COUNTERS_1_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010e00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_PORT_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000c00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x01e06049, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_S_C_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000600,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x01e06049, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_S_INTERFACE_DROP_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000800,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EGR_OAM_C_INTERFACE_DROP_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x01e06049, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000e00,
        0,
        1,
        soc_EGR_OAM_S_INTERFACE_PASSIVE_PROCESSING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x01e06049, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OLP_VLANr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003a00,
        0,
        1,
        soc_EGR_OLP_VLANr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPIDr */
        soc_block_list[4],
        soc_genreg,
        4,
        0x4080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080000,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080001,
        0,
        1,
        soc_EGR_OUTER_TPID_1r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        0,
        1,
        soc_EGR_OUTER_TPID_2r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001300,
        0,
        1,
        soc_GPORT_TPID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001100,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000000,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000000,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080600,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080600,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_0_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080000,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080001,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001400,
        0,
        1,
        soc_EGR_OUTER_TPID_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001200,
        0,
        1,
        soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        0,
        1,
        soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        0,
        1,
        soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080601,
        0,
        1,
        soc_EGR_OUTER_TPID_1r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080601,
        0,
        1,
        soc_EGR_OUTER_TPID_1r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_OUTER_TPID_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_1_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080001,
        0,
        1,
        soc_EGR_OUTER_TPID_1r_fields,
        SOC_RESET_VAL_DEC(0x00009100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080002,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001500,
        0,
        1,
        soc_EGR_OUTER_TPID_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001300,
        0,
        1,
        soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000200,
        0,
        1,
        soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000200,
        0,
        1,
        soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080602,
        0,
        1,
        soc_EGR_OUTER_TPID_2r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080602,
        0,
        1,
        soc_EGR_OUTER_TPID_2r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_OUTER_TPID_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_2_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080002,
        0,
        1,
        soc_EGR_OUTER_TPID_2r_fields,
        SOC_RESET_VAL_DEC(0x000088a8, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080003,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001600,
        0,
        1,
        soc_EGR_OUTER_TPID_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12001400,
        0,
        1,
        soc_PORT_EHG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_PORT_EHG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000300,
        0,
        1,
        soc_PORT_EHG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080603,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080603,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_PORT_EHG_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_3_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080003,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x12001300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x12001100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x4080600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x2080600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0xa000000,
        SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_OUTER_TPID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_OUTER_TPID_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        4,
        0x3080000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_OUTER_TPID_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PCP_DE_MAPPING_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010d00,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PCP_DE_MAPPING_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010e00,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080811,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081d,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010000,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080812,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010000,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERSr */
        soc_block_list[4],
        soc_portreg,
        10,
        0xd00000d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ARRAY,
        1,
        soc_EGR_PERQ_XMT_COUNTERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d09,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0a,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0b,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0c,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08085d,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08085e,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_PERQ_XMT_COUNTER_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x708001a,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PER_Q_ECN_MARKED_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32012400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PER_Q_ECN_MARKED_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32012500,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003500,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000a00,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPE_2_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22002b00,
        0,
        2,
        soc_EGR_NIV_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPE_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000700,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPE_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPE_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa000f00,
        0,
        2,
        soc_EGR_NIV_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PE_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001900,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080003,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000060, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a001e00,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080003,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a001c00,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000500,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080008,
        0,
        2,
        soc_EGR_PKT_MODS_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000800,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080601,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080608,
        0,
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_PKT_MODS_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_PORTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        6,
        soc_EGR_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PORT_1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000002,
        0,
        1,
        soc_EGR_SRC_PORT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PORT_64r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000000,
        SOC_REG_FLAG_64_BITS,
        19,
        soc_EGR_PORT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x1fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18001d00,
        0,
        1,
        soc_EGR_PORT_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18001b00,
        0,
        1,
        soc_EGR_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x600060b,
        0,
        1,
        soc_EGR_SRC_PORT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x1c000800,
        0,
        2,
        soc_EGR_PORT_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000011, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000b00,
        0,
        1,
        soc_EGR_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x600060b,
        0,
        1,
        soc_EGR_SRC_PORT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PORT_1_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_PORT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PORT_64_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000900,
        SOC_REG_FLAG_64_BITS,
        15,
        soc_EGR_PORT_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        10,
        soc_EGR_PORT_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000000,
        0,
        9,
        soc_EGR_PORT_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000900,
        0,
        9,
        soc_EGR_PORT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM56218_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        8,
        soc_EGR_PORT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_PORT_BCM56224_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        8,
        soc_EGR_PORT_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_PORT_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000000,
        0,
        11,
        soc_EGR_PORT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_PORT_BCM56504_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        8,
        soc_EGR_PORT_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        9,
        soc_EGR_PORT_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_PORT_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000000,
        0,
        12,
        soc_EGR_PORT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM56800_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000602,
        0,
        9,
        soc_EGR_PORT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000602,
        0,
        11,
        soc_EGR_PORT_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_PORT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        4,
        soc_EGR_PORT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00004049, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_CLK_SHUTDOWNr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010f00,
        0,
        8,
        soc_EGR_PORT_BUFFER_CLK_SHUTDOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32012200,
        0,
        22,
        soc_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011900,
        0,
        11,
        soc_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010c00,
        0,
        8,
        soc_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010d00,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        20,
        soc_EGR_PORT_BUFFER_CLK_SHUTDOWN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_SFT_RESETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010e00,
        0,
        8,
        soc_EGR_PORT_BUFFER_SFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_PORT_BUFFER_SFT_RESET_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010b00,
        0,
        8,
        soc_EGR_PORT_BUFFER_SFT_RESET_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_PORT_L3UC_MODSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000002,
        0,
        4,
        soc_EGR_PORT_L3UC_MODSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56218_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000004,
        0,
        4,
        soc_EGR_PORT_L3UC_MODSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000005,
        0,
        4,
        soc_EGR_PORT_L3UC_MODSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56800_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000607,
        0,
        4,
        soc_EGR_PORT_L3UC_MODSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_PORT_MODEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x70800f2,
        0,
        10,
        soc_EGR_PORT_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PORT_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PORT_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0e,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PORT_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010e00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PORT_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PORT_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0f,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PORT_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010f00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa000101,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTS_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd000101,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTS_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f1,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTS_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xc0000f1,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTS_BCM56800_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa0000f2,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_PORT_REQUESTS_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x70000f3,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_MMU_REQUESTS_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_PORT_TO_NHI_MAPPINGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000634,
        0,
        1,
        soc_EGR_PORT_TO_NHI_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_PORT_TO_NHI_MAPPING_BCM56340_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4003400,
        0,
        1,
        soc_EGR_PORT_TO_NHI_MAPPING_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PORT_TO_NHI_MAPPING_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4003400,
        0,
        1,
        soc_EGR_PORT_TO_NHI_MAPPING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PORT_TO_NHI_MAPPING_BCM56840_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000634,
        0,
        1,
        soc_EGR_PORT_TO_NHI_MAPPING_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PORT_TO_NHI_MAPPING_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4001800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_PORT_TO_NHI_MAPPING_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408081f,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d11,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011300,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d11,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080820,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d12,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011400,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d12,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROLr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000002,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14001a00,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14001800,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000613,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x8001300,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000013,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001300,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000613,
        0,
        5,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_EGR_PVLAN_EPORT_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080812,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080815,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080835,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080700,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080813,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080816,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080836,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d01,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010300,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d01,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d01,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080837,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d02,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x26010400,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d02,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080d02,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_QCN_CNM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080631,
        0,
        10,
        soc_EGR_QCN_CNM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_QCN_CNM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080632,
        0,
        4,
        soc_EGR_QCN_CNM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003100,
        0,
        10,
        soc_EGR_QCN_CNM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_EGR_QCN_CNM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6003200,
        0,
        4,
        soc_EGR_QCN_CNM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_QCN_CNM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_QCN_CNM_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080621,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_ETHERTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6002100,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_QCN_CNM_LBMH_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080630,
        0,
        5,
        soc_EGR_QCN_CNM_LBMH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_LBMH_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a003000,
        0,
        5,
        soc_EGR_QCN_CNM_LBMH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_QCN_CNM_LBMH_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_EGR_QCN_CNM_LBMH_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080620,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPE_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080610,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPE_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e001000,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPE_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6002000,
        0,
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPE_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_HBFC_CNM_ETHERTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011000,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_QUEUE_TO_PP_PORT_MAP_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011100,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_Q_BEGINr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_EGR_Q_BEGINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_EGR_Q_BEGIN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_ING_Q_BEGIN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_EGR_Q_BEGIN_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56334_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80002,
        0,
        2,
        soc_EGR_Q_BEGIN_BCM56334_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56340_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010200,
        0,
        3,
        soc_EGR_Q_BEGIN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010200,
        0,
        3,
        soc_EGR_Q_BEGIN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80002,
        0,
        3,
        soc_EGR_Q_BEGIN_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56634_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80002,
        0,
        4,
        soc_EGR_Q_BEGIN_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2010200,
        0,
        4,
        soc_EGR_Q_BEGIN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80602,
        0,
        1,
        soc_EGR_Q_BEGINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80702,
        0,
        3,
        soc_EGR_Q_BEGIN_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80702,
        0,
        4,
        soc_EGR_Q_BEGIN_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3020000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_Q_BEGIN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_Q_BEGIN_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x80002,
        0,
        3,
        soc_EGR_Q_BEGIN_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_Q_ENDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080103,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32001a00,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_END_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36001900,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_END_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080103,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_END_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e005000,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_END_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56514_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080103,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800c0,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc0800c0,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a00c000,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_END_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0806f4,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0806f4,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0806c0,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_ENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a004000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_Q_END_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_Q_END_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x70800f7,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_Q_END_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_RESI_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d14,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_RESI_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011300,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_RESI_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010500,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_RSPAN_VLAN_TAGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x9000000,
        0,
        1,
        soc_EGR_RSPAN_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_RSPAN_VLAN_TAG_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x24002400,
        0,
        1,
        soc_EGR_RSPAN_VLAN_TAG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_RSPAN_VLAN_TAG_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000000,
        0,
        1,
        soc_EGR_RSPAN_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_SBS_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080600,
        0,
        1,
        soc_EGR_SBS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_SBS_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe080600,
        0,
        1,
        soc_EGR_SBS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SBS_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080700,
        0,
        1,
        soc_EGR_SBS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_SBS_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2f000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_SBS_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_SD_TAG_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080006,
        0,
        1,
        soc_EGR_SD_TAG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SD_TAG_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080611,
        0,
        1,
        soc_EGR_SD_TAG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0e,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0e,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0f,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0f,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08085f,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080860,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_SER_FIFO_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010300,
        0,
        1,
        soc_EGR_SER_FIFO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_SER_FIFO_CTRL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_SER_FIFO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_SER_FIFO_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a010400,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_SER_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_SER_FIFO_STATUS_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0f0000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_SER_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECKr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000005,
        0,
        6,
        soc_EGR_SF_SRC_MODID_CHECKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c002500,
        0,
        6,
        soc_EGR_SF_SRC_MODID_CHECK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x20002200,
        0,
        6,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000605,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x18000500,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x7000005,
        0,
        6,
        soc_EGR_SF_SRC_MODID_CHECKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14000500,
        0,
        6,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000005,
        0,
        6,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000605,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14000500,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_SF_SRC_MODID_CHECK_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010400,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a010500,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080104,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x30001b00,
        0,
        1,
        soc_EFP_METER_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x34001a00,
        0,
        1,
        soc_MTRI_IFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000606,
        0,
        2,
        soc_EGR_COUNTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1c000300,
        0,
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        76,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56514_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080104,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000c1,
        0,
        1,
        soc_EFP_METER_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8000006,
        0,
        2,
        soc_EGR_COUNTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000600,
        0,
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa0806f5,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0xd0000f5,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000606,
        0,
        2,
        soc_EGR_COUNTER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x18000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_COUNTER_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_SHAPING_CONTROL_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x70000f5,
        0,
        1,
        soc_EGR_SHAPING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_5675_A0)
    { /* SOC_REG_INT_EGR_SPARE_REG0r */
        soc_block_list[1],
        soc_portreg,
        1,
        0x1b7,
        0,
        1,
        soc_EGR_SPARE_REG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_SRC_PORTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000010,
        0,
        3,
        soc_EGR_SRC_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_SRC_PORT_BCM56224_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000002,
        0,
        3,
        soc_EGR_SRC_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_SRC_PORT_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000002,
        0,
        1,
        soc_EGR_SRC_PORT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_REG_INT_EGR_SRC_PORT_BCM56725_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000000,
        0,
        3,
        soc_EGR_SRC_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_SRC_PORT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x6000600,
        0,
        3,
        soc_EGR_SRC_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00020000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_START_XMIT_AFTER_MOP_ARRIVALr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080721,
        0,
        1,
        soc_EGR_START_XMIT_AFTER_MOP_ARRIVALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080019,
        0,
        1,
        soc_EGR_EARB_CBE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010400,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010400,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d14,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0b,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010900,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d15,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d0c,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010a00,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080865,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_STATS_COUNTER_TABLE_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080866,
        0,
        5,
        soc_EGR_STATS_COUNTER_TABLE_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VIDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080002,
        0,
        1,
        soc_EGR_SYS_RSVD_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000600,
        0,
        1,
        soc_EGR_SYS_RSVD_VID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080002,
        0,
        1,
        soc_EGR_SYS_RSVD_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6000600,
        0,
        1,
        soc_EGR_SYS_RSVD_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        0,
        1,
        soc_EGR_SYS_RSVD_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000200,
        0,
        1,
        soc_EGR_SYS_RSVD_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080602,
        0,
        1,
        soc_EGR_SYS_RSVD_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_SYS_RSVD_VID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TDM_ERRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_TDM_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TRILL_HEADER_ATTRIBUTESr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080600,
        0,
        3,
        soc_EGR_TRILL_HEADER_ATTRIBUTESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TRILL_HEADER_ATTRIBUTES_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        0,
        2,
        soc_EGR_TRILL_HEADER_ATTRIBUTES_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TRILL_HEADER_ATTRIBUTES_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_TRILL_HEADER_ATTRIBUTES_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa00000d,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDED_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000d00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDED_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000d00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa00000e,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000e00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000e00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TRILL_TX_PKTSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0xa00000c,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_TDBGC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TRILL_TX_PKTS_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000c00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TRILL_TX_PKTS_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x28000c00,
        SOC_REG_FLAG_COUNTER,
        2,
        soc_EGR_FCOE_DELIMITER_ERROR_FRAMESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080000,
        0,
        2,
        soc_EGR_TUNNEL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_CONTROL_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080000,
        0,
        2,
        soc_EGR_TUNNEL_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_CONTROL_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080600,
        0,
        2,
        soc_EGR_TUNNEL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080001,
        0,
        1,
        soc_EGR_TUNNEL_ID_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080001,
        0,
        1,
        soc_EGR_TUNNEL_ID_MASK_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa001500,
        0,
        2,
        soc_EGR_TUNNEL_ID_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6080000,
        0,
        2,
        soc_EGR_TUNNEL_ID_MASK_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa001500,
        0,
        2,
        soc_EGR_TUNNEL_ID_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080601,
        0,
        1,
        soc_EGR_TUNNEL_ID_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080615,
        0,
        2,
        soc_EGR_TUNNEL_ID_MASK_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa001500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_TUNNEL_ID_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080000,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080001,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080000,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000000,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080000,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000000,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080600,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080600,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080001,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000100,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080001,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000100,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080601,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080601,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080002,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080003,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080002,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000200,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080002,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000200,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080602,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080602,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080003,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1a000300,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080003,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000300,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080603,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080603,
        0,
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EGR_TUNNEL_PIMDR1_CFG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308080b,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0c,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010c00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0c,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308080c,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0d,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6010d00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d0d,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d10,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d10,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d11,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d11,
        0,
        3,
        soc_EGR_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080861,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080862,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000003,
        0,
        3,
        soc_EGR_VLAN_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00020400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000000,
        0,
        6,
        soc_EGR_VLAN_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000001,
        0,
        5,
        soc_EGR_VLAN_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000b00,
        0,
        10,
        soc_EGR_VLAN_CONTROL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        9,
        soc_EGR_VLAN_CONTROL_1_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000b00,
        0,
        10,
        soc_EGR_VLAN_CONTROL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56218_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000003,
        0,
        1,
        soc_EGR_VLAN_CONTROL_1_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000606,
        0,
        9,
        soc_EGR_VLAN_CONTROL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x4000600,
        0,
        9,
        soc_EGR_VLAN_CONTROL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56504_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000003,
        0,
        4,
        soc_EGR_VLAN_CONTROL_1_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56514_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000003,
        0,
        8,
        soc_EGR_VLAN_CONTROL_1_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000002,
        0,
        10,
        soc_EGR_VLAN_CONTROL_1_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000600,
        0,
        9,
        soc_EGR_VLAN_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56800_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000004,
        0,
        4,
        soc_EGR_VLAN_CONTROL_1_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00020400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000004,
        0,
        9,
        soc_EGR_VLAN_CONTROL_1_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x1000606,
        0,
        10,
        soc_EGR_VLAN_CONTROL_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_EGR_VLAN_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d14,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080d15,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14001800,
        0,
        6,
        soc_EGR_VLAN_CONTROL_2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5000000,
        0,
        6,
        soc_EGR_VLAN_CONTROL_2_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14001600,
        0,
        6,
        soc_EGR_VLAN_CONTROL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000611,
        0,
        8,
        soc_EGR_VLAN_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x8001100,
        0,
        8,
        soc_EGR_VLAN_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000011,
        0,
        6,
        soc_EGR_VLAN_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001100,
        0,
        8,
        soc_EGR_VLAN_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000611,
        0,
        8,
        soc_EGR_VLAN_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_EGR_VLAN_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14001900,
        0,
        5,
        soc_EGR_VLAN_CONTROL_3_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x14001700,
        0,
        5,
        soc_EGR_VLAN_CONTROL_3_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000612,
        0,
        7,
        soc_EGR_VLAN_CONTROL_3_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56450_A0r */
        soc_block_list[4],
        soc_ppportreg,
        1,
        0x8001200,
        0,
        7,
        soc_EGR_VLAN_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        74,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x4000012,
        0,
        5,
        soc_EGR_VLAN_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56640_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001200,
        0,
        8,
        soc_EGR_VLAN_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56840_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000612,
        0,
        7,
        soc_EGR_VLAN_CONTROL_3_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x8001200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_EGR_VLAN_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000620,
        0,
        1,
        soc_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPING_BCM56440_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x2000620,
        0,
        1,
        soc_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPING_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        51,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080c00,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080805,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010000,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080700,
        0,
        10,
        soc_EGR_VLAN_PARITY_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010000,
        0,
        13,
        soc_EGR_VLAN_PARITY_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080807,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080810,
        0,
        8,
        soc_EGR_VLAN_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080c04,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080700,
        0,
        12,
        soc_EGR_VLAN_PARITY_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080c01,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_L3_INTF_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010100,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080806,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010100,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080808,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080c05,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080811,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010100,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d01,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080812,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010200,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d02,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_PDA_CTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010500,
        0,
        2,
        soc_EGR_VLAN_PDA_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080823,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080824,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071d,
        0,
        2,
        soc_EGR_VLAN_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071e,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080717,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011d00,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010100,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071b,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_VLAN_RAM_CONTROL_1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080718,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011e00,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010200,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071c,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_2_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb020000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_VLAN_RAM_CONTROL_2_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080719,
        0,
        2,
        soc_EGR_VLAN_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa011f00,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010300,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_EGR_VLAN_RAM_CONTROL_3_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071a,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012000,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_4_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        0,
        3,
        soc_EGR_VLAN_RAM_CONTROL_4_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_EGR_VLAN_RAM_CONTROL_4_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071f,
        0,
        7,
        soc_EGR_VLAN_RAM_CONTROL_DCMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCM_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071b,
        0,
        5,
        soc_EGR_VLAN_RAM_CONTROL_DCM_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCM_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012100,
        0,
        7,
        soc_EGR_VLAN_RAM_CONTROL_DCM_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCM_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        7,
        soc_EGR_VLAN_RAM_CONTROL_DCM_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAHr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080720,
        0,
        2,
        soc_EGR_VLAN_RAM_CONTROL_PDAHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAH_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071c,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_PDAH_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAH_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012200,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_PDAH_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAH_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_VLAN_RAM_CONTROL_PDAH_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080722,
        0,
        12,
        soc_EGR_VLAN_RAM_CONTROL_PMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PM_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071e,
        0,
        10,
        soc_EGR_VLAN_RAM_CONTROL_PM_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PM_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012400,
        0,
        10,
        soc_EGR_VLAN_RAM_CONTROL_PM_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PM_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        17,
        soc_EGR_VLAN_RAM_CONTROL_PM_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_STBYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080721,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_STBYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_STBY_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x208071d,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_STBYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_RAM_CONTROL_STBY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa012300,
        0,
        1,
        soc_EGR_VLAN_RAM_CONTROL_STBY_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_SER_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        23,
        soc_EGR_VLAN_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VLAN_STG_ADDR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        0,
        1,
        soc_EGR_VLAN_STG_ADDR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080809,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x408080a,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010300,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080808,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12010300,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080813,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d03,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010300,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d03,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080814,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d04,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010400,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d04,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_VLAN_TABLE_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080004,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_VLAN_TABLE_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EGR_VLAN_TABLE_PARITY_STATUS_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VLAN_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xb080000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_VLAN_XLATE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080010,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16001700,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080010,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16001500,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa001000,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080010,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080603,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080610,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa001000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080809,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000000,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c04,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080a,
        0,
        4,
        soc_EGR_VLAN_XLATE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080c,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080d,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010300,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080a,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000100,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_1_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010400,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_1_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080b,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000200,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c05,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080815,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080816,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d05,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010500,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d05,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d06,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010600,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d06,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080817,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080818,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d07,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010700,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d07,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d08,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa010800,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2080d08,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa001600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_VXLAN_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12000200,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_EGR_VXLAN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000001ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080001,
        0,
        4,
        soc_L2_USER_ENTRY_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080000,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_DBG_DATAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080003,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S10_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c0e,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S2_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080002,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080002,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c09,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S3_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080003,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080003,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c0a,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S5_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080004,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080004,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c0b,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S6_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080005,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080005,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c0c,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S8_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080006,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080006,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c0d,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080001,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_STATUS_BCM56224_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080002,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c08,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080000,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EGR_VXLT_CAM_CONTROL_BCM56800_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c00,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_WESP_PROTO_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x7080603,
        0,
        2,
        soc_EGR_WESP_PROTO_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_WESP_PROTO_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x22000000,
        0,
        2,
        soc_EGR_WESP_PROTO_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_EGR_WESP_PROTO_CONTROL_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000300,
        0,
        2,
        soc_EGR_WESP_PROTO_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_WESP_PROTO_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1e000000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_WESP_PROTO_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_WLAN_DVP_PARITY_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080809,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EGR_WLAN_DVP_PARITY_STATUS_NACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308080a,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP0_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d16,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP1_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d17,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP2_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d18,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP3_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d19,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP4_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1a,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP5_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1b,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP6_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1c,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP7_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1d,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EGR_XLP8_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1e,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_XLPORT_BUFFER_SFT_RESET_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_XLPORT_BUFFER_SFT_RESET_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_XLPORT_BUFFER_SFT_RESET_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a011000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_XLPORT_BUFFER_SFT_RESET_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_XLPORT_BUFFER_SFT_RESET_0_Xr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0d0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_XLPORT_BUFFER_SFT_RESET_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_XLPORT_BUFFER_SFT_RESET_0_Yr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2b0d0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_XLPORT_BUFFER_SFT_RESET_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_XLPORT_BUFFER_SFT_RESET_1_Xr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a011000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_XLPORT_BUFFER_SFT_RESET_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_EGR_XLPORT_BUFFER_SFT_RESET_1_Yr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a011000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EGR_XLPORT_BUFFER_SFT_RESET_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP0_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010a00,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP0_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010800,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP10_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011200,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP11_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011300,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP12_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011400,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP13_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011500,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP14_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011600,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP15_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011700,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP16_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011800,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP17_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011900,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP18_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011a00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP19_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011b00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP1_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010b00,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP1_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010900,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP2_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010c00,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP2_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010a00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP3_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010d00,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP3_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010b00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP4_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010e00,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP4_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010c00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP5_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36010f00,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP5_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010d00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP6_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011000,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP6_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010e00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EGR_XP7_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x36011100,
        0,
        3,
        soc_L2_MOD_FIFO_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP7_DBITS_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32010f00,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP8_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011000,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EGR_XP9_DBITS_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x32011100,
        0,
        3,
        soc_EGR_XP0_DBITS_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ0_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d10,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ0_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010b00,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ0_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080826,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ0_DBUF_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080819,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ0_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080827,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ0_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081a,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ0_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f3,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000118, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ0_PFC_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f3,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ0_PFC_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d19,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ0_PFC_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011900,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ1_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d11,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ1_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010c00,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ1_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080828,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ1_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080829,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ1_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081c,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ1_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f4,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000118, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ1_PFC_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f4,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ1_PFC_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1a,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ1_PFC_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011a00,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ2_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d12,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ2_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010d00,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ2_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08082a,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ2_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08082b,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ2_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081e,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ2_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f5,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000118, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ2_PFC_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f5,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ2_PFC_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1b,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ2_PFC_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011b00,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ3_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d13,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ3_BUFFER_STATUS_INTR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010e00,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ3_DBUF_PARITY_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08082c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ3_DBUF_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ3_DBUF_PARITY_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08082d,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ3_DBUF_PARITY_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080820,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EGR_XQ3_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f6,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000118, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EGR_XQ3_PFC_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd0800f6,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EGR_XQ3_PFC_CONTROL_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa080d1c,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ3_PFC_CONTROL_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011c00,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ4_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e010f00,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ4_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011d00,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ5_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011000,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ5_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011e00,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ6_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011100,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ6_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011f00,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ7_BUFFER_STATUS_INTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e011200,
        0,
        3,
        soc_EGR_CM_BUFFER_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EGR_XQ7_PFC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e012000,
        0,
        2,
        soc_EGR_XQ0_PFC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EHCPM_RAM_DBGCTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x8080c10,
        0,
        2,
        soc_EHCPM_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EHCPM_RAM_DBGCTRL_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080010,
        0,
        2,
        soc_EHCPM_RAM_DBGCTRL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_EHG_RX_CONTROLr */
        soc_block_list[158],
        soc_portreg,
        1,
        0xb03,
        0,
        6,
        soc_EHG_RX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EHG_RX_CONTROL_BCM56142_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xb03,
        0,
        1,
        soc_EHG_RX_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EHG_RX_CONTROL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xb03,
        0,
        6,
        soc_EHG_RX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EHG_RX_CONTROL_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0xb03,
        0,
        6,
        soc_EHG_RX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EHG_RX_CONTROL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb03,
        0,
        6,
        soc_EHG_RX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_EHG_RX_PKT_DROPr */
        soc_block_list[158],
        soc_portreg,
        1,
        0xb07,
        0,
        1,
        soc_EHG_RX_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EHG_RX_PKT_DROP_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xb07,
        0,
        1,
        soc_EHG_RX_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EHG_RX_PKT_DROP_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0xb07,
        0,
        1,
        soc_EHG_RX_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EHG_RX_PKT_DROP_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb07,
        0,
        1,
        soc_EHG_RX_PKT_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_EHG_TPIDr */
        soc_block_list[158],
        soc_genreg,
        1,
        0x80b05,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EHG_TPID_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80b05,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EHG_TPID_BCM56685_A0r */
        soc_block_list[160],
        soc_genreg,
        1,
        0x80b05,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EHG_TPID_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80b05,
        0,
        1,
        soc_EGR_OUTER_TPID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_EHG_TX_CONTROLr */
        soc_block_list[158],
        soc_portreg,
        1,
        0xb04,
        0,
        7,
        soc_EHG_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EHG_TX_CONTROL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xb04,
        0,
        7,
        soc_EHG_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EHG_TX_CONTROL_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0xb04,
        0,
        7,
        soc_EHG_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EHG_TX_CONTROL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb04,
        0,
        7,
        soc_EHG_TX_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_EHG_TX_IPV4IDr */
        soc_block_list[158],
        soc_portreg,
        1,
        0xb06,
        0,
        1,
        soc_EHG_TX_IPV4IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EHG_TX_IPV4ID_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0xb06,
        0,
        1,
        soc_EHG_TX_IPV4IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EHG_TX_IPV4ID_BCM56685_A0r */
        soc_block_list[160],
        soc_portreg,
        1,
        0xb06,
        0,
        1,
        soc_EHG_TX_IPV4IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EHG_TX_IPV4ID_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xb06,
        0,
        1,
        soc_EHG_TX_IPV4IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EHPDISCARDPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3e5800,
        0,
        1,
        soc_EHPDISCARDPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EHPGENERALSETTINGSr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x588d,
        0,
        14,
        soc_EHPGENERALSETTINGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffff77f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EHPMULTICASTHIGHPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3c5800,
        0,
        1,
        soc_EHPMULTICASTHIGHPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EHPMULTICASTLOWPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3d5800,
        0,
        1,
        soc_EHPMULTICASTLOWPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EHPUNICASTPACKETCOUNTERr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x3b5800,
        0,
        1,
        soc_EHPUNICASTPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EL3_RAM_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080806,
        0,
        7,
        soc_EL3_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EL3_RAM_CONTROL_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EL3_RAM_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EL3_RAM_CONTROL_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080804,
        0,
        4,
        soc_EL3_RAM_CONTROL_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EL3_RAM_CONTROL_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xe010400,
        0,
        4,
        soc_EL3_RAM_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EL3_RAM_DBGCTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080c10,
        0,
        4,
        soc_EL3_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EL3_TM_REG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080004,
        0,
        2,
        soc_EL3_TM_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ELKCFGr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4aa2,
        0,
        3,
        soc_ELKCFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080004,
        SOC_REG_FLAG_RO,
        8,
        soc_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000700,
        SOC_REG_FLAG_RO,
        10,
        soc_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_CFGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080000,
        0,
        5,
        soc_EMC_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CFG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000000,
        0,
        7,
        soc_EMC_CFG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_CI_FULL_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080005,
        SOC_REG_FLAG_RO,
        6,
        soc_EMC_CI_FULL_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CI_FULL_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000800,
        SOC_REG_FLAG_RO,
        15,
        soc_EMC_CI_FULL_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080044,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006100,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080045,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006200,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080046,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006300,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_3_BUFFER_PAR_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006400,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_4_BUFFER_PAR_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006500,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_5_BUFFER_PAR_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006600,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_CSDB_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408002b,
        0,
        7,
        soc_EMC_CSDB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_CSDB_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004100,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ECC_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408002c,
        0,
        31,
        soc_EMC_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x0aaaa555, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ECC_DEBUG_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004200,
        0,
        32,
        soc_EMC_ECC_DEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x55550d55, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ECC_DEBUG_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004300,
        0,
        13,
        soc_EMC_ECC_DEBUG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000a81, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_0_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005f00,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_0_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001800,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000d00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_0_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003f00,
        0,
        1,
        soc_PR_HDP_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_1_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006000,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_1_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001900,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_1_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000e00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_1_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004000,
        0,
        1,
        soc_PR_HDP_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080043,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080012,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERRB_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080009,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERRB_FIFO_NFULL_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000500,
        0,
        1,
        soc_EMC_ERRB_FIFO_NFULL_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERRB_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408002a,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERRORr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080047,
        SOC_REG_FLAG_RO,
        3,
        soc_EMC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERROR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080048,
        0,
        3,
        soc_EMC_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERROR_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408004a,
        0,
        28,
        soc_EMC_ERROR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERROR_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408004c,
        0,
        24,
        soc_EMC_ERROR_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006e00,
        0,
        16,
        soc_EMC_ERROR_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006800,
        0,
        6,
        soc_EMC_ERROR_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006a00,
        0,
        30,
        soc_EMC_ERROR_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006c00,
        0,
        30,
        soc_EMC_ERROR_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006700,
        SOC_REG_FLAG_RO,
        4,
        soc_EMC_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080049,
        0,
        3,
        soc_EMC_ERROR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408004b,
        0,
        28,
        soc_EMC_ERROR_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408004d,
        0,
        24,
        soc_EMC_ERROR_MASK_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006f00,
        0,
        16,
        soc_EMC_ERROR_MASK_3r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006900,
        0,
        6,
        soc_EMC_ERROR_MASK_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006b00,
        0,
        30,
        soc_EMC_ERROR_MASK_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_ERROR_MASK_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92006d00,
        0,
        30,
        soc_EMC_ERROR_MASK_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_0_BUFFER_0_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004500,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_0_BUFFER_1_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004700,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_0_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001300,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_0_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000a00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_0_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003900,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_1_BUFFER_0_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004600,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_1_BUFFER_1_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004800,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_1_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001400,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_1_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000b00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_1_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003a00,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408002e,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408002f,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408000e,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_EWRB_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080007,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_EWRB_FIFO_NFULL_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000400,
        0,
        1,
        soc_EMC_ERRB_FIFO_NFULL_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_EWRB_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080026,
        0,
        3,
        soc_EMC_EWRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_FREE_POOL_SIZESr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080002,
        0,
        2,
        soc_EMC_FREE_POOL_SIZESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_FREE_POOL_SIZES_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000200,
        0,
        2,
        soc_EMC_FREE_POOL_SIZES_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408001f,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003200,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080020,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003300,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080040,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IRRB_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005c00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_IRRB_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408000f,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001500,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_IDP_ENQ_REQ_TO_RESP_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IRRB_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080008,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_IRRB_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IRRB_BUFFER_WATERMARK_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000c00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_IRRB_BUFFER_WATERMARK_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IRRB_THRESHOLDSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080003,
        0,
        3,
        soc_EMC_IRRB_THRESHOLDSr_fields,
        SOC_RESET_VAL_DEC(0x00705f4e, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IRRB_THRESHOLDS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000300,
        0,
        4,
        soc_EMC_IRRB_THRESHOLDS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x644b5340, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408002d,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IWRB_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004400,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408000b,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001000,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_IDP_PAGE_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IWRB_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080006,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IWRB_BUFFER_WATERMARK_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000900,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_ERRB_0_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IWRB_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080021,
        0,
        8,
        soc_EMC_IWRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IWRB_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003400,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_IWRB_SIZEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080001,
        0,
        1,
        soc_EMC_IWRB_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_IWRB_SIZE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000100,
        0,
        1,
        soc_EMC_IWRB_SIZE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080042,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005e00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080011,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001700,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408000a,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RFCQ_BUFFER_WATERMARK_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000f00,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RFCQ_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080029,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RFCQ_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003e00,
        0,
        2,
        soc_EMC_RFCQ_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080041,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RSFP_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005d00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080010,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001600,
        SOC_REG_FLAG_RO,
        1,
        soc_PR_HDP_EG_ENQ_REQ_FIFO_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_RSFP_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080028,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_RSFP_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003d00,
        0,
        2,
        soc_EMC_RFCQ_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080032,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_SWAT_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004b00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_SWAT_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080024,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_SWAT_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003700,
        0,
        1,
        soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080016,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI0_RD_REQ_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92002000,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080013,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI0_WR_REQ_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001a00,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080017,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI1_RD_REQ_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92002100,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080014,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI1_WR_REQ_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001b00,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080018,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI2_RD_REQ_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92002200,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080015,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI2_WR_REQ_COUNT_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001c00,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI3_RD_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92002300,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI3_WR_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001d00,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI4_RD_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92002400,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI4_WR_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001e00,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI5_RD_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92002500,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_TO_CI5_WR_REQ_COUNT_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001f00,
        SOC_REG_FLAG_RO,
        1,
        soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080033,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WCMT_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004c00,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WCMT_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080025,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WCMT_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003800,
        0,
        2,
        soc_EMC_RFCQ_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080037,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005300,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080036,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005200,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT0_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004d00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080035,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005100,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080034,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005000,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408003b,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005700,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408003a,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005600,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT1_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004e00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080039,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005500,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080038,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005400,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408003f,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005b00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408003e,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005a00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT2_MERGED_RETURN_WTAG_FIFO_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004f00,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408003d,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005900,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408003c,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92005800,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WLCT_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080027,
        0,
        3,
        soc_EMC_WLCT_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003c00,
        0,
        3,
        soc_EMC_WLCT_MEM_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003b00,
        0,
        3,
        soc_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92000600,
        0,
        1,
        soc_EMC_WLCT_MERGED_RETURN_WTAG_FIFO_NFULL_THRESHOLDr_fields,
        SOC_RESET_VAL_DEC(0x0000004e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080030,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WTFP_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004900,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408000c,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001100,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WTFP_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080022,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WTFP_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003500,
        0,
        2,
        soc_EMC_RFCQ_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080031,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92004a00,
        SOC_REG_FLAG_RO,
        1,
        soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2408000d,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92001200,
        SOC_REG_FLAG_RO,
        1,
        soc_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMC_WTOQ_MEM_DEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x24080023,
        0,
        2,
        soc_EMC_ERRB_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMC_WTOQ_MEM_DEBUG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x92003600,
        0,
        2,
        soc_EMC_RFCQ_MEM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROLr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000105,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000067,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100004a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EMIRROR_CONTROL1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_64_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40001400,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100006a,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44001400,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x1100004a,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000069,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08029a,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d69,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016900,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6a,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08029b,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6a,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016a00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6b,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08029c,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6b,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016b00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6c,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00006a,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08029d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016c00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08029e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6d,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016d00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08029f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6e,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016e00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00006b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802a0,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d6f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d70,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802a1,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d70,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017000,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d71,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe0802a2,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d71,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e017100,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d72,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_64r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000044,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EMIRROR_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_64_BCM53400_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x40000800,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_64_BCM56142_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000064,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_64_BCM56150_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x44000800,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_64_BCM56334_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0x11000044,
        0,
        2,
        soc_EMIRROR_CONTROL1_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_64_BCM56634_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000044,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EMIRROR_CONTROL1_64_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_BCM53314_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000109,
        0,
        1,
        soc_UNKNOWN_HGI_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_BCM56218_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000109,
        0,
        1,
        soc_CMIC_MIIM_PORT_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000109,
        0,
        1,
        soc_RDBGC0_SELECT_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_BCM56800_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe000044,
        0,
        1,
        soc_TDBGC0_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_BCM56820_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf000044,
        0,
        1,
        soc_EMIRROR_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_HIr */
        soc_block_list[6],
        soc_portreg,
        1,
        0xe00010a,
        0,
        1,
        soc_EMIRROR_CONTROL_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_HI_BCM53314_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00010a,
        0,
        1,
        soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_HI_BCM56224_A0r */
        soc_block_list[6],
        soc_portreg,
        1,
        0xf00010a,
        0,
        1,
        soc_EMIRROR_CONTROL_HI_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080291,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d60,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016000,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d61,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080292,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d61,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016100,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d62,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080293,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d62,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x3e016200,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080d63,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EMMU_FUSE_DEBUG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080027,
        0,
        1,
        soc_EMMU_FUSE_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EMMU_FUSE_DEBUG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080028,
        0,
        1,
        soc_EMMU_FUSE_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EMMU_FUSE_DEBUG2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080029,
        0,
        1,
        soc_EMMU_FUSE_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EMMU_FUSE_DEBUG0_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080072,
        SOC_REG_FLAG_RO,
        1,
        soc_EMMU_FUSE_DEBUG0_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EMMU_FUSE_DEBUG1_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x10080073,
        SOC_REG_FLAG_RO,
        1,
        soc_EMMU_FUSE_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EMPTYDQCQIDr */
        soc_block_list[52],
        soc_genreg,
        1,
        0x344,
        0,
        1,
        soc_EMPTYDQCQIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ENABLEREGISTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5209,
        0,
        12,
        soc_ENABLEREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x31f0ff31, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ENABLE_INTERLAKENr */
        soc_block_list[39],
        soc_genreg,
        1,
        0x4ab0,
        0,
        8,
        soc_ENABLE_INTERLAKENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffffff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ENDIANMODEr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_RO,
        1,
        soc_ENDIANMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENDPOINT_QUEUE_MAP_HASH_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46007d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENHANCED_HASHING_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42000100,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_ENHANCED_HASHING_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ENQPKTCNTr */
        soc_block_list[55],
        soc_genreg,
        1,
        0x9d3,
        0,
        2,
        soc_ENQPKTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ENQUEUEBYTECOUNTERr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x571,
        0,
        2,
        soc_ENQUEUEBYTECOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ENQUEUEPACKETCOUNTERr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x55b,
        0,
        2,
        soc_ENQPKTCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ENQ_ASF_ERRORr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4000300,
        0,
        1,
        soc_ENQ_ASF_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_ASF_ERROR_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x4000300,
        0,
        1,
        soc_ENQ_ASF_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_ASF_HS_OVERSUB_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000300,
        0,
        1,
        soc_ENQ_ASF_HS_OVERSUB_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ENQ_ASF_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000200,
        0,
        1,
        soc_ENQ_ASF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ENQ_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000500,
        0,
        9,
        soc_ENQ_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00001183, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_CONFIG_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000a00,
        0,
        5,
        soc_ENQ_CONFIG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001b, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_CTRL_PKT_MODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000400,
        0,
        1,
        soc_ENQ_CTRL_PKT_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ENQ_IPMCGRP_TBL_PARITYERRORPTRr */
        soc_block_list[5],
        soc_genreg,
        4,
        0x1080000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_ENQ_IPMCGRP_TBL_PARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080004,
        SOC_REG_FLAG_RO,
        1,
        soc_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ENQ_IP_PKT_MONr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6001000,
        SOC_REG_FLAG_RO,
        2,
        soc_ENQ_IP_PKT_MONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000700,
        0,
        1,
        soc_ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000800,
        0,
        1,
        soc_ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPINGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000900,
        0,
        1,
        soc_ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08010b,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_64r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108001e,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EPC_LINK_BMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_64_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x42002700,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_64_BCM56142_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108008b,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_64_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x46002700,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_64_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x1108001e,
        0,
        2,
        soc_EPC_LINK_BMAP_64_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_64_BCM56634_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08001e,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EPC_LINK_BMAP_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080110,
        0,
        1,
        soc_E2E_HOL_PBM_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_BCM56218_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080110,
        0,
        1,
        soc_CMIC_MIIM_INT_SEL_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080110,
        0,
        1,
        soc_EPC_LINK_BMAP_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_BCM56800_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe08061e,
        0,
        1,
        soc_EPC_LINK_BMAP_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_BCM56820_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080630,
        0,
        1,
        soc_EPC_LINK_BMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_BCM88732_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8080067,
        0,
        1,
        soc_EPC_LINK_BMAP_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_HIr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe080111,
        0,
        1,
        soc_EPC_LINK_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_HI_BCM53314_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080111,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EPC_LINK_BMAP_HI_BCM56224_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xf080111,
        0,
        1,
        soc_BKP_DISC_BMAP_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPEBYTESCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x23a00,
        0,
        1,
        soc_EPEBYTESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPEPACKETCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x13a00,
        0,
        1,
        soc_EPEPACKETCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ACCEPTABLE_FRAME_TYPEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x153,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ACCEPTABLE_FRAME_TYPEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ACCEPTABLE_FRAME_TYPE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x196,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_ACCEPTABLE_FRAME_TYPE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_AUXILIARY_DATA_TABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x14a,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_AUXILIARY_DATA_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_AUXILIARY_DATA_TABLE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18d,
        0,
        2,
        soc_EGQ_AUXILIARY_DATA_TABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_BSAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x14d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_BSAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_BSA_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_BSA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_48_BITS_1588_TS_ENABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x228,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_48_BITS_1588_TS_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_48_BITS_1588_TS_ENABLE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ea,
        0,
        1,
        soc_EPNI_CFG_48_BITS_1588_TS_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_ACC_FRAME_TYPE_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1fe,
        0,
        5,
        soc_EPNI_CFG_ACC_FRAME_TYPE_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x22a,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x0000001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x22b,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1eb,
        0,
        6,
        soc_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ec,
        0,
        4,
        soc_EPNI_CFG_BUG_FIX_CHICKEN_BITS_REG_2_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_DC_OVERLAYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20d,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_CFG_DC_OVERLAYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_DC_OVERLAY_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1df,
        0,
        2,
        soc_EPNI_CFG_DC_OVERLAY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_EEDB_ARP_POINTER_MSBr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20c,
        0,
        1,
        soc_EPNI_CFG_EEDB_ARP_POINTER_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_EEI_MAPPING_IS_REQUIREDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_CFG_EEI_MAPPING_IS_REQUIREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_EES_ACTION_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x200,
        0,
        5,
        soc_EPNI_CFG_EES_ACTION_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_ENABLE_DSCP_MARKINGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x22d,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_ENABLE_DSCP_MARKINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_ENABLE_DSCP_MARKING_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ee,
        0,
        1,
        soc_EPNI_CFG_ENABLE_DSCP_MARKING_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_ENABLE_ETAGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x226,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_CFG_ENABLE_ETAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_ENABLE_ETAG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e8,
        0,
        2,
        soc_EPNI_CFG_ENABLE_ETAG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x22f,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODEr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1f0,
        0,
        1,
        soc_EPNI_CFG_ENABLE_FILTERING_PER_FWD_CODE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_EVE_ETAG_FORMATr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x225,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_EVE_ETAG_FORMATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_EVE_ETAG_FORMAT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e7,
        0,
        1,
        soc_EPNI_CFG_EVE_ETAG_FORMAT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_GLEM_LKUP_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x202,
        0,
        2,
        soc_EPNI_CFG_GLEM_LKUP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_GLEM_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x210,
        0,
        5,
        soc_EPNI_CFG_GLEM_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_GRE_ETHERTYPE_ETHERNETr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x230,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_GRE_ETHERTYPE_ETHERNETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_GRE_ETHERTYPE_ETHERNET_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1f1,
        0,
        1,
        soc_EPNI_CFG_GRE_ETHERTYPE_ETHERNET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_GRE_ETHERTYPE_IPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x231,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_CFG_GRE_ETHERTYPE_IPr_fields,
        SOC_RESET_VAL_DEC(0x080086dd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_GRE_ETHERTYPE_IP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1f2,
        0,
        2,
        soc_EPNI_CFG_GRE_ETHERTYPE_IP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x080086dd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_KEEP_ING_ECIDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x232,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_KEEP_ING_ECIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1f3,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_CFG_KEEP_ING_ECID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_LINK_FIFOS_FIXED_LATENCY_SETTINGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x204,
        0,
        3,
        soc_EPNI_CFG_LINK_FIFOS_FIXED_LATENCY_SETTINGr_fields,
        SOC_RESET_VAL_DEC(0x00001d4d, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x205,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_CFG_MAP_OUTLIF_PROFILE_TO_ORIENTATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_MARKING_DP_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x22e,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_MARKING_DP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_MARKING_DP_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ef,
        0,
        1,
        soc_EPNI_CFG_MARKING_DP_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_MTU_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ff,
        0,
        5,
        soc_EPNI_CFG_MTU_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_NATIVE_ETHERNET_COMPENSATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x210,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_NATIVE_ETHERNET_COMPENSATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_NATIVE_ETHERNET_COMPENSATION_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e2,
        0,
        1,
        soc_EPNI_CFG_NATIVE_ETHERNET_COMPENSATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_OUTER_TAGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x227,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_OUTER_TAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_OUTER_TAG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e9,
        0,
        1,
        soc_EPNI_CFG_OUTER_TAG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_OUTLIF_MAPPING_IS_REQUIREDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_CFG_OUTLIF_MAPPING_IS_REQUIREDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_PETRAB_OUT_LIF_SRCr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20d,
        0,
        1,
        soc_EPNI_CFG_PETRAB_OUT_LIF_SRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_PP_LIF_COUNTER_MODEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20b,
        0,
        1,
        soc_EPNI_CFG_PP_LIF_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_PROTECTION_PATH_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x201,
        0,
        5,
        soc_EPNI_CFG_PROTECTION_PATH_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_PROTECTION_PTR_MODEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1fb,
        0,
        1,
        soc_EPNI_CFG_PROTECTION_PTR_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_PRP_FIFOS_FIXED_LATENCY_SETTINGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x203,
        0,
        3,
        soc_EPNI_CFG_PRP_FIFOS_FIXED_LATENCY_SETTINGr_fields,
        SOC_RESET_VAL_DEC(0x00001ce7, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x22c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ed,
        0,
        1,
        soc_EGQ_CFG_SCHEDULER_PKT_SZ_COMP_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_SPLIT_HORIZON_FILTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x209,
        0,
        1,
        soc_EPNI_CFG_SPLIT_HORIZON_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_SPLIT_HORIZON_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20a,
        0,
        5,
        soc_EPNI_CFG_SPLIT_HORIZON_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_STP_STATE_TRAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1fd,
        0,
        5,
        soc_EPNI_CFG_STP_STATE_TRAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_TRILL_NICKNAME_BRIDGINGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x211,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_TRILL_NICKNAME_BRIDGINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_TRILL_NICKNAME_BRIDGING_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_CFG_TRILL_NICKNAME_BRIDGING_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_TRILL_NICKNAME_ROUTINGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x213,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CFG_TRILL_NICKNAME_ROUTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_TRILL_NICKNAME_ROUTING_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e5,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_CFG_TRILL_NICKNAME_ROUTING_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_VSI_MEMBERSHIP_FILTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1fc,
        0,
        5,
        soc_EPNI_CFG_VSI_MEMBERSHIP_FILTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CFG_VXLAN_UDP_FIELDSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EPNI_CFG_VXLAN_UDP_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CFG_VXLAN_UDP_FIELDS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1e0,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_EPNI_CFG_VXLAN_UDP_FIELDS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CHECK_BW_TO_PACKET_DESCRIPTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x188,
        0,
        5,
        soc_EPNI_CHECK_BW_TO_PACKET_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fffbff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CHECK_BW_TO_PACKET_DESCRIPTOR_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1d5,
        0,
        5,
        soc_EPNI_CHECK_BW_TO_PACKET_DESCRIPTOR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CMICM_CREDITS_ON_INITr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xde,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CMICM_CREDITS_ON_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CMICM_CREDITS_ON_INIT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_CMICM_CREDITS_ON_INIT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_CONFIGURES_EGRESS_INTERFACESr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xdf,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_CONFIGURES_EGRESS_INTERFACESr_fields,
        SOC_RESET_VAL_DEC(0x1e1d1c1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x1f1f1f1f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_CONFIGURES_EGRESS_INTERFACES_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10b,
        0,
        4,
        soc_EPNI_CONFIGURES_EGRESS_INTERFACES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x1e1d1c1f, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_0_BASEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_COUNTER_0_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_0_BASE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a1,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_EPNI_COUNTER_0_BASE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_1_BASEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_COUNTER_1_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_1_BASE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a4,
        SOC_REG_FLAG_ABOVE_64_BITS,
        4,
        soc_EPNI_COUNTER_1_BASE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_OUT_LIF_RANGE_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x159,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_COUNTER_OUT_LIF_RANGE_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_OUT_LIF_RANGE_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15a,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_COUNTER_OUT_LIF_RANGE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_OUT_LIF_RANGE_0_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x19d,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_EPNI_COUNTER_OUT_LIF_RANGE_0_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_OUT_LIF_RANGE_1_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x19f,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_EPNI_COUNTER_OUT_LIF_RANGE_1_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EPNI_COUNTER_PORT_TMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15f,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_COUNTER_PORT_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_DBG_COMMANDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17f,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_DBG_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_DBG_COMMAND_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1cc,
        0,
        2,
        soc_EGQ_DBG_COMMAND_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_DBG_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x180,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_DBG_DATA_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1cd,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_DBG_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_DEFAULT_AC_ENTRYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17d,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_DEFAULT_AC_ENTRYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_DEFAULT_AC_ENTRY_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ca,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_DEFAULT_AC_ENTRY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_ECCCORECCTIONDISABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a5b,
        0,
        2,
        soc_EPNI_ECCCORECCTIONDISABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_ECCINTREGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a01,
        0,
        4,
        soc_EPNI_ECCINTREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_ECCINTREGMASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a11,
        0,
        1,
        soc_EPNI_ECCINTREGMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_1B_ERR_CNTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_1B_ERR_CNT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_2B_ERR_CNTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_EGQ_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_2B_ERR_CNT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_1B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_1B_INITIATE_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa4,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ECC_ERR_1B_INITIATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_1B_INITIATE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa4,
        0,
        10,
        soc_EPNI_ECC_ERR_1B_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x9a,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x9a,
        0,
        7,
        soc_EPNI_ECC_ERR_1B_MONITOR_MEM_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_2B_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_2B_INITIATE_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa6,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ECC_ERR_2B_INITIATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_2B_INITIATE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa6,
        0,
        10,
        soc_EPNI_ECC_ERR_2B_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x9c,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x9c,
        0,
        7,
        soc_EPNI_ECC_ERR_2B_MONITOR_MEM_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_EPNI_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_EPNI_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_INTERRUPT_REGISTER_MASK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CFC_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1f,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECC_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CFC_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECN_IP_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x200,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ECN_IP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECN_IP_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c5,
        0,
        1,
        soc_EPNI_ECN_IP_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECN_MPLS_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x201,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ECN_MPLS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECN_MPLS_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c6,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_ECN_MPLS_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EPNI_ECN_REMARKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ECN_REMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ECN_REMARK_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17c,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ECN_REMARK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ECN_REMARK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c9,
        0,
        2,
        soc_EPNI_ECN_REMARK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_EEDB_OUTLIF_ACCESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x118,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_EEDB_OUTLIF_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_EEDB_OUTLIF_ACCESS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x144,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_EEDB_OUTLIF_ACCESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_EEDB_OUTLIF_BASEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xfc,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_EEDB_OUTLIF_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_EEDB_OUTLIF_BASE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x128,
        0,
        1,
        soc_EPNI_EEDB_OUTLIF_BASE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a5c,
        0,
        4,
        soc_EGQ_EGRESSINTERFACENOFRAGMENTATIONMODECONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xdb,
        0,
        5,
        soc_EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x104,
        SOC_REG_FLAG_ABOVE_64_BITS,
        6,
        soc_EPNI_EGRESS_INTERFACE_NO_FRAGMENTATION_MODE_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x84,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ENABLE_DYNAMIC_MEMORY_ACCESS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_CFC_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ENTROPY_LABEL_MSBSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf7,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ENTROPY_LABEL_MSBSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ENTROPY_LABEL_MSBS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x123,
        0,
        1,
        soc_EPNI_ENTROPY_LABEL_MSBS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_EPE_BYTES_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18e,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EPNI_EPE_BYTES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_EPE_BYTES_COUNTER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1db,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_EPE_BYTES_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_EPE_DISCARDED_PACKETS_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x190,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EPNI_EPE_DISCARDED_PACKETS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_EPE_DISCARDED_PACKETS_COUNTER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1dd,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_EPE_DISCARDED_PACKETS_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_EPE_PACKET_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18c,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EPNI_EPE_PACKET_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_EPE_PACKET_COUNTER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1d9,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_EPE_PACKET_COUNTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ERROR_INITIATION_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ERROR_INITIATION_DATA_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CFC_ERROR_INITIATION_DATA_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_CAM_ENTRIES_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_RO,
        1,
        soc_EPNI_ESEM_CAM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_DIAGNOSTICS_ACCESSED_MODEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a8,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ESEM_DIAGNOSTICS_ACCESSED_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_DIAGNOSTICS_INDEXr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a9,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ESEM_DIAGNOSTICS_INDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_DIAGNOSTICS_READ_RESULTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ad,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_DIAGNOSTICS_READ_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_ENTRIES_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b6,
        SOC_REG_FLAG_RO,
        1,
        soc_EPNI_ESEM_ENTRIES_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b4,
        SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_ERROR_CAM_TABLE_FULL_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b2,
        SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_ERROR_DELETE_UNKNOWN_KEY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_ERROR_REACHED_MAX_ENTRY_LIMIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_ERROR_TABLE_COHERENCY_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b1,
        SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_ERROR_TABLE_COHERENCY_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12,
        SOC_REG_FLAG_INTERRUPT,
        7,
        soc_EPNI_ESEM_INTERRUPT_MASK_REGISTER_ONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ESEM_INTERRUPT_REGISTER_ONE_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_KEY_TABLE_ENTRY_LIMITr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a4,
        0,
        1,
        soc_EPNI_ESEM_KEY_TABLE_ENTRY_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x195,
        SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_LOOKUP_ARBITER_LOOKUP_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_REQUESTS_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ESEM_REQUESTS_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_RESET_STATUS_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a0,
        SOC_REG_FLAG_RO,
        1,
        soc_EPNI_ESEM_RESET_STATUS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ESEM_WARNING_INSERTED_EXISTING_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b5,
        SOC_REG_FLAG_RO,
        2,
        soc_EPNI_ESEM_WARNING_INSERTED_EXISTING_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ETHERNET_IPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x149,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ETHERNET_IPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ETHERNET_IP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18c,
        0,
        1,
        soc_EPNI_ETHERNET_IP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ETHERNET_TYPESr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xeb,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_EGQ_ETHERNET_TYPESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ETHERNET_TYPES_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x117,
        SOC_REG_FLAG_ABOVE_64_BITS,
        9,
        soc_EGQ_ETHERNET_TYPES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ETHERTYPE_CUSTOMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12b,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_ETHERTYPE_CUSTOMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ETHERTYPE_CUSTOM_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x158,
        0,
        2,
        soc_EPNI_ETHERTYPE_CUSTOM_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ETHERTYPE_DEFAULTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ETHERTYPE_DEFAULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ETHERTYPE_DEFAULT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x159,
        0,
        1,
        soc_EPNI_ETHERTYPE_DEFAULT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ETPP_PIPE_LENGTHr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x112,
        0,
        3,
        soc_EPNI_ETPP_PIPE_LENGTHr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf2,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf2,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x11e,
        0,
        4,
        soc_EGQ_FALL_BACK_TO_BRIDGE_VLAN_COMMANDS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_FHEI_MPLS_COMMANDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12d,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_FHEI_MPLS_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_FHEI_MPLS_COMMAND_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15a,
        0,
        2,
        soc_EPNI_FHEI_MPLS_COMMAND_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xea,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000006e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_EPNI_GLOBAL_CONFIG_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xea,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EPNI_GLOBAL_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000006e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_CONFIG_BCM88660_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xea,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_EPNI_GLOBAL_CONFIG_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000006e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_CONFIG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x113,
        0,
        5,
        soc_EPNI_GLOBAL_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000006e0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xc1,
        0,
        3,
        soc_ECI_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000c01, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_GENERAL_CFG_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_2r_fields,
        SOC_RESET_VAL_DEC(0x00400800, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_GENERAL_CFG_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xc3,
        0,
        6,
        soc_ECI_GLOBAL_GENERAL_CFG_3r_fields,
        SOC_RESET_VAL_DEC(0x00000205, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_MEM_OPTIONSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xc0,
        0,
        4,
        soc_CFC_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xe8,
        0,
        2,
        soc_ECI_GLOBAL_PP_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xe9,
        0,
        2,
        soc_ECI_GLOBAL_PP_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xea,
        0,
        2,
        soc_ECI_GLOBAL_PP_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_5r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xeb,
        0,
        2,
        soc_ECI_GLOBAL_PP_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xec,
        0,
        2,
        soc_ECI_GLOBAL_PP_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_7r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xed,
        0,
        3,
        soc_ECI_GLOBAL_PP_7r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_PP_8r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xee,
        0,
        2,
        soc_ECI_GLOBAL_PP_8r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GLOBAL_SYS_HEADER_CFGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xc5,
        0,
        4,
        soc_ECI_GLOBAL_SYS_HEADER_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000006f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_GTIMERCONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a6f,
        0,
        1,
        soc_EGQ_GTIMERCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_GTIMERCONFIGCONTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a70,
        0,
        3,
        soc_EGQ_GTIMERCONFIGCONTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_GTIMERCONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a58,
        0,
        3,
        soc_ECI_GTIMERCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_GTIMERTRIGGERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a59,
        0,
        1,
        soc_ECI_GTIMERTRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18a,
        0,
        1,
        soc_EGQ_GTIMER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0ee6b27f, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIGURATION_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CFC_GTIMER_CONFIGURATION_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x1ad27480, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIGURATION_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x88,
        0,
        3,
        soc_CGM_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1d7,
        0,
        1,
        soc_EGQ_GTIMER_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0ee6b27f, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIG_CONTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18b,
        0,
        3,
        soc_EGQ_GTIMER_CONFIG_CONTr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_CONFIG_CONT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1d8,
        0,
        3,
        soc_EGQ_GTIMER_CONFIG_CONT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_TRIGGERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_GTIMER_TRIGGERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_GTIMER_TRIGGER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x89,
        SOC_REG_FLAG_RO,
        1,
        soc_CFC_GTIMER_TRIGGER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_HEADER_EDITING_SIZEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf8,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_HEADER_EDITING_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_HEADER_EDITING_SIZE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x124,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_HEADER_EDITING_SIZE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IEEE_1588r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x161,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_IEEE_1588r_fields,
        SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IEEE_1588_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1aa,
        0,
        4,
        soc_EPNI_IEEE_1588_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IEEE_1588_TS_MSB_COUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x229,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IEEE_1588_TS_MSB_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a40,
        0,
        5,
        soc_CFC_INDIRECTCOMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDADDRESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a41,
        0,
        2,
        soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDDATAINCREMENTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a42,
        0,
        1,
        soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDRDDATA_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a30,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDRDDATA_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a32,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDRDDATA_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a34,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDRDDATA_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a36,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDRDDATA_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a38,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EGQ_INDIRECTCOMMANDRDDATA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDWRDATA_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a20,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDWRDATA_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a22,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDWRDATA_2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a24,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDWRDATA_3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a26,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INDIRECTCOMMANDWRDATA_4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a28,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_INDIRECTCOMMANDWRDATA_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMANDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CFC_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_CFC_INDIRECT_COMMAND_ADDRESS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_CGM_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CFC_INDIRECT_COMMAND_DATA_INCREMENT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_EPNI_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_RD_DATA_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_CFC_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_COMMAND_WR_DATA_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_CGM_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_CFC_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_WR_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x40,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INDIRECT_WR_MASK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x40,
        0,
        1,
        soc_EPNI_INDIRECT_WR_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INIT_TXI_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xdd,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_INIT_TXI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INIT_TXI_CONFIG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_INIT_TXI_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPTMASKREGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a10,
        0,
        6,
        soc_EPNI_INTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1800000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPTREGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a00,
        0,
        6,
        soc_EPNI_INTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1800000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_MASK_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_MASK_REGISTER_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_INTERRUPT_MASK_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_MASK_REGISTER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10,
        0,
        4,
        soc_EPNI_INTERRUPT_MASK_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_REGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        4,
        soc_EPNI_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_REGISTER_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_EPNI_INTERRUPT_REGISTER_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_REGISTER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        4,
        soc_EPNI_INTERRUPT_REGISTER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_REGISTER_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INTERRUPT_REGISTER_TEST_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_ECI_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_INVALID_OUTLIFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_INVALID_OUTLIFr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_INVALID_OUTLIF_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c3,
        0,
        1,
        soc_EGQ_INVALID_OUTLIF_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_EXP_TO_TOS_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x119,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_EXP_TO_TOS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x146,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_IPV4_EXP_TO_TOS_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x133,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_SIPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_IPV4_SIP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIP_ROUTINGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x215,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_SIP_ROUTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIP_ROUTING_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_IPV4_SIP_ROUTING_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIZE_WITH_ETH_IP_KEYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x209,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_SIZE_WITH_ETH_IP_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIZE_WITH_ETH_IP_KEY_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x161,
        0,
        1,
        soc_EPNI_IPV4_SIZE_WITH_ETH_IP_KEY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000016, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIZE_WITH_GRE_4_KEYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x208,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_SIZE_WITH_GRE_4_KEYr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIZE_WITH_GRE_4_KEY_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x160,
        0,
        1,
        soc_EPNI_IPV4_SIZE_WITH_GRE_4_KEY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIZE_WITH_GRE_8_KEYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x207,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_SIZE_WITH_GRE_8_KEYr_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_SIZE_WITH_GRE_8_KEY_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15f,
        0,
        1,
        soc_EPNI_IPV4_SIZE_WITH_GRE_8_KEY_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TOSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_TOSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TOS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_IPV4_TOS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TOS_MODELr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x16d,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_TOS_MODELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TOS_MODEL_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b6,
        0,
        1,
        soc_EPNI_IPV4_TOS_MODEL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TOS_TO_FLAGSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20b,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_TOS_TO_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TOS_TO_FLAGS_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x163,
        0,
        1,
        soc_EPNI_IPV4_TOS_TO_FLAGS_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TTLr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_TTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TTL_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x165,
        0,
        1,
        soc_EPNI_IPV4_TTL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TTL_MODELr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x16c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_TTL_MODELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TTL_MODEL_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b5,
        0,
        1,
        soc_EPNI_IPV4_TTL_MODEL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TUNNEL_REMARKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x16a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV4_TUNNEL_REMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_TUNNEL_REMARK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b3,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_IPV4_TUNNEL_REMARK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV4_UNKNOWN_HEADER_CODE_CFGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf3,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_IPV4_UNKNOWN_HEADER_CODE_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV4_UNKNOWN_HEADER_CODE_CFG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x11f,
        0,
        2,
        soc_EPNI_IPV4_UNKNOWN_HEADER_CODE_CFG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IPV6_EXP_TO_TC_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IPV6_EXP_TO_TC_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x14e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_IPV6_EXP_TO_TC_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IP_PROTOCOL_CUSTOMr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_IP_PROTOCOL_CUSTOMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IP_PROTOCOL_CUSTOM_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x157,
        0,
        2,
        soc_EPNI_IP_PROTOCOL_CUSTOM_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_IP_PROTOCOL_GREr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20a,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_IP_PROTOCOL_GREr_fields,
        SOC_RESET_VAL_DEC(0x0000002f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_IP_PROTOCOL_GRE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x162,
        0,
        1,
        soc_EPNI_IP_PROTOCOL_GRE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000002f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_ITAG_TC_DP_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x14f,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_ITAG_TC_DP_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_ITAG_TC_DP_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x192,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_ITAG_TC_DP_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_LINK_FILTER_ENABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x176,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_LINK_FILTER_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_LINK_FILTER_ENABLE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1bf,
        0,
        2,
        soc_EPNI_LINK_FILTER_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MAPPING_RECYCLE_TRAFFICTO_INGRESS_PIPEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10d,
        0,
        9,
        soc_EPNI_MAPPING_RECYCLE_TRAFFICTO_INGRESS_PIPEr_fields,
        SOC_RESET_VAL_DEC(0x00101010, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffffff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTORr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x189,
        0,
        5,
        soc_EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTORr_fields,
        SOC_RESET_VAL_DEC(0x01fffbff, 0x00000000)
        SOC_RESET_MASK_DEC(0x01fffbff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTOR_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1d6,
        0,
        5,
        soc_EPNI_MASK_CHECK_BW_TO_PACKET_DESCRIPTOR_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x16e,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b7,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_MEF_L_2_CP_TRANSPARANT_BITMAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MIRROED_TRAFFIC_SHAPER_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x110,
        0,
        2,
        soc_EPNI_MIRROED_TRAFFIC_SHAPER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MIRROR_CHANNELr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x162,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_MIRROR_CHANNELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MIRROR_CHANNEL_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1ab,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_MIRROR_CHANNEL_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MIRROR_VID_REGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x156,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        7,
        soc_EPNI_MIRROR_VID_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MIRROR_VID_REG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x19a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        7,
        soc_EPNI_MIRROR_VID_REG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MIRR_AND_TRAP_FIFO_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10c,
        0,
        4,
        soc_EPNI_MIRR_AND_TRAP_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00003030, 0x00000000)
        SOC_RESET_MASK_DEC(0x00037f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MIRR_FIFO_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xe0,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EPNI_MIRR_FIFO_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x021a324c, 0x00000000)
        SOC_RESET_MASK_DEC(0xff7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MPLS_CONTROL_WORDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x148,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_MPLS_CONTROL_WORDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MPLS_CONTROL_WORD_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18b,
        0,
        1,
        soc_EPNI_MPLS_CONTROL_WORD_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MTUr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x177,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_EGQ_MTUr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000003ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MTU_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c0,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_EGQ_MTU_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x000003ff)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_MY_MACr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x14b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_MY_MACr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_MY_MAC_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x18e,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EPNI_MY_MAC_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_NETWORK_HEADERS_VALUE_1_OFFSETr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x102,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_1_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_NETWORK_HEADERS_VALUE_2_OFFSETr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x105,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_2_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x131,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_NETWORK_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_NEW_LLNK_PCP_DEI_PROFILEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x198,
        0,
        4,
        soc_EPNI_NEW_LLNK_PCP_DEI_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_OAM_INVALID_LIFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x169,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_OAM_INVALID_LIFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_OAM_INVALID_LIF_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1b2,
        0,
        1,
        soc_EPNI_OAM_INVALID_LIF_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_OAM_PROCESS_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x166,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_OAM_PROCESS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_OAM_PROCESS_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1af,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EPNI_OAM_PROCESS_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_OFP2TDMMAP_0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a71,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_OFP2TDMMAP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_OFP2TDMMAP_1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a73,
        0,
        1,
        soc_EGQ_OFP2TDMMAP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_OUTLIF_MSB_MAPPEDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x204,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPEDr_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_OUTLIF_MSB_MAPPED_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x114,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPED_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000642, 0xfedcba98)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_OUTLIF_MSB_MAPPED_SHIFTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x206,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPED_SHIFTr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_OUTLIF_MSB_MAPPED_SHIFT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x116,
        0,
        1,
        soc_EGQ_OUTLIF_MSB_MAPPED_SHIFT_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_OUTRIF_MAX_VALUEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20e,
        0,
        1,
        soc_EGQ_OUTRIF_MAX_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PACKET_HAS_OUTER_VIDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x179,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_PACKET_HAS_OUTER_VIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PACKET_HAS_OUTER_VID_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c2,
        0,
        1,
        soc_EPNI_PACKET_HAS_OUTER_VID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PARITY_ERR_CNTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_CFC_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PARITY_ERR_CNT_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x98,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_DRCA_PARITY_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PAR_ERR_INITIATEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xaa,
        SOC_REG_FLAG_ABOVE_64_BITS,
        81,
        soc_EPNI_PAR_ERR_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_PAR_ERR_INITIATE_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xaa,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_EPNI_PAR_ERR_INITIATE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PAR_ERR_INITIATE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xaa,
        SOC_REG_FLAG_64_BITS,
        48,
        soc_EPNI_PAR_ERR_INITIATE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PAR_ERR_MEM_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        81,
        soc_EPNI_PAR_ERR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa0,
        SOC_REG_FLAG_ABOVE_64_BITS,
        33,
        soc_EPNI_PAR_ERR_MEM_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PAR_ERR_MEM_MASK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xa0,
        SOC_REG_FLAG_64_BITS,
        48,
        soc_EPNI_PAR_ERR_MEM_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000820)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PCP_DEI_PROFILEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x155,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_PCP_DEI_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PCP_DEI_PROFILE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x199,
        0,
        2,
        soc_EPNI_PCP_DEI_PROFILE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_EEIr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf1,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EGQ_PETRAB_EEI_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_EEI_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x11d,
        0,
        2,
        soc_EGQ_PETRAB_EEI_CFG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_EEI_MPLS_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x143,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_EEI_MPLS_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_EEI_MPLS_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x186,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PETRAB_EEI_MPLS_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_FHEI_SIZE_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xfd,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_FHEI_SIZE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_FHEI_SIZE_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x129,
        0,
        1,
        soc_EGQ_PETRAB_FHEI_SIZE_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_LEARN_ASD_TYPE_MAPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xfe,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_PETRAB_LEARN_ASD_TYPE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x12a,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_PETRAB_LEARN_ASD_TYPE_MAP_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PMC_PARITY_ENr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x160,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_PMC_PARITY_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PMC_PARITY_EN_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a9,
        0,
        1,
        soc_EPNI_PMC_PARITY_EN_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EPNI_PP_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf0,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_PP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PP_CONFIG_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf0,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_EPNI_PP_CONFIG_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff1f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PP_CONFIG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x11c,
        0,
        6,
        soc_EPNI_PP_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ff1f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PP_INT_REGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1,
        0,
        18,
        soc_EPNI_PP_INT_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PP_INT_REG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
        21,
        soc_EPNI_PP_INT_REG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PP_INT_REG_MASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x11,
        SOC_REG_FLAG_SIGNAL,
        18,
        soc_EPNI_PP_INT_REG_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PP_INT_REG_MASK_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x101,
        0,
        21,
        soc_EPNI_PP_INT_REG_MASK_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_PP_INT_REG_TESTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x19,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_PP_INT_REG_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PP_INT_REG_TEST_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_EPNI_PP_INT_REG_TEST_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_PRGE_MIRROR_TRAP_ENr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a8,
        0,
        1,
        soc_EPNI_PRGE_MIRROR_TRAP_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_RECYLED_TRAFFIC_SHAPER_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10e,
        0,
        2,
        soc_EPNI_RECYLED_TRAFFIC_SHAPER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_0085r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_0090r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x90,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0090r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_0091r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x91,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0091r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_0092r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x92,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0092r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_0093r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x93,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CFC_REG_0093r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0103r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x103,
        0,
        1,
        soc_EPNI_REG_0103r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000800, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0108r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x108,
        0,
        6,
        soc_ECI_REG_01F1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0085_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CFC_REG_0085_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0090_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CFC_REG_0090_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0091_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CFC_REG_0091_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0092_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CFC_REG_0092_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_0093_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CFC_REG_0093_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00ADr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_CFC_REG_00ADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_EPNI_REG_00AEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xae,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00003fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00AE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_CFC_REG_00AE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00AFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xaf,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CRPS_REG_00AFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb0,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb1,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb2,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb3,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb4,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B5r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb5,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb6,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B7r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb7,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B8r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb8,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00B9r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xb9,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00BAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xba,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00BBr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xbb,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00BCr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xbc,
        0,
        1,
        soc_CRPS_REG_00B0r_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00BDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xbd,
        SOC_REG_FLAG_RO,
        3,
        soc_CFC_REG_00B1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REG_00BEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xbe,
        0,
        2,
        soc_CFC_REG_00B2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00C1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xc1,
        0,
        2,
        soc_EGQ_REG_00C1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000028, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00CFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xcf,
        0,
        9,
        soc_EPNI_REG_00CFr_fields,
        SOC_RESET_VAL_DEC(0x00000041, 0x00000000)
        SOC_RESET_MASK_DEC(0x000dc07f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00D0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xd0,
        0,
        2,
        soc_EGQ_REG_00D0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x000009ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00D2r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xd2,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00D3r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xd3,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00D4r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xd4,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00D5r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xd5,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00D6r */
        soc_block_list[57],
        soc_genreg,
        1,
        0xd6,
        0,
        2,
        soc_EGQ_REG_00D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00DAr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xda,
        0,
        1,
        soc_EGQ_REG_00DAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_00DCr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xdc,
        SOC_REG_FLAG_SIGNAL,
        5,
        soc_EPNI_REG_00DCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_01A1r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a1,
        0,
        1,
        soc_ECI_REG_0084r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REG_01AFr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1af,
        0,
        3,
        soc_EPNI_REG_01AFr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_EPNI_REMARK_PROFILE_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17b,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_EPNI_REMARK_PROFILE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_REMARK_PROFILE_CONFIGURATION_BCM88650_B0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x17b,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_REMARK_PROFILE_CONFIGURATION_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_REMARK_PROFILE_CONFIGURATION_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1c4,
        0,
        1,
        soc_EPNI_REMARK_PROFILE_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_SBUS_BROADCAST_IDr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x86,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_SBUS_BROADCAST_ID_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_CGM_SBUS_BROADCAST_ID_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_SBUS_LAST_IN_CHAINr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x87,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_CGM_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_SBUS_LAST_IN_CHAIN_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CFC_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_STATISTICS_REPORTING_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x15f,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_EPNI_STATISTICS_REPORTING_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_STATISTICS_REPORTING_CONFIGURATION_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x1a7,
        0,
        3,
        soc_EPNI_STATISTICS_REPORTING_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_SYSTEM_HEADERS_FORMAT_CODEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10c,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_FORMAT_CODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x138,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_EGQ_SYSTEM_HEADERS_FORMAT_CODE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_SYSTEM_HEADERS_VALUE_1_OFFSETr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x108,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_SYSTEM_HEADERS_VALUE_1_OFFSET_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x134,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_1_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_SYSTEM_HEADERS_VALUE_2_OFFSETr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10a,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_SYSTEM_HEADERS_VALUE_2_OFFSET_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x136,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EGQ_SYSTEM_HEADERS_VALUE_2_OFFSET_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_TDM_EN_CRC_PER_PORTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xe2,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_TDM_EN_CRC_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_TDM_EPE_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xe1,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_TDM_EPE_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_TDM_EPE_CONFIGURATION_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x111,
        0,
        4,
        soc_EPNI_TDM_EPE_CONFIGURATION_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_TERMINATE_HEADERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_TERMINATE_HEADERr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_TERMINATE_HEADER_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x164,
        0,
        1,
        soc_EPNI_TERMINATE_HEADER_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_TPID_PROFILESr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf4,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_EPNI_TPID_PROFILESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001dff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_TPID_PROFILES_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x120,
        0,
        4,
        soc_EPNI_TPID_PROFILES_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001dff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_TRAP_TRAFFIC_SHAPER_CONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x10f,
        0,
        2,
        soc_EPNI_TRAP_TRAFFIC_SHAPER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EPNI_TRILLCONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a8c,
        0,
        2,
        soc_EPNI_TRILLCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_TRILL_CONFIGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0xf5,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        5,
        soc_EPNI_TRILL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x007fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_TRILL_CONFIG_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_EPNI_TRILL_CONFIG_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x01ffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_EPNI_TTL_DECREMENT_ENABLEr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x129,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_EPNI_TTL_DECREMENT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_TTL_DECREMENT_ENABLE_BCM88670_A0r */
        soc_block_list[57],
        soc_genreg,
        1,
        0x156,
        0,
        1,
        soc_EPNI_TTL_DECREMENT_ENABLE_BCM88670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_EPNI_USE_PROTECTION_AS_DATA_PER_BANKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x20f,
        0,
        1,
        soc_EPNI_USE_PROTECTION_AS_DATA_PER_BANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EP_BISRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081f,
        SOC_REG_FLAG_RO,
        2,
        soc_EP_BISRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EP_BISR_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080825,
        SOC_REG_FLAG_RO,
        2,
        soc_EP_BISRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EP_BISR_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080834,
        SOC_REG_FLAG_RO,
        2,
        soc_EP_BISRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EP_BISR_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08084e,
        SOC_REG_FLAG_RO,
        2,
        soc_EP_BISRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_BUFFER_WATER_MARKr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80031,
        0,
        2,
        soc_EP_BUFFER_WATER_MARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_CLASS_RESOLUTION_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_CM_BUFFER_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80037,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80000,
        0,
        7,
        soc_EP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007e, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EP_DATAPATH_INTR_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080843,
        0,
        1,
        soc_EP_DATAPATH_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_DEBUGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8004b,
        0,
        1,
        soc_EP_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_DEST_PORT_MAP_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_DROP_STICKYr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8002e,
        0,
        1,
        soc_EP_DROP_STICKYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_ECC_DEBUGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80032,
        0,
        14,
        soc_EP_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00001555, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_ECC_ERRORr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80033,
        0,
        14,
        soc_EP_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_ECC_ERROR_MASKr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80034,
        0,
        14,
        soc_EP_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_EDB_MISC_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e012300,
        0,
        1,
        soc_EP_EDB_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_ERROR_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8002d,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_ERROR_PKT_XMTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8002b,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_FLUSH_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8002c,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE0_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE0_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80001,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE0_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE0_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8000f,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE0_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE0_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80008,
        0,
        2,
        soc_EP_INTERFACE0_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000107, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE1_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE1_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80002,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE1_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE1_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80010,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE1_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE1_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80009,
        0,
        2,
        soc_EP_INTERFACE1_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE2_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE2_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80003,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE2_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE2_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80011,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE2_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE2_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8000a,
        0,
        2,
        soc_EP_INTERFACE1_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE3_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE3_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80004,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE3_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE3_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80012,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE3_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE3_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8000b,
        0,
        2,
        soc_EP_INTERFACE1_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE4_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE4_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80005,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE4_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE4_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80013,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE4_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE4_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8000c,
        0,
        2,
        soc_EP_INTERFACE1_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE5_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80029,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE5_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80006,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE5_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE5_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80014,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE5_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE5_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8000d,
        0,
        2,
        soc_EP_INTERFACE5_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000010f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE6_AGED_DROPr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8002a,
        0,
        1,
        soc_EP_ERROR_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE6_CONFIGr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80007,
        0,
        10,
        soc_EP_INTERFACE0_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE6_PKT_XMT_BYTEr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80023,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE6_PKT_XMT_CTRLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80015,
        0,
        8,
        soc_EP_INTERFACE0_PKT_XMT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE6_PKT_XMT_PKTr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_EP_INTERFACE0_PKT_XMT_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_INTERFACE6_REQUEST_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8000e,
        0,
        2,
        soc_EP_INTERFACE5_REQUEST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000010f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EP_INTR0_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080841,
        0,
        31,
        soc_EP_INTR0_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EP_INTR0_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc08083f,
        SOC_REG_FLAG_RO,
        31,
        soc_EP_INTR0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EP_INTR1_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080842,
        0,
        3,
        soc_EP_INTR1_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EP_INTR1_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xc080840,
        SOC_REG_FLAG_RO,
        3,
        soc_EP_INTR1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EP_INTR_ENABLEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd08081a,
        0,
        11,
        soc_EP_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EP_INTR_ENABLE_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080824,
        0,
        23,
        soc_EP_INTR_ENABLE_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EP_INTR_ENABLE_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080833,
        0,
        23,
        soc_EP_INTR_ENABLE_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EP_INTR_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080819,
        SOC_REG_FLAG_RO,
        11,
        soc_EP_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EP_INTR_STATUS_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080823,
        SOC_REG_FLAG_RO,
        23,
        soc_EP_INTR_STATUS_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EP_INTR_STATUS_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xd080832,
        SOC_REG_FLAG_RO,
        23,
        soc_EP_INTR_STATUS_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_MEM_DEBUG0r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8004a,
        0,
        4,
        soc_EP_MEM_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EP_NUM_NORM_CELLS_RECVDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080716,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011a00,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EP_NUM_NORM_PKTS_DROPPEDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa08071d,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_NUM_NORM_PKTS_DROPPED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e012100,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EP_NUM_NORM_PKTS_RECVDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080717,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_NUM_NORM_PKTS_RECVD_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011b00,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EP_NUM_UNMOD_CELLS_RECVDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080718,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_NUM_UNMOD_CELLS_RECVD_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011c00,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EP_NUM_UNMOD_PKTS_DROPPEDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xa08071e,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_NUM_UNMOD_PKTS_DROPPED_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2e012200,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EP_NUM_UNMOD_PKTS_RECVDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x1080719,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EP_NUM_UNMOD_PKTS_RECVD_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x6011d00,
        0,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_OI2QB_MAP_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_EP_OI2QB_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EP_PARITY_INTR_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080c06,
        SOC_REG_FLAG_RO,
        6,
        soc_EP_PARITY_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_REQP_BUFFER_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_STATS_CTRL_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_EP_STATS_CTRL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_CONTROLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8003c,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_COUNTERr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_EB_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_MASK0r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_MASK1r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80041,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_MASK2r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80043,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_MASK3r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80045,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_MASK4r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80047,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE1r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE2r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80042,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE3r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80044,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE4r */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80046,
        0,
        1,
        soc_EB_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80048,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_TRACE_IF_STATUS_MASKr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80049,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_XMT_FIFO_FULLr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x8002f,
        0,
        1,
        soc_EP_XMT_FIFO_FULLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_XMT_FIFO_FULL_MASKr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80030,
        0,
        1,
        soc_EP_XMT_FIFO_FULL_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_EP_XP_BUFFER_ECC_STATUSr */
        soc_block_list[17],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERBFIFO_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080013,
        SOC_REG_FLAG_RO,
        5,
        soc_IL3MC_ERBFIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERB_CTLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080014,
        0,
        2,
        soc_ERB_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERB_INTR_CLEARr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080012,
        0,
        1,
        soc_ERB_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERB_INTR_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080011,
        0,
        1,
        soc_ERB_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERB_INTR_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080010,
        0,
        5,
        soc_ERB_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERB_IPCF_PTR_MISMATCH_INFOr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x9080015,
        0,
        3,
        soc_IL3MC_IPCF_PTR_MISMATCH_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERPPDEBUGCONFIGURATIONr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58b6,
        0,
        2,
        soc_ERPPDEBUGCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000077, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERPPDISCARDINTREGr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5801,
        0,
        18,
        soc_ERPPDISCARDINTREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERPPDISCARDINTREGMASKr */
        soc_block_list[46],
        soc_genreg,
        1,
        0x5811,
        0,
        1,
        soc_ERPPDISCARDINTREGMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERP_CONFIGr */
        soc_block_list[48],
        soc_genreg,
        1,
        0x4398,
        0,
        3,
        soc_ERP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x77f3ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRINTERRUPTMASKREGISTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5203,
        0,
        12,
        soc_ERRINTERRUPTMASKREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRINTERRUPTREGISTERr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x5201,
        0,
        12,
        soc_ERRINTERRUPTREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRISMAXREPLICATIONMCIDr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b0c,
        SOC_REG_FLAG_RO,
        1,
        soc_ERRISMAXREPLICATIONMCIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRMAXREPLICATIONMCIDr */
        soc_block_list[51],
        soc_genreg,
        1,
        0x2b0b,
        SOC_REG_FLAG_RO,
        1,
        soc_ERRMAXREPLICATIONMCIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTER2_0r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2ec2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTER2_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTER2_1r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2ec4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTER2_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTERCNTr */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2ebb,
        0,
        2,
        soc_ERRORFILTERCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTERMASK2_0r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2ec6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTERMASK2_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTERMASK2_1r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2ec8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTERMASK2_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTERMASKENr */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2eba,
        0,
        1,
        soc_ERRORFILTERMASKENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTERMASK_0r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2eb6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTERMASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTERMASK_1r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2eb8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTERMASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTER_0r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2eb2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ERRORFILTER_1r */
        soc_block_list[40],
        soc_genreg,
        1,
        0x2eb4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_ERRORFILTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080018,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000500,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000500,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080018,
        0,
        4,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08060f,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000f00,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000900,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ERR_PKT_CNTr */
        soc_block_list[102],
        soc_portreg,
        1,
        0xb,
        0,
        1,
        soc_ERR_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_ERB_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e09,
        0,
        2,
        soc_ES01C_ERB_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_EXTFP_POLICY_DED_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e0c,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_EXTFP_POLICY_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e0b,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_FP0RSPFIFO_RS_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e05,
        0,
        4,
        soc_ETU_LUREQFIFO_RS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_FP0RSPFIFO_RS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e06,
        SOC_REG_FLAG_RO,
        5,
        soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_FP1RSPFIFO_RS_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e07,
        0,
        4,
        soc_ETU_LUREQFIFO_RS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_FP1RSPFIFO_RS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e08,
        SOC_REG_FLAG_RO,
        5,
        soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_FPCREQFIFO_WS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e0a,
        SOC_REG_FLAG_RO,
        4,
        soc_IL3MC_FPCREQFIFO_WS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_INTR_CLEARr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e02,
        0,
        1,
        soc_ES01C_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_INTR_ENABLEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e01,
        0,
        1,
        soc_ES01C_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_INTR_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e00,
        0,
        8,
        soc_ES01C_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_L2L3RSPFIFO_RS_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e03,
        0,
        5,
        soc_IL3MC_L2L3RSPFIFO_RS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01C_L2L3RSPFIFO_RS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80e04,
        SOC_REG_FLAG_RO,
        5,
        soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADFPCNTR_DED_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c14,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADFPCNTR_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c13,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL2DST_DED_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c0e,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL2DST_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c0d,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL2SRC_DED_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c10,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL2SRC_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c0f,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL3DST_DED_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c0a,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL3DST_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c09,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL3SRC_DED_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c0c,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADL3SRC_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c0b,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADREQ0FIFO_RS_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c01,
        0,
        3,
        soc_ES01_ADREQ0FIFO_RS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00006450, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADREQ0FIFO_RS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c02,
        SOC_REG_FLAG_RO,
        5,
        soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADREQ1FIFO_RS_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c03,
        0,
        3,
        soc_ES01_ADREQ0FIFO_RS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00006450, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_ADREQ1FIFO_RS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c04,
        SOC_REG_FLAG_RO,
        5,
        soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_BYT_CNT_WRAP_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c11,
        0,
        2,
        soc_ES01_ADFPCNTR_DED_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ES01_INTR_CLEARr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c08,
        0,
        1,
        soc_ES01_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_INTR_CLEAR_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c08,
        0,
        1,
        soc_ES01_INTR_CLEAR_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ES01_INTR_ENABLEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c07,
        0,
        1,
        soc_ES01_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_INTR_ENABLE_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c07,
        0,
        1,
        soc_ES01_INTR_ENABLE_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ES01_INTR_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c06,
        0,
        22,
        soc_ES01_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_INTR_STATUS_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c06,
        0,
        23,
        soc_ES01_INTR_STATUS_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_MISC_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c00,
        0,
        8,
        soc_ES01_MISC_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_MISC_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c05,
        SOC_REG_FLAG_RO,
        4,
        soc_ES01_MISC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES01_PKT_CNT_WRAP_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80c12,
        0,
        2,
        soc_ES01_PKT_CNT_WRAP_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    { /* SOC_REG_INT_ES0_DDR36_CONFIG_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80800,
        0,
        22,
        soc_ES0_DDR36_CONFIG_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x0044408d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DDR36_CONFIG_REG1_IS_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80800,
        0,
        22,
        soc_ES0_DDR36_CONFIG_REG1_IS_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x0044408d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    { /* SOC_REG_INT_ES0_DDR36_CONFIG_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80801,
        0,
        15,
        soc_ES0_DDR36_CONFIG_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DDR36_CONFIG_REG2_IS_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80801,
        0,
        12,
        soc_ES0_DDR36_CONFIG_REG2_IS_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DDR36_CONFIG_REG3_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80802,
        0,
        14,
        soc_ES0_DDR36_CONFIG_REG3_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DDR36_STATUS_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80803,
        SOC_REG_FLAG_RO,
        8,
        soc_ES0_DDR36_STATUS_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DDR36_STATUS_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80804,
        SOC_REG_FLAG_RO,
        14,
        soc_ES0_DDR36_STATUS_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_ATE_STS0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80806,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_ATE_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_ATE_STS1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80807,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_ATE_STS1r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_ATE_STS2r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80808,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_ATE_STS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_ATE_STS3r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80809,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_ATE_STS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_ATE_STS4r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8080a,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_ATE_STS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_ATE_TMODEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80805,
        0,
        8,
        soc_ES0_DTU_ATE_TMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_ADR0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80814,
        0,
        1,
        soc_ES0_DTU_LTE_ADR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_ADR1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80815,
        0,
        1,
        soc_ES0_DTU_LTE_ADR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D0F_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8080e,
        0,
        1,
        soc_ES0_DTU_LTE_D0F_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D0F_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8080f,
        0,
        1,
        soc_ES0_DTU_LTE_D0F_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D0R_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8080c,
        0,
        1,
        soc_ES0_DTU_LTE_D0R_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D0R_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8080d,
        0,
        1,
        soc_ES0_DTU_LTE_D0R_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D1F_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80812,
        0,
        1,
        soc_ES0_DTU_LTE_D1F_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D1F_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80813,
        0,
        1,
        soc_ES0_DTU_LTE_D1F_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D1R_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80810,
        0,
        1,
        soc_ES0_DTU_LTE_D1R_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_D1R_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80811,
        0,
        1,
        soc_ES0_DTU_LTE_D1R_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_STS_DONEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80818,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_LTE_STS_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0f0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_STS_ERR_ADRr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80819,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_ADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DF_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8081c,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DF_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8081d,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DR_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8081a,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DR_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8081b,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_TMODE0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80816,
        0,
        10,
        soc_ES0_DTU_LTE_TMODE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_TMODE1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80817,
        0,
        6,
        soc_ES0_DTU_LTE_TMODE1r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_LTE_TMODE0_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80816,
        0,
        10,
        soc_ES0_DTU_LTE_TMODE0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_DTU_MODEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8080b,
        0,
        2,
        soc_ES0_DTU_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_MCU_ENr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8081f,
        0,
        1,
        soc_ES0_MCU_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_MCU_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80820,
        SOC_REG_FLAG_RO,
        6,
        soc_ES0_MCU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000337, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES0_SRAM_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8081e,
        0,
        5,
        soc_ES0_SRAM_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00005040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    { /* SOC_REG_INT_ES1_DDR36_CONFIG_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a00,
        0,
        22,
        soc_ES0_DDR36_CONFIG_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x0044408d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DDR36_CONFIG_REG1_IS_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a00,
        0,
        22,
        soc_ES0_DDR36_CONFIG_REG1_IS_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x0044408d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    { /* SOC_REG_INT_ES1_DDR36_CONFIG_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a01,
        0,
        16,
        soc_ES1_DDR36_CONFIG_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DDR36_CONFIG_REG2_IS_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a01,
        0,
        13,
        soc_ES1_DDR36_CONFIG_REG2_IS_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DDR36_CONFIG_REG3_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a02,
        0,
        14,
        soc_ES0_DDR36_CONFIG_REG3_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DDR36_STATUS_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a03,
        SOC_REG_FLAG_RO,
        8,
        soc_ES0_DDR36_STATUS_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DDR36_STATUS_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a04,
        SOC_REG_FLAG_RO,
        14,
        soc_ES0_DDR36_STATUS_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_ATE_STS0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a06,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_ATE_STS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_ATE_STS1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a07,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_ATE_STS1r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_ATE_STS2r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a08,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_ATE_STS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_ATE_STS3r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a09,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_ATE_STS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_ATE_STS4r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a0a,
        SOC_REG_FLAG_RO,
        1,
        soc_ES1_DTU_ATE_STS4r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_ATE_TMODEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a05,
        0,
        8,
        soc_ES1_DTU_ATE_TMODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_ADR0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a14,
        0,
        1,
        soc_ES0_DTU_LTE_ADR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_ADR1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a15,
        0,
        1,
        soc_ES0_DTU_LTE_ADR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D0F_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a0e,
        0,
        1,
        soc_ES0_DTU_LTE_D0F_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D0F_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a0f,
        0,
        1,
        soc_ES0_DTU_LTE_D0F_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D0R_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a0c,
        0,
        1,
        soc_ES0_DTU_LTE_D0R_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D0R_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a0d,
        0,
        1,
        soc_ES0_DTU_LTE_D0R_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D1F_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a12,
        0,
        1,
        soc_ES0_DTU_LTE_D1F_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D1F_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a13,
        0,
        1,
        soc_ES0_DTU_LTE_D1F_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D1R_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a10,
        0,
        1,
        soc_ES0_DTU_LTE_D1R_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_D1R_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a11,
        0,
        1,
        soc_ES0_DTU_LTE_D1R_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_STS_DONEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a18,
        SOC_REG_FLAG_RO,
        3,
        soc_ES0_DTU_LTE_STS_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff0f0001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_STS_ERR_ADRr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a19,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_ADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DF_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a1c,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DF_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DF_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a1d,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DF_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DR_0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a1a,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DR_1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a1b,
        SOC_REG_FLAG_RO,
        1,
        soc_ES0_DTU_LTE_STS_ERR_DR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_TMODE0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a16,
        0,
        10,
        soc_ES0_DTU_LTE_TMODE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_TMODE1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a17,
        0,
        6,
        soc_ES0_DTU_LTE_TMODE1r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_LTE_TMODE0_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a16,
        0,
        10,
        soc_ES0_DTU_LTE_TMODE0_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_DTU_MODEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a0b,
        0,
        2,
        soc_ES0_DTU_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_MCU_ENr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a1f,
        0,
        1,
        soc_ES0_MCU_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_MCU_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a20,
        SOC_REG_FLAG_RO,
        6,
        soc_ES0_MCU_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000337, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ES1_SRAM_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80a1e,
        0,
        5,
        soc_ES0_SRAM_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00005040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_ESA0r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_ESA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_ESA1r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x211,
        0,
        1,
        soc_ESA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_ESA2r */
        soc_block_list[3],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_ESA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ESA0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_ESA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ESA1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x211,
        0,
        1,
        soc_ESA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ESA2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_ESA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_ESCONFIGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000000,
        0,
        2,
        soc_ESCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ESCONFIG_BCM56624_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000000,
        0,
        2,
        soc_ESCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        4,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ESCONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000000,
        0,
        1,
        soc_ESCONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESCONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000000,
        0,
        2,
        soc_ESCONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_DEBUGFF_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80022,
        0,
        1,
        soc_ESEC_DEBUGFF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_DEBUG_1r */
        soc_block_list[102],
        soc_portreg,
        1,
        0xd,
        SOC_REG_FLAG_RO,
        1,
        soc_ESEC_DEBUG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_DEBUG_CTRLr */
        soc_block_list[102],
        soc_portreg,
        1,
        0xc,
        0,
        1,
        soc_ESEC_DEBUG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_DEBUG_GLOBAL_1r */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8000e,
        SOC_REG_FLAG_RO,
        1,
        soc_ESEC_DEBUG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_DEBUG_GLOBAL_2r */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8000f,
        SOC_REG_FLAG_RO,
        1,
        soc_ESEC_DEBUG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_ECC_DEBUGr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80014,
        0,
        21,
        soc_ESEC_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x008fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_ECC_ERRORr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80015,
        0,
        24,
        soc_ESEC_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_ECC_ERROR_MASKr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80016,
        0,
        24,
        soc_ESEC_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_FIPS_INDIRECT_ACCESSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80010,
        0,
        3,
        soc_ESEC_FIPS_INDIRECT_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_FIPS_INDIRECT_ADDRr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80011,
        0,
        2,
        soc_ESEC_FIPS_INDIRECT_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_FIPS_INDIRECT_RD_DATAr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_ESEC_FIPS_INDIRECT_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_FIPS_INDIRECT_WR_DATAr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_ESEC_FIPS_INDIRECT_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_GLOBAL_CTRLr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80001,
        0,
        7,
        soc_ESEC_GLOBAL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_GLOBAL_PRE_SCALEr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_ESEC_GLOBAL_PRE_SCALEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_GLOBAL_TICK_TIMEr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80003,
        0,
        2,
        soc_ESEC_GLOBAL_TICK_TIMEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_GLOBAL_TIMERr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_ESEC_GLOBAL_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_HEADER_CAPTURE_CTRLr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80023,
        0,
        6,
        soc_ESEC_HEADER_CAPTURE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_LKUPFF_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80020,
        0,
        1,
        soc_ESEC_LKUPFF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_MASTER_CTRLr */
        soc_block_list[102],
        soc_portreg,
        1,
        0,
        0,
        11,
        soc_ESEC_MASTER_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003ff1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_MIB1_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_ESEC_MIB1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_MIB2_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_ESEC_MIB2_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_MIB3_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_ESEC_DEBUGFF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_MIB4_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_ESEC_MIB1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_MIB5_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_ESEC_MIB1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_PDCFF_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_ESEC_LKUPFF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_PN_THDr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x9,
        0,
        1,
        soc_ESEC_PN_THDr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SADB_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_ESEC_SADB_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SAKEY_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_ESEC_SADB_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SA_EXPIRY_INTr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x5,
        0,
        32,
        soc_ESEC_SA_EXPIRY_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SA_EXPIRY_INT_MASKr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x6,
        0,
        32,
        soc_ESEC_SA_EXPIRY_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SA_TABLE_DEBUGr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80026,
        0,
        1,
        soc_ESEC_SA_TABLE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SCDB_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_ESEC_MIB1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SOFT_SA_EXPIRY_INTr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x7,
        0,
        32,
        soc_ESEC_SOFT_SA_EXPIRY_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_SOFT_SA_EXPIRY_INT_MASKr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x8,
        0,
        32,
        soc_ESEC_SOFT_SA_EXPIRY_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_XLCFF_ECC_STATUSr */
        soc_block_list[102],
        soc_genreg,
        1,
        0x80021,
        0,
        1,
        soc_ESEC_LKUPFF_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_XMIT_CREDIT_EMPTY_INTr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x24,
        0,
        1,
        soc_ESEC_XMIT_CREDIT_EMPTY_INTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ESEC_XMIT_CREDIT_EMPTY_INT_MASKr */
        soc_block_list[102],
        soc_portreg,
        1,
        0x25,
        0,
        1,
        soc_ESEC_XMIT_CREDIT_EMPTY_INT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMCAMENTRIESCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b22,
        SOC_REG_FLAG_RO,
        1,
        soc_ESEMCAMENTRIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMDIAGNOSTICSr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b15,
        0,
        3,
        soc_ESEMDIAGNOSTICSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMDIAGNOSTICSINDEXr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b16,
        0,
        1,
        soc_ESEMDIAGNOSTICSINDEXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMDIAGNOSTICSKEYr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b17,
        0,
        1,
        soc_ESEMDIAGNOSTICSKEYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMDIAGNOSTICSLOOKUPRESULTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b18,
        SOC_REG_FLAG_RO,
        3,
        soc_ESEMDIAGNOSTICSLOOKUPRESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMDIAGNOSTICSREADRESULTr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b19,
        SOC_REG_FLAG_RO,
        2,
        soc_ESEMDIAGNOSTICSREADRESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMEMCDEFRAGCONFIGURATIONREGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b1a,
        0,
        3,
        soc_ESEMEMCDEFRAGCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff11, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMENTRIESCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b21,
        SOC_REG_FLAG_RO,
        1,
        soc_ESEMENTRIESCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMERRORCAMTABLEFULLCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b1f,
        0,
        2,
        soc_ESEMERRORCAMTABLEFULLCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMERRORDELETEUNKNOWNKEYCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b1d,
        0,
        2,
        soc_ESEMERRORDELETEUNKNOWNKEYCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMERRORREACHEDMAXENTRYLIMITCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b1e,
        0,
        2,
        soc_ESEMERRORREACHEDMAXENTRYLIMITCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMINTREGr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a02,
        0,
        7,
        soc_ESEMINTREGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMINTREGMASKr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3a12,
        0,
        1,
        soc_ESEMINTREGMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMKEYTABLEENTRYLIMITr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b12,
        0,
        1,
        soc_ESEMKEYTABLEENTRYLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMLASTLOOKUPr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b01,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_ESEMLASTLOOKUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMLOOKUPARBITERLOOKUPCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b00,
        0,
        2,
        soc_ESEMLOOKUPARBITERLOOKUPCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMMANAGEMENTUNITCONFIGURATIONREGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b10,
        0,
        2,
        soc_ESEMMANAGEMENTUNITCONFIGURATIONREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000011, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMMANAGEMENTUNITFAILUREr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b13,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_ESEMMANAGEMENTUNITFAILUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMREQUESTSCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b1b,
        0,
        2,
        soc_ESEMREQUESTSCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMRESETSTATUSREGISTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b0a,
        SOC_REG_FLAG_RO,
        1,
        soc_ESEMRESETSTATUSREGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ESEMWARNINGINSERTEDEXISTINGCOUNTERr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3b20,
        0,
        2,
        soc_ESEMWARNINGINSERTEDEXISTINGCOUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_ADM_CTRL_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012100,
        SOC_REG_FLAG_RO,
        4,
        soc_ESMIF_ADM_CTRL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_CNP_SEARCH_REQ_COUNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011900,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_CUR_PENDING_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011b00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_CUR_PENDING_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011c00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_CUR_PENDING_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011d00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_DROP_COUNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011a00,
        0,
        1,
        soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_INIT_CONFIGr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009000,
        0,
        6,
        soc_ESMIF_INIT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_MAX_PENDING_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011e00,
        SOC_REG_FLAG_RO,
        1,
        soc_ESMIF_MAX_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_MAX_PENDING_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011f00,
        SOC_REG_FLAG_RO,
        1,
        soc_ESMIF_MAX_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_MAX_PENDING_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012000,
        SOC_REG_FLAG_RO,
        1,
        soc_ESMIF_MAX_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESMIF_MULTI_ECC_PARITY_ERROR_LOGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012200,
        0,
        27,
        soc_ESMIF_MULTI_ECC_PARITY_ERROR_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_CTRL_FIFO_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011200,
        SOC_REG_FLAG_RO,
        4,
        soc_ESM_ADM_CTRL_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_ALL_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000900,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_ALL_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000a00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_ALL_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000b00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_ALL_RESET_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000c00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_ALL_RESET_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000d00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_ALL_RESET_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000e00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_OPT_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000300,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_OPT_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000400,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_OPT_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000500,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_OPT_RESET_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000600,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_OPT_RESET_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000700,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ADM_THR_DROP_OPT_RESET_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000800,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ESM_AGE_CNTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_ESM_AGE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ESM_AGE_CNT_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_ESM_AGE_CNT_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_AXP_THR_XOFF_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000f00,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_AXP_THR_XOFF_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001000,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_AXP_THR_XOFF_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001100,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_AXP_THR_XOFF_RESET_COST0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001200,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_AXP_THR_XOFF_RESET_COST1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001300,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_AXP_THR_XOFF_RESET_COST2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001400,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_CONTAINER_SELECTr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000200,
        0,
        5,
        soc_ESM_CONTAINER_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ESM_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80000,
        0,
        12,
        soc_ESM_CTLr_fields,
        SOC_RESET_VAL_DEC(0x000001d8, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_REG_INT_ESM_CTL_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80000,
        0,
        12,
        soc_ESM_CTL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_CTL_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80000,
        0,
        12,
        soc_ESM_CTL_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_ERR_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80007,
        0,
        11,
        soc_ESM_ERR_CTLr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_HWTL_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012300,
        0,
        5,
        soc_ESM_ET_HWTL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_HWTL_EVENT_ERR_INFOr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012700,
        0,
        2,
        soc_ESM_ET_HWTL_EVENT_ERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_HWTL_MM_INFOr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012600,
        0,
        7,
        soc_ESM_ET_HWTL_MM_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_HWTL_STATUS_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012400,
        0,
        3,
        soc_ESM_ET_HWTL_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_HWTL_STATUS_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26012500,
        0,
        5,
        soc_ESM_ET_HWTL_STATUS_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_RSP_CBA_MM_INFOr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011800,
        0,
        2,
        soc_ESM_ET_RSP_CBA_MM_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_ET_RSP_FIFO_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011100,
        SOC_REG_FLAG_RO,
        4,
        soc_ESM_ADM_CTRL_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_EVENT_ERR_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011600,
        0,
        20,
        soc_ESM_EVENT_ERR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_EVENT_ERR_STATUS_INTR_ENABLEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011700,
        0,
        20,
        soc_ESM_EVENT_ERR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_EXT_HITBIT_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001600,
        0,
        4,
        soc_ESM_EXT_HITBIT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_FIFO_MAX_COUNTSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011000,
        SOC_REG_FLAG_RO,
        2,
        soc_ESM_FIFO_MAX_COUNTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ESM_KEYGEN_CTLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x7080020,
        0,
        14,
        soc_ESM_KEYGEN_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_L2_AGE_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80002,
        0,
        3,
        soc_ESM_L2_AGE_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_L2_AGE_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80003,
        0,
        4,
        soc_ESM_L2_AGE_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MAX_LATENCY_RECORDEDr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26011300,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_MAX_LATENCY_RECORDEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MEMORY_DBGCTRL_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010500,
        0,
        4,
        soc_ESM_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MEMORY_DBGCTRL_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010600,
        0,
        4,
        soc_ESM_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MEMORY_DBGCTRL_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010700,
        0,
        1,
        soc_ESM_MEMORY_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MEMORY_DBGCTRL_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010800,
        0,
        3,
        soc_ESM_MEMORY_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MEMORY_DBGCTRL_4r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010900,
        0,
        1,
        soc_ESM_MEMORY_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_MISC_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010f00,
        0,
        6,
        soc_ESM_MISC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_MISC_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80012,
        SOC_REG_FLAG_RO,
        6,
        soc_ESM_MISC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xc00000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ESM_MODE_PER_PORTr */
        soc_block_list[6],
        soc_portreg,
        1,
        0x7000021,
        0,
        14,
        soc_ESM_MODE_PER_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_OPT_REQ_INTERVALr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26001500,
        0,
        1,
        soc_ESMIF_CUR_PENDING_COST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ESM_PER_PORT_AGE_CONTROLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80004,
        0,
        9,
        soc_ESM_PER_PORT_AGE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x5fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_PER_PORT_AGE_CONTROL_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80004,
        0,
        9,
        soc_ESM_PER_PORT_AGE_CONTROL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x5fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_PER_PORT_REPL_CONTROLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80005,
        0,
        9,
        soc_ESM_PER_PORT_REPL_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010300,
        0,
        4,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_PKT_TYPE_ID_CAM_BIST_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010100,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010400,
        0,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010200,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_PKT_TYPE_ID_CAM_DBGCTRLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010000,
        0,
        3,
        soc_ESM_PKT_TYPE_ID_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ESM_PPA_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80006,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PPA_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_REQUEST_LANE_MAPr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010e00,
        0,
        5,
        soc_ESM_REQUEST_LANE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000368, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_REUSE_COUNTER_0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010a00,
        0,
        1,
        soc_ESM_REUSE_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_REUSE_COUNTER_1r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010b00,
        0,
        1,
        soc_ESM_REUSE_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_REUSE_COUNTER_2r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010c00,
        0,
        1,
        soc_ESM_REUSE_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_REUSE_COUNTER_3r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26010d00,
        0,
        1,
        soc_ESM_REUSE_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ESM_SEARCH_PROFILE_BASEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x26000100,
        0,
        6,
        soc_ESM_SEARCH_PROFILE_BASEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ESTDMCONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080004,
        0,
        3,
        soc_ESTDMCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000c, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ESTDMCONFIG_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080004,
        0,
        5,
        soc_ESTDMCONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_ES_BYPASSMMUr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080050,
        0,
        1,
        soc_DEQ_BYPASSMMUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_CONFIGr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80000,
        0,
        9,
        soc_ES_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001fe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_ES_CPU_SCHEDULERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080081,
        0,
        1,
        soc_ES_CPU_SCHEDULERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_DEBUG3r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_ES_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_DEBUG4r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_ES_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_DEBUG0r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x8000f,
        0,
        11,
        soc_ES_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_DEBUG1r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80010,
        0,
        11,
        soc_ES_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_ERRORr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80002,
        0,
        22,
        soc_ES_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_ERROR_MASKr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80003,
        0,
        22,
        soc_ES_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS0r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS1r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS2r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS3r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS4r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS5r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS6r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS7r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS8r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS9r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_ES_ECC_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_ECC_STATUS10r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_ES_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ES_ERRORr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080135,
        0,
        6,
        soc_ES_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ES_ERROR_INFOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080136,
        SOC_REG_FLAG_RO,
        6,
        soc_ES_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ES_ERROR_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080137,
        0,
        6,
        soc_ES_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_LLS_SOFT_RESETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000000,
        0,
        1,
        soc_LLS_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_LL_FC_CONFIGr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80001,
        0,
        16,
        soc_ES_LL_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x1555c800, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ES_LL_FC_CONFIG_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x15080210,
        0,
        11,
        soc_ES_LL_FC_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0002a800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_ASF_CREDIT_THRESH_HIr */
        soc_block_list[5],
        soc_genreg,
        53,
        0xbe006b00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_ASF_CREDIT_THRESH_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_ASF_CREDIT_THRESH_LOr */
        soc_block_list[5],
        soc_genreg,
        53,
        0xbe003500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_ASF_CREDIT_THRESH_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_CONFIG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000100,
        0,
        3,
        soc_ES_PIPE0_LLS_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_CONFIG_SP_MIN_PRIORITYr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000500,
        0,
        3,
        soc_LLS_CONFIG_SP_MIN_PRIORITY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000800,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000900,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000a00,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000700,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000f00,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001000,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_FORCE_CPU_COSMASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_INJECT_ACTIVATIONr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000c00,
        0,
        4,
        soc_ES_PIPE0_LLS_DEBUG_INJECT_ACTIVATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_P_WERR_MAX_SC_RESETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000b00,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_P_WERR_MAX_SC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_DEBUG_SPECIALr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000e00,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_SPECIALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_EN_COR_ERR_RPT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62003000,
        0,
        17,
        soc_ES_PIPE0_LLS_EN_COR_ERR_RPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff4f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_EN_COR_ERR_RPT_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62003100,
        0,
        21,
        soc_ES_PIPE0_LLS_EN_COR_ERR_RPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_ERROR_VIOLATE_1IN11_TDMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000d00,
        0,
        1,
        soc_ES_PIPE0_LLS_ERROR_VIOLATE_1IN11_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_FC_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000400,
        0,
        5,
        soc_ES_PIPE0_LLS_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_FIXED_DEQ_LENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000600,
        0,
        1,
        soc_LLS_FIXED_DEQ_LENr_fields,
        SOC_RESET_VAL_DEC(0x000000be, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001600,
        0,
        1,
        soc_LLS_MEM_L0_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001700,
        0,
        1,
        soc_LLS_MEM_L0_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001800,
        0,
        1,
        soc_LLS_MEM_L0_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001900,
        0,
        1,
        soc_LLS_MEM_L0_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001a00,
        0,
        1,
        soc_LLS_MEM_L0_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001b00,
        0,
        1,
        soc_LLS_MEM_L0_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001c00,
        0,
        3,
        soc_LLS_MEM_L0_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001d00,
        0,
        1,
        soc_LLS_MEM_L0_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001e00,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L0_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L0_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001f00,
        0,
        1,
        soc_LLS_MEM_L0_TM_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002000,
        0,
        1,
        soc_LLS_MEM_L1_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002100,
        0,
        1,
        soc_LLS_MEM_L1_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002200,
        0,
        1,
        soc_LLS_MEM_L1_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002300,
        0,
        1,
        soc_LLS_MEM_L1_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002400,
        0,
        1,
        soc_LLS_MEM_L1_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002500,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002600,
        0,
        3,
        soc_LLS_MEM_L1_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002700,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L1_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002800,
        0,
        1,
        soc_LLS_MEM_L1_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L1_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002900,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L2_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002a00,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L2_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L2_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002b00,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L2_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002c00,
        0,
        2,
        soc_LLS_MEM_L2_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L2_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002d00,
        0,
        1,
        soc_LLS_MEM_L2_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L2_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002e00,
        0,
        1,
        soc_LLS_MEM_L2_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_L2_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62002f00,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_PORT_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001100,
        0,
        1,
        soc_LLS_MEM_PORT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_PORT_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001200,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_PORT_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001300,
        0,
        2,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_PORT_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001400,
        0,
        2,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_MEM_PORT_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62001500,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_PKT_ACC_CONFIG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000200,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_LLS_PKT_ACC_CONFIG2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000300,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_MMU_PORT_CREDITr */
        soc_block_list[5],
        soc_genreg,
        53,
        0xbe000000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_MMU_PORT_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP0_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe040500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP0_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe044500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP1_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe041500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP1_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe045500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP2_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe042500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP2_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe046500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP3_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe043500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP3_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe047500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_OVR_SUB_GRP_CFGr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xbe040100,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0000006b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE0_TDM_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe040000,
        0,
        11,
        soc_ES_PIPE0_TDM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x001f8000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_ASF_CREDIT_THRESH_HIr */
        soc_block_list[5],
        soc_genreg,
        53,
        0xbe026b00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_ASF_CREDIT_THRESH_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_ASF_CREDIT_THRESH_LOr */
        soc_block_list[5],
        soc_genreg,
        53,
        0xbe023500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_ASF_CREDIT_THRESH_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_CONFIG0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000000,
        0,
        3,
        soc_ES_PIPE0_LLS_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_CONFIG_SP_MIN_PRIORITYr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000400,
        0,
        3,
        soc_LLS_CONFIG_SP_MIN_PRIORITY_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000700,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000800,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_L2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000900,
        0,
        1,
        soc_LLS_DEBUG_ENQ_BLOCK_ON_L2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_ENQ_BLOCK_ON_PORTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000600,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_INJECT_ACTIVATIONr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000b00,
        0,
        4,
        soc_ES_PIPE0_LLS_DEBUG_INJECT_ACTIVATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_P_WERR_MAX_SC_RESETr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000a00,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_P_WERR_MAX_SC_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_DEBUG_SPECIALr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000d00,
        0,
        1,
        soc_ES_PIPE0_LLS_DEBUG_SPECIALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_EN_COR_ERR_RPT_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62003200,
        0,
        17,
        soc_ES_PIPE0_LLS_EN_COR_ERR_RPT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fff4f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_EN_COR_ERR_RPT_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62003300,
        0,
        21,
        soc_ES_PIPE0_LLS_EN_COR_ERR_RPT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003ffffd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_ERROR_VIOLATE_1IN11_TDMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000c00,
        0,
        1,
        soc_ES_PIPE0_LLS_ERROR_VIOLATE_1IN11_TDMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_FC_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000300,
        0,
        5,
        soc_ES_PIPE1_LLS_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_FIXED_DEQ_LENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000500,
        0,
        1,
        soc_LLS_FIXED_DEQ_LENr_fields,
        SOC_RESET_VAL_DEC(0x000000be, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001300,
        0,
        1,
        soc_LLS_MEM_L0_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001400,
        0,
        1,
        soc_LLS_MEM_L0_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001500,
        0,
        1,
        soc_LLS_MEM_L0_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001600,
        0,
        1,
        soc_LLS_MEM_L0_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001700,
        0,
        1,
        soc_LLS_MEM_L0_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001800,
        0,
        1,
        soc_LLS_MEM_L0_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001900,
        0,
        3,
        soc_LLS_MEM_L0_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001a00,
        0,
        1,
        soc_LLS_MEM_L0_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001b00,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L0_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L0_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001c00,
        0,
        1,
        soc_LLS_MEM_L0_TM_9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001d00,
        0,
        1,
        soc_LLS_MEM_L1_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001e00,
        0,
        1,
        soc_LLS_MEM_L1_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001f00,
        0,
        1,
        soc_LLS_MEM_L1_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002000,
        0,
        1,
        soc_LLS_MEM_L1_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002100,
        0,
        1,
        soc_LLS_MEM_L1_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002200,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002300,
        0,
        3,
        soc_LLS_MEM_L1_TM_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002400,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L1_TM_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002500,
        0,
        1,
        soc_LLS_MEM_L1_TM_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L1_TM_9r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002600,
        0,
        1,
        soc_LLS_MEM_L1_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L2_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002700,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_L2_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L2_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002800,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L2_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002900,
        0,
        2,
        soc_LLS_MEM_L2_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L2_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002a00,
        0,
        1,
        soc_LLS_MEM_L2_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L2_TM_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002b00,
        0,
        1,
        soc_LLS_MEM_L2_TM_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_L2_TM_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63002c00,
        0,
        1,
        soc_LLS_MEM_L2_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_PORT_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000e00,
        0,
        1,
        soc_LLS_MEM_PORT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_PORT_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000f00,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_PORT_TM_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001000,
        0,
        2,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_PORT_TM_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001100,
        0,
        2,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_MEM_PORT_TM_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63001200,
        0,
        1,
        soc_ES_PIPE0_LLS_MEM_PORT_TM_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_PKT_ACC_CONFIG1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000100,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_LLS_PKT_ACC_CONFIG2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000200,
        0,
        2,
        soc_LLS_PKT_ACC_CONFIG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x007d007d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_MMU_PORT_CREDITr */
        soc_block_list[5],
        soc_genreg,
        53,
        0xbe020000,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_MMU_PORT_CREDITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP0_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe060500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP0_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe064500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP1_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe061500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP1_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe065500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP2_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe062500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP2_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe066500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP3_TBLr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe063500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP0_TBLr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP3_WTr */
        soc_block_list[5],
        soc_genreg,
        16,
        0xbe067500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ES_PIPE0_OVR_SUB_GRP0_WTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_OVR_SUB_GRP_CFGr */
        soc_block_list[5],
        soc_genreg,
        4,
        0xbe060100,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_ES_PIPE0_OVR_SUB_GRP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x0000006b, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ES_PIPE1_TDM_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xbe060000,
        0,
        11,
        soc_ES_PIPE0_TDM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x001f8000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ES_PORTGRP_WDRR_WEIGHTSr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6000132,
        0,
        1,
        soc_ES_PORTGRP_WDRR_WEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_ES_PURGEQ_PORT_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080082,
        0,
        1,
        soc_ES_PURGEQ_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ES_QUEUE_TO_PRIOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080080,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_ES_QUEUE_TO_PRIOr_fields,
        SOC_RESET_VAL_DEC(0x54983210, 0x00000076)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_QUEUE_TO_PRIO_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080080,
        0,
        7,
        soc_ES_QUEUE_TO_PRIO_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x001ac688, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_ES_QUEUE_TO_PRIO_P54r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080082,
        SOC_REG_FLAG_64_BITS,
        10,
        soc_ES_QUEUE_TO_PRIO_P54r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000098)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S2_MEMORY_CREDIT_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a0800f4,
        0,
        1,
        soc_ES_S2_MEMORY_CREDIT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S2_MEMORY_CREDIT_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a0800f5,
        0,
        1,
        soc_ES_S2_MEMORY_CREDIT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S2_MEMORY_PARITY_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a0800f0,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_ES_S2_MEMORY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S2_MEMORY_PARITY_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a0800f1,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_ES_S2_MEMORY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S2_MEMORY_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a0800f2,
        0,
        3,
        soc_ES_S2_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S2_MEMORY_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a0800f3,
        0,
        3,
        soc_ES_S2_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S3_MEMORY_CREDIT_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x19080124,
        0,
        1,
        soc_ES_S2_MEMORY_CREDIT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S3_MEMORY_CREDIT_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x19080125,
        0,
        1,
        soc_ES_S2_MEMORY_CREDIT_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S3_MEMORY_PARITY_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x19080120,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_ES_S3_MEMORY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S3_MEMORY_PARITY_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x19080121,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_ES_S3_MEMORY_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000fff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S3_MEMORY_TM_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x19080122,
        0,
        3,
        soc_ES_S2_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_S3_MEMORY_TM_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x19080123,
        0,
        3,
        soc_ES_S2_MEMORY_TM_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ES_TDM_CAL_CFGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080120,
        0,
        5,
        soc_ES_TDM_CAL_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_ES_TDM_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080022,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_ES_TDM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_ES_TDM_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080110,
        0,
        1,
        soc_E2E_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TM_ENABLE_DEBUG2r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80011,
        0,
        11,
        soc_ES_TM_ENABLE_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TRACE_IF_CONTROLr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80014,
        0,
        3,
        soc_EP_TRACE_IF_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TRACE_IF_COUNTERr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_EB_TRACE_IF_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TRACE_IF_FIELD_MASK0r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_ES_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TRACE_IF_FIELD_VALUE0r */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_ES_TRACE_IF_FIELD_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TRACE_IF_STATUSr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_EB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_ES_TRACE_IF_STATUS_MASKr */
        soc_block_list[34],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_EB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETAG_MULTICAST_RANGEr */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000800,
        0,
        2,
        soc_ETAG_MULTICAST_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x0fffcfff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_ETAG_MULTICAST_RANGE_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xe000500,
        0,
        2,
        soc_ETAG_MULTICAST_RANGE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0fffd000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_ETAG_MULTICAST_RANGE_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12000700,
        0,
        2,
        soc_EGR_ETAG_MULTICAST_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x0fffd000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_ETAG_MULTICAST_RANGE_BCM56850_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x12004200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_ETAG_MULTICAST_RANGEr_fields,
        SOC_RESET_VAL_DEC(0x0fffd000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_AUTHENTICATION_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_AUTHENTICATION_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_AUTHENTICATION_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_AUTHENTICATION_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_AUTHENTICATION_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_AUTHENTICATION_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_AUTHENTICATION_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_AUTHENTICATION_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_CLEARr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa4,
        0,
        2,
        soc_ETB_CLAIM_TAG_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_CLEAR_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa4,
        0,
        2,
        soc_ETB_CLAIM_TAG_CLEAR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_CLEAR_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa4,
        0,
        2,
        soc_ETB_CLAIM_TAG_CLEAR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_CLEAR_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa4,
        0,
        2,
        soc_ETB_CLAIM_TAG_CLEAR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_SETr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa0,
        0,
        2,
        soc_ETB_CLAIM_TAG_SETr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_SET_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa0,
        0,
        2,
        soc_ETB_CLAIM_TAG_SET_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_SET_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa0,
        0,
        2,
        soc_ETB_CLAIM_TAG_SET_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_CLAIM_TAG_SET_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fa0,
        0,
        2,
        soc_ETB_CLAIM_TAG_SET_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ffc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_0_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_1_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_2_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ff8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ffc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ffc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_COMPONENT_ID_3_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ffc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_COMPONENT_ID_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_CTLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003020,
        0,
        1,
        soc_ETB_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_CTL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003020,
        0,
        1,
        soc_ETB_CTL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_CTL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003020,
        0,
        1,
        soc_ETB_CTL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_DEVICE_IDr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fc8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_DEVICE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_DEVICE_ID_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fc8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_DEVICE_ID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_DEVICE_ID_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fc8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_DEVICE_ID_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_DEVICE_TYPE_IDr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fcc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_DEVICE_TYPE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_DEVICE_TYPE_ID_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fcc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_DEVICE_TYPE_ID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_DEVICE_TYPE_ID_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fcc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_DEVICE_TYPE_ID_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_DEVICE_TYPE_ID_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fcc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_DEVICE_TYPE_ID_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_FFCRr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003304,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_FFCR_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003304,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFCR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_FFCR_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003304,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFCR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_FFCR_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003304,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFCR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_FFSRr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003300,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFSRr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_FFSR_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003300,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFSR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_FFSR_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003300,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFSR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_FFSR_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003300,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_FFSR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_IITRFLINr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_IITRFLINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_IITRFLINACKr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee4,
        0,
        2,
        soc_ETB_IITRFLINACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_IITRFLINACK_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee4,
        0,
        2,
        soc_ETB_IITRFLINACK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_IITRFLINACK_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee4,
        0,
        2,
        soc_ETB_IITRFLINACK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_IITRFLINACK_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee4,
        0,
        2,
        soc_ETB_IITRFLINACK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_IITRFLIN_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_IITRFLIN_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_IITRFLIN_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_IITRFLIN_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_IITRFLIN_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_IITRFLIN_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_INTEG_MODE_CTRLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003f00,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_ETB_INTEG_MODE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_INTEG_MODE_CTRL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003f00,
        0,
        2,
        soc_ETB_INTEG_MODE_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_INTEG_MODE_CTRL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003f00,
        0,
        2,
        soc_ETB_INTEG_MODE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_INTEG_MODE_CTRL_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003f00,
        SOC_REG_FLAG_SIGNAL,
        2,
        soc_ETB_INTEG_MODE_CTRL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_ITATBCTR0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_ITATBCTR1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_ITATBCTR2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef0,
        0,
        2,
        soc_ETB_ITATBCTR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_ITATBCTR0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_ITATBCTR0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_ITATBCTR0_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_ITATBCTR1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_ITATBCTR1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_ITATBCTR1_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBCTR1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_ITATBCTR2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef0,
        0,
        2,
        soc_ETB_ITATBCTR2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_ITATBCTR2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef0,
        0,
        2,
        soc_ETB_ITATBCTR2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_ITATBCTR2_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ef0,
        0,
        2,
        soc_ETB_ITATBCTR2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_ITATBDATA0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003eec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBDATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_ITATBDATA0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003eec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBDATA0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_ITATBDATA0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003eec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBDATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_ITATBDATA0_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003eec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_ITATBDATA0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_ITMISCOP0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee0,
        0,
        2,
        soc_ETB_ITMISCOP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_ITMISCOP0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee0,
        0,
        2,
        soc_ETB_ITMISCOP0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_ITMISCOP0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee0,
        0,
        2,
        soc_ETB_ITMISCOP0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_ITMISCOP0_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003ee0,
        0,
        2,
        soc_ETB_ITMISCOP0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_LOCK_ACCESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb0,
        0,
        1,
        soc_ETB_LOCK_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_LOCK_ACCESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb0,
        SOC_REG_FLAG_WO,
        1,
        soc_ETB_LOCK_ACCESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_LOCK_ACCESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb0,
        SOC_REG_FLAG_WO,
        1,
        soc_ETB_LOCK_ACCESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_LOCK_ACCESS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb0,
        0,
        1,
        soc_ETM_LOCK_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_LOCK_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_LOCK_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_LOCK_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_LOCK_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_LOCK_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_LOCK_STATUS_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fb4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_LOCK_STATUS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_4r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_4r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_5r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_6r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_7r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fdc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_0_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_1_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_2_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fe8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_3_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fec,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_4_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_4_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_4_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_4_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd0,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_4_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_5_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_5_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_5_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_5_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_5_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd4,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_5_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_6_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_6_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_6_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_6_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fd8,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_6_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_7_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fdc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_7_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_7_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fdc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_7_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_ETB_PERIPHERAL_ID_7_BCM88202_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003fdc,
        SOC_REG_FLAG_RO,
        2,
        soc_ETB_PERIPHERAL_ID_7_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_RDPr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003004,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_RDPr_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_RDP_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003004,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_RDP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_RDP_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003004,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_RDP_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_RRDr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003010,
        0,
        1,
        soc_ETB_RRDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_RRD_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003010,
        0,
        1,
        soc_ETB_RRD_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_RRD_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003010,
        0,
        1,
        soc_ETB_RRD_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_RRPr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003014,
        0,
        1,
        soc_ETB_RRPr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_RRP_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003014,
        0,
        1,
        soc_ETB_RRP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_RRP_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003014,
        0,
        1,
        soc_ETB_RRP_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_RWDr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003024,
        0,
        1,
        soc_ETB_RWDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_RWD_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003024,
        0,
        1,
        soc_ETB_RWD_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_RWD_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003024,
        0,
        1,
        soc_ETB_RWD_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_RWPr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003018,
        0,
        1,
        soc_ETB_RWPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_RWP_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003018,
        0,
        1,
        soc_ETB_RWP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_RWP_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7003018,
        0,
        1,
        soc_ETB_RWP_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETB_STSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700300c,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETB_STS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700300c,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_STS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETB_STS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700300c,
        SOC_REG_FLAG_RO,
        1,
        soc_ETB_STS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETC_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80018,
        0,
        15,
        soc_ETC_CTLr_fields,
        SOC_RESET_VAL_DEC(0x4115004c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETACTIONPROFILES0r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60ba,
        0,
        4,
        soc_ETHERNETACTIONPROFILES0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETACTIONPROFILES1r */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60bb,
        0,
        12,
        soc_ETHERNETACTIONPROFILES1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETTYPESREG0r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x589f,
        0,
        2,
        soc_ETHERNETTYPESREG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETTYPESREG1r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a0,
        0,
        2,
        soc_ETHERNETTYPESREG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETTYPESREG2r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a1,
        0,
        2,
        soc_ETHERNETTYPESREG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETTYPESREG3r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a2,
        0,
        2,
        soc_ETHERNETTYPESREG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNETTYPESREG4r */
        soc_block_list[46],
        soc_genreg,
        1,
        0x58a3,
        0,
        1,
        soc_ETHERNETTYPESREG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNET_TYPE_MPLS_CONFIGURATION_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_ETHERNET_TYPE_MPLS_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHERNET_TYPE_TRILL_CONFIGURATION_REGISTERr */
        soc_block_list[58],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_ETHERNET_TYPE_TRILL_CONFIGURATION_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETHMCBMACADDRPREFIXr */
        soc_block_list[42],
        soc_genreg,
        1,
        0x60d3,
        0,
        1,
        soc_ETHMCBMACADDRPREFIXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETMDETODPMAPr */
        soc_block_list[49],
        soc_genreg,
        1,
        0x50e,
        0,
        2,
        soc_ETMDETODPMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002080,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002084,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002088,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_4r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700208c,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_5r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002090,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_6r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002094,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_7r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002098,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_8r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700209c,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002080,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002080,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002084,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002084,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002088,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002088,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_4_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700208c,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_4_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700208c,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_4_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_5_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002090,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_5_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_5_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002090,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_5_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_6_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002094,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_6_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002094,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_6_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_7_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002098,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_7_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_7_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002098,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_7_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_8_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700209c,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_8_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_8_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700209c,
        0,
        1,
        soc_ETM_ADDR_CMP_ACCESS_TYPE_8_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002040,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002044,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002048,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_4r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700204c,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_5r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002050,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_6r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002054,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_7r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002058,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_8r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700205c,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002040,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002040,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002044,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002044,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002048,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002048,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_4_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700204c,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_4_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700204c,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_4_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_5_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002050,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_5_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_5_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002050,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_5_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_6_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002054,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_6_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002054,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_6_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_7_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002058,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_7_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_7_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002058,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_7_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_8_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700205c,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_8_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ADDR_CMP_VALUE_8_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700205c,
        0,
        1,
        soc_ETM_ADDR_CMP_VALUE_8_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ASIC_CONTROLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700200c,
        0,
        1,
        soc_ETM_ASIC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ASIC_CONTROL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700200c,
        0,
        1,
        soc_ETM_ASIC_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ASIC_CONTROL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700200c,
        0,
        1,
        soc_ETM_ASIC_CONTROL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_AUTHENTICATION_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_AUTHENTICATION_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_AUTHENTICATION_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_AUTHENTICATION_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_AUTHENTICATION_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_AUTHENTICATION_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CFG_CODEr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002004,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_CFG_CODEr_fields,
        SOC_RESET_VAL_DEC(0x8d014024, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CFG_CODE_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002004,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_CFG_CODE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x8d014024, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CFG_CODE_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002004,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_CFG_CODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x8d014024, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CFG_CODE_EXTr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e8,
        0,
        1,
        soc_ETM_CFG_CODE_EXTr_fields,
        SOC_RESET_VAL_DEC(0x0000097a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CFG_CODE_EXT_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e8,
        0,
        1,
        soc_ETM_CFG_CODE_EXT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000097a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CFG_CODE_EXT_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e8,
        0,
        1,
        soc_ETM_CFG_CODE_EXT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000097a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CLAIM_TAG_CLEARr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fa4,
        0,
        1,
        soc_ETM_CLAIM_TAG_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CLAIM_TAG_CLEAR_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fa4,
        0,
        1,
        soc_ETM_CLAIM_TAG_CLEAR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CLAIM_TAG_CLEAR_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fa4,
        0,
        1,
        soc_ETM_CLAIM_TAG_CLEAR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CLAIM_TAG_SETr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fa0,
        0,
        1,
        soc_ETM_CLAIM_TAG_SETr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CLAIM_TAG_SET_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fa0,
        0,
        1,
        soc_ETM_CLAIM_TAG_SET_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CLAIM_TAG_SET_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fa0,
        0,
        1,
        soc_ETM_CLAIM_TAG_SET_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000090, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ff8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COMPONENT_ID_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ffc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_COMPONENT_ID_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CONTEXT_ID_CMP_MASKr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021bc,
        0,
        1,
        soc_ETM_CONTEXT_ID_CMP_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CONTEXT_ID_CMP_MASK_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021bc,
        0,
        1,
        soc_ETM_CONTEXT_ID_CMP_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CONTEXT_ID_CMP_MASK_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021bc,
        0,
        1,
        soc_ETM_CONTEXT_ID_CMP_MASK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CONTEXT_ID_CMP_VALUEr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021b0,
        0,
        1,
        soc_ETM_CONTEXT_ID_CMP_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CONTEXT_ID_CMP_VALUE_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021b0,
        0,
        1,
        soc_ETM_CONTEXT_ID_CMP_VALUE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CONTEXT_ID_CMP_VALUE_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021b0,
        0,
        1,
        soc_ETM_CONTEXT_ID_CMP_VALUE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CORESIGHT_TRACE_IDr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002200,
        0,
        1,
        soc_ETM_CORESIGHT_TRACE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CORESIGHT_TRACE_ID_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002200,
        0,
        1,
        soc_ETM_CORESIGHT_TRACE_ID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CORESIGHT_TRACE_ID_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002200,
        0,
        1,
        soc_ETM_CORESIGHT_TRACE_ID_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002150,
        0,
        1,
        soc_ETM_COUNTER_ENABLE_EVENT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002154,
        0,
        1,
        soc_ETM_COUNTER_ENABLE_EVENT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002150,
        0,
        1,
        soc_ETM_COUNTER_ENABLE_EVENT_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002150,
        0,
        1,
        soc_ETM_COUNTER_ENABLE_EVENT_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002154,
        0,
        1,
        soc_ETM_COUNTER_ENABLE_EVENT_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002154,
        0,
        1,
        soc_ETM_COUNTER_ENABLE_EVENT_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002160,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_EVENT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002164,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_EVENT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002160,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_EVENT_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002160,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_EVENT_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002164,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_EVENT_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002164,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_EVENT_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002140,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_VALUE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002144,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_VALUE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002140,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_VALUE_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002140,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_VALUE_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002144,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_VALUE_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002144,
        0,
        1,
        soc_ETM_COUNTER_RELOAD_VALUE_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_VALUE_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002170,
        0,
        1,
        soc_ETM_COUNTER_VALUE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_COUNTER_VALUE_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002174,
        0,
        1,
        soc_ETM_COUNTER_VALUE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_VALUE_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002170,
        0,
        1,
        soc_ETM_COUNTER_VALUE_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_VALUE_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002170,
        0,
        1,
        soc_ETM_COUNTER_VALUE_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_COUNTER_VALUE_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002174,
        0,
        1,
        soc_ETM_COUNTER_VALUE_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_COUNTER_VALUE_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002174,
        0,
        1,
        soc_ETM_COUNTER_VALUE_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_CURRENT_SEQ_STATEr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700219c,
        0,
        1,
        soc_ETM_CURRENT_SEQ_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_CURRENT_SEQ_STATE_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700219c,
        0,
        1,
        soc_ETM_CURRENT_SEQ_STATE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_CURRENT_SEQ_STATE_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700219c,
        0,
        1,
        soc_ETM_CURRENT_SEQ_STATE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_DATA_CMP_MASK_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002100,
        0,
        1,
        soc_ETM_DATA_CMP_MASK_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_DATA_CMP_MASK_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002108,
        0,
        1,
        soc_ETM_DATA_CMP_MASK_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_MASK_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002100,
        0,
        1,
        soc_ETM_DATA_CMP_MASK_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_MASK_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002100,
        0,
        1,
        soc_ETM_DATA_CMP_MASK_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_MASK_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002108,
        0,
        1,
        soc_ETM_DATA_CMP_MASK_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_MASK_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002108,
        0,
        1,
        soc_ETM_DATA_CMP_MASK_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_DATA_CMP_VALUE_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70020c0,
        0,
        1,
        soc_ETM_DATA_CMP_VALUE_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_DATA_CMP_VALUE_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70020c8,
        0,
        1,
        soc_ETM_DATA_CMP_VALUE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_VALUE_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70020c0,
        0,
        1,
        soc_ETM_DATA_CMP_VALUE_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_VALUE_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70020c0,
        0,
        1,
        soc_ETM_DATA_CMP_VALUE_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_VALUE_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70020c8,
        0,
        1,
        soc_ETM_DATA_CMP_VALUE_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_DATA_CMP_VALUE_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70020c8,
        0,
        1,
        soc_ETM_DATA_CMP_VALUE_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_DEVICE_CONFIGr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fc8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_DEVICE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_DEVICE_CONFIG_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fc8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_DEVICE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_DEVICE_CONFIG_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fc8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_DEVICE_CONFIG_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_DEVICE_TYPEr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fcc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_DEVICE_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_DEVICE_TYPE_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fcc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_DEVICE_TYPE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_DEVICE_TYPE_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fcc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_DEVICE_TYPE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000013, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ETM_CONTROLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002000,
        0,
        1,
        soc_ETM_ETM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000441, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ETM_CONTROL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002000,
        0,
        1,
        soc_ETM_ETM_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000441, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ETM_CONTROL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002000,
        0,
        1,
        soc_ETM_ETM_CONTROL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000441, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ETM_IDr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e4,
        0,
        1,
        soc_ETM_ETM_IDr_fields,
        SOC_RESET_VAL_DEC(0x4104f232, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ETM_ID_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e4,
        0,
        1,
        soc_ETM_ETM_ID_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x4104f232, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ETM_ID_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e4,
        0,
        1,
        soc_ETM_ETM_ID_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x4104f232, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ETM_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002010,
        0,
        1,
        soc_ETM_ETM_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ETM_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002010,
        0,
        1,
        soc_ETM_ETM_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ETM_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002010,
        0,
        1,
        soc_ETM_ETM_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_EXTENDED_EXT_INPUT_SELECTORr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021ec,
        0,
        1,
        soc_ETM_EXTENDED_EXT_INPUT_SELECTORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_EXTENDED_EXT_INPUT_SELECTOR_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021ec,
        0,
        1,
        soc_ETM_EXTENDED_EXT_INPUT_SELECTOR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_EXTENDED_EXT_INPUT_SELECTOR_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021ec,
        0,
        1,
        soc_ETM_EXTENDED_EXT_INPUT_SELECTOR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021a0,
        0,
        1,
        soc_ETM_EXT_OUTPUT_EVENT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021a4,
        0,
        1,
        soc_ETM_EXT_OUTPUT_EVENT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021a0,
        0,
        1,
        soc_ETM_EXT_OUTPUT_EVENT_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021a0,
        0,
        1,
        soc_ETM_EXT_OUTPUT_EVENT_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021a4,
        0,
        1,
        soc_ETM_EXT_OUTPUT_EVENT_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021a4,
        0,
        1,
        soc_ETM_EXT_OUTPUT_EVENT_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_FIFOFULL_LEVELr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700202c,
        0,
        1,
        soc_ETM_FIFOFULL_LEVELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_FIFOFULL_LEVEL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700202c,
        0,
        1,
        soc_ETM_FIFOFULL_LEVEL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_FIFOFULL_LEVEL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700202c,
        0,
        1,
        soc_ETM_FIFOFULL_LEVEL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_INTEGRATION_MODE_CONTROLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002f00,
        0,
        1,
        soc_ETM_INTEGRATION_MODE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_INTEGRATION_MODE_CONTROL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002f00,
        0,
        1,
        soc_ETM_INTEGRATION_MODE_CONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_INTEGRATION_MODE_CONTROL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002f00,
        0,
        1,
        soc_ETM_INTEGRATION_MODE_CONTROL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITATBCTR0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITATBCTR1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITATBCTR2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITATBCTR0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITATBCTR0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITATBCTR1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITATBCTR1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITATBCTR2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITATBCTR2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ef0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBCTR2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITATBDATA0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002eec,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBDATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITATBDATA0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002eec,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBDATA0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITATBDATA0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002eec,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITATBDATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITETMIFr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ed8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITETMIFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITETMIF_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ed8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITETMIF_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITETMIF_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ed8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITETMIF_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITMISCINr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITMISCINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITMISCIN_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITMISCIN_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITMISCIN_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITMISCIN_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITMISCOUTr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002edc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITETMIFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITMISCOUT_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002edc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITETMIF_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITMISCOUT_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002edc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITETMIF_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITTRIGGERACKr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee4,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ETM_ITTRIGGERACKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITTRIGGERACK_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITTRIGGERACK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITTRIGGERACK_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITTRIGGERACK_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_ITTRIGGERREQr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee8,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ETM_ITTRIGGERREQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_ITTRIGGERREQ_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITTRIGGERREQ_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_ITTRIGGERREQ_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002ee8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_ITTRIGGERREQ_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_LOCK_ACCESSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb0,
        0,
        1,
        soc_ETM_LOCK_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_LOCK_ACCESS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb0,
        0,
        1,
        soc_ETM_LOCK_ACCESS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_LOCK_ACCESS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb0,
        0,
        1,
        soc_ETM_LOCK_ACCESS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_LOCK_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_LOCK_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_LOCK_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_LOCK_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fb4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_LOCK_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_1r_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_2r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fec,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_4r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_4r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_5r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_6r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_7r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_0_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_0_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000019, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fe8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fec,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fec,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_4_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_4_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd0,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_4_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_5_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_5_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_5_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd4,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_5_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_6_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_6_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fd8,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_6_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_7_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_7_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_PERIPHERAL_ID_7_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002fdc,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_PERIPHERAL_ID_7_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_POWER_DOWN_STATUSr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002314,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_POWER_DOWN_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_POWER_DOWN_STATUS_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002314,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_POWER_DOWN_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_POWER_DOWN_STATUS_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002314,
        SOC_REG_FLAG_RO,
        1,
        soc_ETM_POWER_DOWN_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002180,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002184,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_3r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002188,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_4r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700218c,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_5r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002190,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_6r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002194,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002180,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002180,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002184,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002184,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_3_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002188,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_3_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002188,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_4_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700218c,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_4_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_4_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700218c,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_4_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_5_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002190,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_5_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_5_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002190,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_5_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_6_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002194,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_6_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_6_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002194,
        0,
        1,
        soc_ETM_SEQ_STATE_TRN_EVENT_6_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SYNC_FREQr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e0,
        0,
        1,
        soc_ETM_SYNC_FREQr_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SYNC_FREQ_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e0,
        0,
        1,
        soc_ETM_SYNC_FREQ_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SYNC_FREQ_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x70021e0,
        0,
        1,
        soc_ETM_SYNC_FREQ_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_SYSTEM_CFGr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002014,
        0,
        1,
        soc_ETM_SYSTEM_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00020c0c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_SYSTEM_CFG_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002014,
        0,
        1,
        soc_ETM_SYSTEM_CFG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020c0c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_SYSTEM_CFG_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002014,
        0,
        1,
        soc_ETM_SYSTEM_CFG_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00020c0c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_TRIGGER_EVENTr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002008,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ETM_TRIGGER_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_TRIGGER_EVENT_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002008,
        0,
        1,
        soc_ETM_TRIGGER_EVENT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_TRIGGER_EVENT_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002008,
        0,
        1,
        soc_ETM_TRIGGER_EVENT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_TR_EN_CTRL_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002024,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ETM_TR_EN_CTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_TR_EN_CTRL_2r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700201c,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ETM_TR_EN_CTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_TR_EN_CTRL_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002024,
        0,
        1,
        soc_ETM_TR_EN_CTRL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_TR_EN_CTRL_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002024,
        0,
        1,
        soc_ETM_TR_EN_CTRL_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_TR_EN_CTRL_2_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700201c,
        0,
        1,
        soc_ETM_TR_EN_CTRL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_TR_EN_CTRL_2_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700201c,
        0,
        1,
        soc_ETM_TR_EN_CTRL_2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_TR_EN_EVENTr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002020,
        0,
        1,
        soc_ETM_TR_EN_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_TR_EN_EVENT_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002020,
        0,
        1,
        soc_ETM_TR_EN_EVENT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_TR_EN_EVENT_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002020,
        0,
        1,
        soc_ETM_TR_EN_EVENT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_TR_EN_START_STOP_RESOURCE_CTRLr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002018,
        SOC_REG_FLAG_SIGNAL,
        1,
        soc_ETM_TR_EN_START_STOP_RESOURCE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_TR_EN_START_STOP_RESOURCE_CTRL_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002018,
        0,
        1,
        soc_ETM_TR_EN_START_STOP_RESOURCE_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_TR_EN_START_STOP_RESOURCE_CTRL_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002018,
        0,
        1,
        soc_ETM_TR_EN_START_STOP_RESOURCE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_VIEW_DATA_CONTROL_1r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700203c,
        0,
        1,
        soc_ETM_VIEW_DATA_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_VIEW_DATA_CONTROL_1_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700203c,
        0,
        1,
        soc_ETM_VIEW_DATA_CONTROL_1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_VIEW_DATA_CONTROL_1_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x700203c,
        0,
        1,
        soc_ETM_VIEW_DATA_CONTROL_1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0) || \
    defined(BCM_88850_P3)
    { /* SOC_REG_INT_ETM_VIEW_DATA_EVENTr */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002030,
        0,
        1,
        soc_ETM_VIEW_DATA_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_ETM_VIEW_DATA_EVENT_BCM56440_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002030,
        0,
        1,
        soc_ETM_VIEW_DATA_EVENT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETM_VIEW_DATA_EVENT_BCM88030_A0r */
        soc_block_list[0],
        soc_mcsreg,
        1,
        0x7002030,
        0,
        1,
        soc_ETM_VIEW_DATA_EVENT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_ETPPDEBUGCONFIGURATIONr */
        soc_block_list[57],
        soc_genreg,
        1,
        0x3ae5,
        0,
        2,
        soc_ETPPDEBUGCONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_ATE_CONFIG_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80031,
        0,
        3,
        soc_ETU_ATE_CONFIG_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_BIST_CTLr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c300,
        0,
        7,
        soc_ETU_BIST_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00010001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_BIST_CTL_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200d200,
        0,
        7,
        soc_ETU_BIST_CTL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010003, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_BIST_PATTERN0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c400,
        0,
        1,
        soc_ETU_BIST_PATTERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_BIST_PATTERN1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c500,
        0,
        1,
        soc_ETU_BIST_PATTERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_BIST_PATTERN0_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200d300,
        0,
        1,
        soc_ETU_BIST_PATTERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_BIST_PATTERN1_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200d400,
        0,
        1,
        soc_ETU_BIST_PATTERN0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_BIST_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c600,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_BIST_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_BIST_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200d500,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_BIST_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_BKGND_PROC_ERR_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8000b,
        0,
        7,
        soc_ETU_BKGND_PROC_ERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_BKGND_PROC_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8000c,
        0,
        3,
        soc_ETU_BKGND_PROC_SEC_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CONFIG0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008b00,
        0,
        10,
        soc_ETU_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00020082, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CONFIG1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008c00,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_ETU_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x0047ffbd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CONFIG2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008d00,
        0,
        5,
        soc_ETU_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00040403, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CONFIG3r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008e00,
        0,
        30,
        soc_ETU_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CONFIG4r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008f00,
        0,
        8,
        soc_ETU_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x00120003, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_CONFIG0_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008b00,
        0,
        13,
        soc_ETU_CONFIG0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000082, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_CONFIG1_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008c00,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_ETU_CONFIG1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0047ffbd, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_CONFIG2_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008d00,
        0,
        5,
        soc_ETU_CONFIG2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040403, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_CONFIG3_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008e00,
        0,
        30,
        soc_ETU_CONFIG3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_CP_CMD_ERR_STATEr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ad00,
        SOC_REG_FLAG_RO,
        7,
        soc_ETU_CP_CMD_ERR_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_CMD_ERR_INFO1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a100,
        0,
        5,
        soc_ETU_CP_FIFO_CMD_ERR_INFO1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_CMD_ERR_INFO2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_ETU_CP_FIFO_CMD_ERR_INFO2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x001fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_CTLr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a300,
        0,
        6,
        soc_ETU_CP_FIFO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x0000fa0a, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_DBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a900,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_CP_FIFO_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_INTR_CLRr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a700,
        0,
        1,
        soc_ETU_CP_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_INTR_ENABLEr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a600,
        0,
        1,
        soc_ETU_CP_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_INTR_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a500,
        0,
        7,
        soc_ETU_CP_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_SBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a800,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_CP_FIFO_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_CP_FIFO_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a400,
        SOC_REG_FLAG_RO,
        6,
        soc_ETU_CP_FIFO_STSr_fields,
        SOC_RESET_VAL_DEC(0x08000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_CP_TIMEOUT_LATENCYr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009a00,
        0,
        1,
        soc_ETU_CP_TIMEOUT_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x000001f4, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_DBG_IPIPE_ERR_RSP_COUNTr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2007f00,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_DBG_IPIPE_ERR_RSP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_DBG_IPIPE_REQ_RSP_COUNTr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2008000,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_DBG_IPIPE_REQ_RSP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_DBG_PD_TMr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b700,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_DBG_PD_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_DBG_SMr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b600,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_DBG_SMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DDR72_CONFIG_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002a,
        0,
        23,
        soc_ETU_DDR72_CONFIG_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x00c4a40d, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    { /* SOC_REG_INT_ETU_DDR72_CONFIG_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002b,
        0,
        14,
        soc_ETU_DDR72_CONFIG_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DDR72_CONFIG_REG2_IS_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002b,
        0,
        16,
        soc_ETU_DDR72_CONFIG_REG2_IS_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    { /* SOC_REG_INT_ETU_DDR72_CONFIG_REG3_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002c,
        0,
        12,
        soc_ETU_DDR72_CONFIG_REG3_ISr_fields,
        SOC_RESET_VAL_DEC(0x0000155f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DDR72_CONFIG_REG3_IS_BCM56634_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002c,
        0,
        14,
        soc_ETU_DDR72_CONFIG_REG3_IS_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000155f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DDR72_STATUS_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002d,
        SOC_REG_FLAG_RO,
        8,
        soc_ETU_DDR72_STATUS_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff80, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_REG_INT_ETU_DDR72_STATUS_REG2_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002e,
        SOC_REG_FLAG_RO,
        6,
        soc_ETU_DDR72_STATUS_REG2_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffe0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DDR72_STATUS_REG2_IS_BCM56624_B0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002e,
        SOC_REG_FLAG_RO,
        7,
        soc_ETU_DDR72_STATUS_REG2_IS_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xfffc0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DDR72_STATUS_REG3_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8002f,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_DDR72_STATUS_REG3_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    { /* SOC_REG_INT_ETU_DFT_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80016,
        0,
        12,
        soc_ETU_DFT_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DFT_CTL2r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80017,
        0,
        3,
        soc_ETU_DFT_CTL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DFT_CTL_BCM56634_A0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80016,
        0,
        12,
        soc_ETU_DFT_CTL_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DTU_ATE_CAPT_DATr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80034,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_DTU_ATE_CAPT_DATr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DTU_ATE_CONFIG_REG1_ISr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80030,
        0,
        7,
        soc_ETU_DTU_ATE_CONFIG_REG1_ISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DTU_ATE_EXP_DATr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80033,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_DTU_ATE_EXP_DATr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_DTU_ATE_STS1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80032,
        SOC_REG_FLAG_RO,
        6,
        soc_ETU_DTU_ATE_STS1r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_ET_INST_REQr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80019,
        0,
        8,
        soc_ETU_ET_INST_REQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_ET_INST_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8001a,
        SOC_REG_FLAG_RO,
        13,
        soc_ETU_ET_INST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ff1ff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_EXT_L2_BULK_INFOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b500,
        SOC_REG_FLAG_RO,
        5,
        soc_ETU_EXT_L2_BULK_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_EXT_L2_CMD_ERR_INFO1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ae00,
        0,
        10,
        soc_ETU_EXT_L2_CMD_ERR_INFO1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_EXT_L2_CMD_ERR_INFO2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200af00,
        0,
        1,
        soc_ETU_EXT_L2_CMD_ERR_INFO2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_GLOBAL_INTR_CLEARr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009300,
        0,
        1,
        soc_ETU_GLOBAL_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_GLOBAL_INTR_CLEAR_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009d00,
        0,
        1,
        soc_ETU_GLOBAL_INTR_CLEAR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_GLOBAL_INTR_ENABLEr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_ETU_GLOBAL_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_GLOBAL_INTR_ENABLE_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009c00,
        0,
        1,
        soc_ETU_GLOBAL_INTR_ENABLE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_GLOBAL_INTR_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009100,
        0,
        22,
        soc_ETU_GLOBAL_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_GLOBAL_INTR_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009b00,
        0,
        27,
        soc_ETU_GLOBAL_INTR_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_INST_OPCr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80024,
        0,
        4,
        soc_ETU_INST_OPCr_fields,
        SOC_RESET_VAL_DEC(0x964142c0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_INTR_CLEARr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_ETU_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_INTR_ENABLEr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_ETU_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_INTR_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80008,
        0,
        27,
        soc_ETU_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_INT_MEM_RSTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80028,
        0,
        7,
        soc_ETU_INT_MEM_RSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000005f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_INT_MEM_RST_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200d100,
        0,
        7,
        soc_ETU_INT_MEM_RST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_L2MODFIFO_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80015,
        SOC_REG_FLAG_RO,
        5,
        soc_ETU_L2MODFIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_L2SEARCH72_INSTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80029,
        0,
        7,
        soc_ETU_L2SEARCH72_INSTr_fields,
        SOC_RESET_VAL_DEC(0x20408001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_LTE_BIST_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80020,
        0,
        2,
        soc_ETU_LTE_BIST_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_LTE_BIST_REF_SEARCH0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80021,
        0,
        2,
        soc_ETU_LTE_BIST_REF_SEARCH0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_LTE_BIST_REF_SEARCH1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80022,
        0,
        2,
        soc_ETU_LTE_BIST_REF_SEARCH0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_LTE_BIST_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80023,
        SOC_REG_FLAG_RO,
        5,
        soc_ETU_LTE_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_LUREQFIFO_RS_CTLr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80013,
        0,
        4,
        soc_ETU_LUREQFIFO_RS_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00005030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_LUREQFIFO_RS_STATUSr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80014,
        SOC_REG_FLAG_RO,
        5,
        soc_ES01_ADREQ0FIFO_RS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_PP_XLAT0_PERR_INFOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b000,
        0,
        2,
        soc_ETU_PP_XLAT0_PERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_PP_XLAT1_PERR_INFOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b100,
        0,
        2,
        soc_ETU_PP_XLAT0_PERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_RDDATA72_INSTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80026,
        0,
        7,
        soc_ETU_RDDATA72_INSTr_fields,
        SOC_RESET_VAL_DEC(0x50c10a05, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_RDMASK72_INSTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80027,
        0,
        7,
        soc_ETU_RDDATA72_INSTr_fields,
        SOC_RESET_VAL_DEC(0x50c10a05, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RRFE_WAIT_FULL_INFOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b400,
        0,
        2,
        soc_ETU_PP_XLAT0_PERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RRFE_WAIT_PENDING0_INFOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b300,
        0,
        2,
        soc_ETU_PP_XLAT0_PERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RRFE_WAIT_TIMERr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b200,
        0,
        1,
        soc_ETU_RRFE_WAIT_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_RSLT_DAT0r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8001d,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RSLT_DAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_RSLT_DAT1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8001e,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RSLT_DAT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_RSLT_DAT2r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8001f,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_RSLT_DAT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_CHANOUTr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009600,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_RX_CW_ERR_CHANOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_CHANOUT_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a000,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_RX_CW_ERR_CHANOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW0_HIr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009800,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW0_HI_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a200,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW0_LOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009700,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW0_LO_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a100,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW1_HIr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009a00,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW1_HI_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a400,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW1_LOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009900,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_DW1_LO_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a300,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_INFO1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009400,
        0,
        7,
        soc_ETU_RX_CW_ERR_INFO1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_INFO2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009500,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_ETU_RX_CW_ERR_INFO2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_INFO1_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009e00,
        0,
        7,
        soc_ETU_RX_CW_ERR_INFO1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_CW_ERR_INFO2_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009f00,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_ETU_RX_CW_ERR_INFO2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_ERS0_CHANOUTr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009b00,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_RX_CW_ERR_CHANOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_ERS0_CHANOUT_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a500,
        SOC_REG_FLAG_RO,
        4,
        soc_ETU_RX_CW_ERR_CHANOUTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW0_HIr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009e00,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW0_HI_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a800,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW0_LOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009d00,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW0_LO_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a700,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW1_HIr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a000,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW1_HI_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200aa00,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW1_LOr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009f00,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_ERS0_DW1_LO_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a900,
        SOC_REG_FLAG_RO,
        1,
        soc_ETU_RX_ERS0_DW0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_ERS0_INFO2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_ETU_RX_ERS0_INFO2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_ERS0_INFO2_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200a600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_ETU_RX_ERS0_INFO2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_CTLr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ba00,
        0,
        8,
        soc_ETU_RX_RSP_FIFO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00032096, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_CTL_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c800,
        0,
        8,
        soc_ETU_RX_RSP_FIFO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00032096, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_EV_DBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c000,
        0,
        2,
        soc_ETU_RX_RSP_FIFO_EV_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_EV_DBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ce00,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_CP_FIFO_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_EV_SBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bf00,
        0,
        3,
        soc_ETU_RX_RSP_FIFO_EV_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_EV_SBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200cd00,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_CP_FIFO_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_INTR_CLRr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200be00,
        0,
        1,
        soc_ETU_RX_RSP_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_INTR_CLR_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200cc00,
        0,
        1,
        soc_ETU_RX_RSP_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_INTR_ENABLEr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bd00,
        0,
        1,
        soc_ETU_RX_RSP_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_INTR_ENABLE_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200cb00,
        0,
        1,
        soc_ETU_RX_RSP_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_INTR_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bc00,
        0,
        8,
        soc_ETU_RX_RSP_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_INTR_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ca00,
        0,
        8,
        soc_ETU_RX_RSP_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_OD_DBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c200,
        0,
        2,
        soc_ETU_RX_RSP_FIFO_EV_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_OD_DBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200d000,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_CP_FIFO_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_OD_SBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c100,
        0,
        3,
        soc_ETU_RX_RSP_FIFO_EV_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_OD_SBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200cf00,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_CP_FIFO_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bb00,
        SOC_REG_FLAG_RO,
        6,
        soc_ETU_RX_RSP_FIFO_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x5fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_RX_RSP_FIFO_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c900,
        SOC_REG_FLAG_RO,
        6,
        soc_ETU_RX_RSP_FIFO_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x40000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x5fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_S0_RBUS_PERR_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80010,
        0,
        6,
        soc_ETU_S0_RBUS_PERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_S1_RBUS_PERR_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80011,
        0,
        6,
        soc_ETU_S0_RBUS_PERR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO1r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8000e,
        0,
        15,
        soc_ETU_SBUS_CMD_ERR_INFO1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO2r */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_ETU_SBUS_CMD_ERR_INFO2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO1_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ab00,
        0,
        18,
        soc_ETU_SBUS_CMD_ERR_INFO1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO2_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ac00,
        0,
        3,
        soc_ETU_SBUS_CMD_ERR_INFO2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_SBUS_CMD_SEC_INFOr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8000d,
        0,
        7,
        soc_ETU_SBUS_CMD_SEC_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_SEARCH0_RESULTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8001b,
        SOC_REG_FLAG_RO,
        5,
        soc_ETU_SEARCH0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_SEARCH1_RESULTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x8001c,
        SOC_REG_FLAG_RO,
        5,
        soc_ETU_SEARCH0_RESULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf1ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_CP_MAX_LATENCYr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009000,
        0,
        1,
        soc_ETU_TX_CP_MAX_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_CP_MAX_LATENCY_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009800,
        0,
        1,
        soc_ETU_TX_CP_MAX_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_EXT_L2_MAX_LATENCYr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009900,
        0,
        1,
        soc_ETU_TX_CP_MAX_LATENCYr_fields,
        SOC_RESET_VAL_DEC(0x00000032, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_CTLr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b300,
        0,
        5,
        soc_ETU_TX_PIPE_CTL_FIFO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x000007f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_CTL_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c100,
        0,
        5,
        soc_ETU_TX_PIPE_CTL_FIFO_CTL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000003f7, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_DBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b900,
        0,
        2,
        soc_ETU_TX_PIPE_CTL_FIFO_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_DBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c700,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_TX_PIPE_CTL_FIFO_DBE_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_INTR_CLRr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b700,
        0,
        1,
        soc_ETU_TX_PIPE_CTL_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_INTR_CLR_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c500,
        0,
        1,
        soc_ETU_TX_PIPE_CTL_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b600,
        0,
        1,
        soc_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLE_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c400,
        0,
        1,
        soc_ETU_TX_PIPE_CTL_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_INTR_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b500,
        0,
        6,
        soc_ETU_TX_PIPE_CTL_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_INTR_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c300,
        0,
        6,
        soc_ETU_TX_PIPE_CTL_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_SBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b800,
        0,
        3,
        soc_ETU_TX_PIPE_CTL_FIFO_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_SBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c600,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_TX_PIPE_CTL_FIFO_SBE_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        5,
        soc_ETU_TX_PIPE_CTL_FIFO_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_PIPE_CTL_FIFO_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c200,
        SOC_REG_FLAG_RO,
        5,
        soc_ETU_TX_PIPE_CTL_FIFO_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_RAW_REQ_CONTROL_WORDr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009100,
        0,
        10,
        soc_ETU_TX_RAW_REQ_CONTROL_WORDr_fields,
        SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_CTLr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200aa00,
        0,
        9,
        soc_ETU_TX_REQ_FIFO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x000af0c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_CTL_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b800,
        0,
        9,
        soc_ETU_TX_REQ_FIFO_CTLr_fields,
        SOC_RESET_VAL_DEC(0x000af0c8, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_EV_DBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b000,
        0,
        2,
        soc_ETU_TX_REQ_FIFO_EV_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_EV_DBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200be00,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_TX_REQ_FIFO_EV_DBE_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_EV_SBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200af00,
        0,
        3,
        soc_ETU_TX_REQ_FIFO_EV_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_EV_SBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bd00,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_TX_REQ_FIFO_EV_SBE_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_INTR_CLRr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ae00,
        0,
        1,
        soc_ETU_TX_REQ_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_INTR_CLR_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bc00,
        0,
        1,
        soc_ETU_TX_REQ_FIFO_INTR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_INTR_ENABLEr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ad00,
        0,
        1,
        soc_ETU_TX_REQ_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_INTR_ENABLE_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bb00,
        0,
        1,
        soc_ETU_TX_REQ_FIFO_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_INTR_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ac00,
        0,
        12,
        soc_ETU_TX_REQ_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_INTR_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ba00,
        0,
        12,
        soc_ETU_TX_REQ_FIFO_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_OD_DBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b200,
        0,
        2,
        soc_ETU_TX_REQ_FIFO_EV_DBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_OD_DBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200c000,
        SOC_REG_FLAG_RO,
        2,
        soc_ETU_TX_REQ_FIFO_EV_DBE_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_OD_SBE_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b100,
        0,
        3,
        soc_ETU_TX_REQ_FIFO_EV_SBE_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_OD_SBE_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200bf00,
        SOC_REG_FLAG_RO,
        3,
        soc_ETU_TX_REQ_FIFO_EV_SBE_STS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_STSr */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200ab00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_ETU_TX_REQ_FIFO_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000002)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_TX_REQ_FIFO_STS_BCM56640_A0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x200b900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_ETU_TX_REQ_FIFO_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000002)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_ECC_ERRORr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200ae00,
        0,
        1,
        soc_ETU_WRAP_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_GLOBAL_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2000000,
        0,
        4,
        soc_ETU_WRAP_GLOBAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000003bf, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_GLOBAL_DEBUGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2000300,
        0,
        7,
        soc_ETU_WRAP_GLOBAL_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_INTERRUPTr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200ac00,
        0,
        4,
        soc_ETU_WRAP_INTERRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_INTERRUPT_MASKr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200ad00,
        0,
        4,
        soc_ETU_WRAP_INTERRUPT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_LATENCY_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2000100,
        0,
        2,
        soc_ETU_WRAP_LATENCY_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_LATENCY_MEASUREr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2000200,
        0,
        2,
        soc_ETU_WRAP_LATENCY_MEASUREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_PD_ASSISTr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a800,
        0,
        2,
        soc_ETU_WRAP_PD_ASSISTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_PROGID_EXTENSIONr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2000400,
        0,
        16,
        soc_ETU_WRAP_PROGID_EXTENSIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_PROGID_LOCATIONr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2000500,
        0,
        16,
        soc_ETU_WRAP_PROGID_LOCATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_CONFIGr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a200,
        0,
        3,
        soc_ETU_WRAP_TRACEPOINT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETUr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a400,
        0,
        1,
        soc_ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_DELAY_CONFIG_LRPr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a300,
        0,
        1,
        soc_ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_DELAY_CONFIG_RSPr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a500,
        0,
        1,
        soc_ETU_WRAP_TRACEPOINT_DELAY_CONFIG_ETUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_KEY_CAPTr */
        soc_block_list[125],
        soc_genreg,
        26,
        0x2004500,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_KEY_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_KEY_DATAMASKr */
        soc_block_list[125],
        soc_genreg,
        26,
        0x2005f00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_KEY_DATAMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_KEY_VALUEr */
        soc_block_list[125],
        soc_genreg,
        26,
        0x2007900,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_KEY_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_CAPTr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2009f00,
        0,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_DATAMASKr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a000,
        0,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_DATAMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_VALUEr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a100,
        0,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_RSP_ADDR_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_RSP_CAPTr */
        soc_block_list[125],
        soc_genreg,
        4,
        0x2009300,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_KEY_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_RSP_DATAMASKr */
        soc_block_list[125],
        soc_genreg,
        4,
        0x2009700,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_KEY_DATAMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_ETU_RSP_VALUEr */
        soc_block_list[125],
        soc_genreg,
        4,
        0x2009b00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_ETU_KEY_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_CAPTr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2004200,
        0,
        2,
        soc_ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_CAPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_DATAMASKr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2004300,
        0,
        2,
        soc_ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_DATAMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_VALUEr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x2004400,
        0,
        2,
        soc_ETU_WRAP_TRACEPOINT_LRP_CTRL_KEY_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_LRP_DATA_KEYr */
        soc_block_list[125],
        soc_genreg,
        20,
        0x2000600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_CI_MEM_ACC_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_DATAMASKr */
        soc_block_list[125],
        soc_genreg,
        20,
        0x2001a00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_DATAMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_VALUEr */
        soc_block_list[125],
        soc_genreg,
        20,
        0x2002e00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_ETU_WRAP_TRACEPOINT_LRP_DATA_KEY_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACE_ETU_COUNTERr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200aa00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACE_INTERRUPTr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a600,
        0,
        3,
        soc_ETU_WRAP_TRACE_INTERRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACE_INTERRUPT_MASKr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a700,
        0,
        3,
        soc_ETU_WRAP_TRACE_INTERRUPT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACE_LRP_COUNTERr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200a900,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_ETU_WRAP_TRACE_RSP_COUNTERr */
        soc_block_list[125],
        soc_genreg,
        1,
        0x200ab00,
        0,
        1,
        soc_CI_TRACE_IF_CI_TM_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_ETU_WRDM72_INSTr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80025,
        0,
        7,
        soc_ETU_WRDM72_INSTr_fields,
        SOC_RESET_VAL_DEC(0x6f800206, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_WR_DB_V0_DATA0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009200,
        0,
        1,
        soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_WR_DB_V0_DATA1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009300,
        0,
        1,
        soc_CMIC_COMMON_SCHAN_MESSAGEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_WR_DB_V0_DATA2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009400,
        0,
        1,
        soc_ETU_WR_DB_V0_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_WR_DB_V0_MASK0r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009500,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_WR_DB_V0_MASK1r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009600,
        0,
        1,
        soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_ETU_WR_DB_V0_MASK2r */
        soc_block_list[121],
        soc_genreg,
        1,
        0x2009700,
        0,
        1,
        soc_ETU_WR_DB_V0_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EVLAN_RAM_DBGCTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080c10,
        0,
        4,
        soc_EVLAN_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EVLAN_RAM_DBGCTRL_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x3080010,
        0,
        4,
        soc_EVLAN_RAM_DBGCTRL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EVLAN_TM_REG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080006,
        0,
        2,
        soc_EVLAN_TM_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EVLAN_WW_REG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080007,
        0,
        2,
        soc_EVLAN_WW_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080d,
        0,
        6,
        soc_EVXLT_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080e,
        0,
        3,
        soc_EVXLT_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010500,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EVXLT_RAM_CONTROL_1_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_1_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080c,
        0,
        3,
        soc_EVXLT_RAM_CONTROL_1_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_1_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000300,
        0,
        3,
        soc_EVXLT_RAM_CONTROL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_1_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080810,
        0,
        6,
        soc_EVXLT_RAM_CONTROL_1_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_2_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16010600,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_EVXLT_RAM_CONTROL_2_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_2_BCM56142_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x508080d,
        0,
        2,
        soc_EVXLT_RAM_CONTROL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_2_BCM56150_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x16000400,
        0,
        2,
        soc_EVXLT_RAM_CONTROL_2_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_EVXLT_RAM_CONTROL_2_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080811,
        0,
        2,
        soc_EVXLT_RAM_CONTROL_2_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_EVXLT_RAM_DBGCTRLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080c10,
        0,
        8,
        soc_EVXLT_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_EVXLT_RAM_DBGCTRL_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x4080010,
        0,
        7,
        soc_EVXLT_RAM_DBGCTRL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_EVXLT_TM_REG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080004,
        0,
        3,
        soc_EVXLT_TM_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EVXLT_TM_REG_1_BCM53314_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080000,
        0,
        1,
        soc_EVXLT_TM_REG_1_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_EVXLT_WW_REG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5080001,
        0,
        1,
        soc_EVXLT_WW_REG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3676,
        0,
        2,
        soc_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EXCLUDE_DEST_ID_FOR_MC_LINKS_1r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3677,
        0,
        2,
        soc_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EXCLUDE_DEST_ID_FOR_MC_LINKS_2r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3678,
        0,
        2,
        soc_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EXCLUDE_DEST_ID_FOR_MC_LINKS_3r */
        soc_block_list[62],
        soc_genreg,
        1,
        0x3679,
        0,
        2,
        soc_EXCLUDE_DEST_ID_FOR_MC_LINKS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805f2,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805f6,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805fa,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805fe,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT34r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080600,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT35r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080604,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT36r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa080608,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT37r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa08060c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_RESET_ON_EMPTY_MAX_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805d0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805d4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805d8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805dc,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT34r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805e0,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT35r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805e4,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT36r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805e8,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT37r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa0805ec,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EXT1_SHAPING_CONTROL_PORT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000007f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EXTADDRr */
        soc_block_list[103],
        soc_genreg,
        1,
        0x8000c,
        0,
        2,
        soc_EXTADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_EXTENDEDMODEWR2REGISTERr */
        soc_block_list[56],
        soc_genreg,
        1,
        0x1816,
        0,
        1,
        soc_EXTENDEDMODEWR2REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_EXT_BUFFER_POOL_CONG_STATEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080152,
        SOC_REG_FLAG_RO,
        1,
        soc_EXT_BUFFER_POOL_CONG_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_EXT_BUFFER_POOL_CONG_STATE_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1e015200,
        SOC_REG_FLAG_RO,
        1,
        soc_EXT_BUFFER_POOL_CONG_STATE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EXT_IFP_ACT_PARITY_CONTROLr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb0801cf,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EXT_IFP_ACT_PARITY_STATUS_INTRr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb0801d0,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_EXT_IFP_ACT_PARITY_STATUS_NACKr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb0801d1,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_M0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_M0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_M0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18112804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_M1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_M1_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_M1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18113804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_M_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_M_0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_M_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18111804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813590c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813591c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18135804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813580c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813690c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813691c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18136804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_EXT_S1_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1813680c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811690c,
        SOC_REG_FLAG_RO,
        1,
        soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116904,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116900,
        0,
        7,
        soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811691c,
        SOC_REG_FLAG_RO,
        11,
        soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116914,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116908,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116a00,
        SOC_REG_FLAG_RO,
        3,
        soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_RESET_CONTROLr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116800,
        0,
        2,
        soc_APBX_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_RESET_READ_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116808,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_RESET_STATUSr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x18116804,
        SOC_REG_FLAG_RO,
        5,
        soc_APBX_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
    { /* SOC_REG_INT_EXT_S_0_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[89],
        soc_iprocreg,
        1,
        0x1811680c,
        SOC_REG_FLAG_RO,
        2,
        soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_EXT_TCAM_ATTRr */
        soc_block_list[11],
        soc_genreg,
        1,
        0x80001,
        0,
        3,
        soc_EXT_TCAM_ATTRr_fields,
        SOC_RESET_VAL_DEC(0x0ff7ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

