Analysis & Synthesis report for DE0_NANO_SOC_Default
Wed Jul 01 07:29:54 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_NANO_SOC_Default|bitstreamer:dut|State
 11. State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 12. State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 13. State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 14. State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 15. State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 16. State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 17. State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 18. State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 19. State Machine - |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i
 28. Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 29. Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 30. Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 31. Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 32. Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 33. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 34. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 35. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 36. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 37. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 38. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 39. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 42. Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 43. Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 46. Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 47. Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 48. Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 49. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 50. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 51. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001
 52. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002
 53. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003
 54. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_004
 55. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005
 56. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 61. Parameter Settings for User Entity Instance: system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i
 62. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0
 63. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 64. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 65. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 66. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 67. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 68. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 69. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 70. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 71. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 72. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 73. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 74. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 75. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 76. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 77. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 78. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 79. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 80. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo
 81. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 82. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 83. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto
 84. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 85. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller
 86. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0
 89. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 90. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 91. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 92. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 93. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 94. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 95. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 96. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 97. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 98. Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 99. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
100. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator
101. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator
102. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator
103. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
104. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
105. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator
106. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
107. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent
108. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent
111. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent
114. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
117. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
120. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent
123. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002|system_mm_interconnect_0_router_001_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003|system_mm_interconnect_0_router_001_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004|system_mm_interconnect_0_router_001_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_005|system_mm_interconnect_0_router_001_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_006|system_mm_interconnect_0_router_001_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
133. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
136. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
137. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
138. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
139. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
140. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
141. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
142. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001
143. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
144. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
145. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002
146. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
147. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
148. Parameter Settings for User Entity Instance: bitstreamer:dut
149. Parameter Settings for Inferred Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
150. altsyncram Parameter Settings by Entity Instance
151. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002"
152. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
153. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001"
154. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
155. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
156. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
157. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
158. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo"
159. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent"
160. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
161. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
162. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
163. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
164. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo"
165. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent"
166. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo"
167. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent"
168. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo"
169. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent"
170. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
171. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator"
172. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
173. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
174. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator"
175. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator"
176. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator"
177. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
178. Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read"
179. Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1"
180. Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst"
181. Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"
182. Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0"
183. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
184. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller"
185. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo"
186. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
187. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
188. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
189. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
190. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
191. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
192. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
193. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
194. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
195. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
196. Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
197. Port Connectivity Checks: "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i"
198. Post-Synthesis Netlist Statistics for Top Partition
199. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
200. Elapsed Time Per Partition
201. Analysis & Synthesis Messages
202. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 01 07:29:54 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_NANO_SOC_Default                        ;
; Top-level Entity Name           ; DE0_NANO_SOC_Default                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1444                                        ;
; Total pins                      ; 93                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA4U23C6         ;                      ;
; Top-level entity name                                                           ; DE0_NANO_SOC_Default ; DE0_NANO_SOC_Default ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Maximum processors allowed for parallel compilation                             ; 1                    ;                      ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; DE0_NANO_SOC_Default.v                                                                                                                                         ; yes             ; User Verilog HDL File                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v                                                                ;             ;
; bitstreamer.v                                                                                                                                                  ; yes             ; User Verilog HDL File                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v                                                                         ;             ;
; bitstreamer_tb.v                                                                                                                                               ; yes             ; User Verilog HDL File                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v                                                                      ;             ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v                                    ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_sld_node.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_sld_node.v                                        ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_streaming.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_jtag_streaming.v                                       ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_pll_reconfig_core.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_pll_reconfig_core.v                                    ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_pll_reconfig_top.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_pll_reconfig_top.v                                     ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer.v                                     ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ant_clk.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ant_clk.v                                              ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_cnt_start.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_cnt_start.v                                            ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_datain.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_datain.v                                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_led.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_led.v                                                  ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0.v                                             ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv                                ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv                                ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_master_0_timing_adt.sv                                 ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                        ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ph_dly.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_ph_dly.v                                               ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/submodules/system_sw.v                                                   ; system      ;
; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/system.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/shared_drive/quartus_workspaces/antenna_modulation_hdlv1_2020_quartus/db/ip/system/system.v                                                                 ; system      ;
; altera_pll.v                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                            ;             ;
; altera_pll_dps_lcell_comb.v                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                                             ;             ;
; altera_cyclonev_pll.v                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                                                                   ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; sld_hub.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sldf565453e/alt_sld_fab.v                                                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                             ; yes             ; Encrypted Auto-Found VHDL File               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; sld_rom_sr.vhd                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; altsyncram.tdf                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; aglobal171.inc                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                          ;             ;
; a_rdenreg.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_g0n1.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/altsyncram_g0n1.tdf                                                                ;             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1406               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2202               ;
;     -- 7 input functions                    ; 22                 ;
;     -- 6 input functions                    ; 428                ;
;     -- 5 input functions                    ; 548                ;
;     -- 4 input functions                    ; 470                ;
;     -- <=3 input functions                  ; 734                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 1444               ;
;                                             ;                    ;
; I/O pins                                    ; 93                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 512                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Total PLLs                                  ; 1                  ;
;     -- Fractional PLLs                      ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 1075               ;
; Total fan-out                               ; 14659              ;
; Average fan-out                             ; 3.73               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |DE0_NANO_SOC_Default                                                                                                                   ; 2202 (4)            ; 1444 (0)                  ; 512               ; 0          ; 93   ; 0            ; |DE0_NANO_SOC_Default                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_SOC_Default               ; work         ;
;    |bitstreamer:dut|                                                                                                                    ; 113 (113)           ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|bitstreamer:dut                                                                                                                                                                                                                                                                                                                            ; bitstreamer                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 96 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 95 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 95 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 95 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 94 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 94 (60)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                     ; altera_sld   ;
;    |system:u0|                                                                                                                          ; 1989 (0)            ; 1284 (0)                  ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0                                                                                                                                                                                                                                                                                                                                  ; system                             ; system       ;
;       |altera_pll_reconfig_top:pll_reconfig_0|                                                                                          ; 1304 (0)            ; 660 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                                                                                           ; altera_pll_reconfig_top            ; system       ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                          ; 1304 (1103)         ; 660 (593)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                       ; altera_pll_reconfig_core           ; system       ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                                  ; altera_std_synchronizer            ; system       ;
;             |dprio_mux:dprio_mux_inst|                                                                                                  ; 99 (99)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                              ; dprio_mux                          ; system       ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                                                                      ; 70 (65)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                  ; dyn_phase_shift                    ; system       ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                               ; generic_lcell_comb                 ; system       ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                               ; generic_lcell_comb                 ; system       ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                               ; generic_lcell_comb                 ; system       ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                               ; generic_lcell_comb                 ; system       ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                               ; generic_lcell_comb                 ; system       ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                                                                      ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                  ; fpll_dprio_init                    ; system       ;
;             |generic_lcell_comb:lcell_dprio_read|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                   ; generic_lcell_comb                 ; system       ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                     ; generic_lcell_comb                 ; system       ;
;             |self_reset:self_reset_inst|                                                                                                ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                            ; self_reset                         ; system       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                       ; altera_reset_controller            ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer          ; system       ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                       ; altera_reset_controller            ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer          ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller            ; system       ;
;       |system_ant_clk:ant_clk|                                                                                                          ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk                                                                                                                                                                                                                                                                                                           ; system_ant_clk                     ; system       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                         ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                  ; altera_cyclonev_pll                ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                  ; altera_cyclonev_pll_base           ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                                     ; dps_extra_kick                     ; work         ;
;       |system_cnt_start:cnt_start|                                                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_cnt_start:cnt_start                                                                                                                                                                                                                                                                                                       ; system_cnt_start                   ; system       ;
;       |system_datain:datain|                                                                                                            ; 34 (34)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_datain:datain                                                                                                                                                                                                                                                                                                             ; system_datain                      ; system       ;
;       |system_led:led|                                                                                                                  ; 3 (3)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_led:led                                                                                                                                                                                                                                                                                                                   ; system_led                         ; system       ;
;       |system_master_0:master_0|                                                                                                        ; 517 (0)             ; 439 (0)                   ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0                                                                                                                                                                                                                                                                                                         ; system_master_0                    ; system       ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 173 (0)             ; 121 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                               ; altera_avalon_packets_to_master    ; system       ;
;             |packets_to_master:p2m|                                                                                                     ; 173 (173)           ; 121 (121)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                         ; packets_to_master                  ; system       ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo              ; system       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                         ; altsyncram                         ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                          ; altsyncram_g0n1                    ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets  ; system       ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                        ; altera_avalon_st_jtag_interface    ; system       ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 264 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                      ; altera_jtag_dc_streaming           ; system       ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                          ; altera_avalon_st_clock_crosser     ; system       ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                              ; altera_avalon_st_pipeline_base     ; system       ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                     ; altera_std_synchronizer_nocut      ; system       ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                     ; altera_std_synchronizer_nocut      ; system       ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                               ; altera_jtag_src_crosser            ; system       ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                    ; altera_jtag_control_signal_crosser ; system       ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                               ; altera_std_synchronizer            ; system       ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 187 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                 ; altera_jtag_streaming              ; system       ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                    ; altera_avalon_st_idle_inserter     ; system       ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                      ; altera_avalon_st_idle_remover      ; system       ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                        ; altera_std_synchronizer            ; system       ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                               ; altera_std_synchronizer            ; system       ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                       ; altera_std_synchronizer            ; system       ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                            ; altera_std_synchronizer            ; system       ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                 ; altera_std_synchronizer            ; system       ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                              ; altera_jtag_sld_node               ; system       ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                            ; sld_virtual_jtag_basic             ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes  ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller            ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; altera_reset_synchronizer          ; system       ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 117 (0)             ; 121 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0           ; system       ;
;          |altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|                                                                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|                                                                               ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|                                                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo              ; system       ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo              ; system       ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent         ; system       ;
;          |altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent          ; system       ;
;          |altera_merlin_slave_translator:cnt_start_s1_translator|                                                                       ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:datain_s1_translator|                                                                          ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:ph_dly_s1_translator|                                                                          ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|                                                   ; 2 (2)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 3 (3)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator     ; system       ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 10 (10)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter      ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; system_mm_interconnect_0_cmd_demux ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; system_mm_interconnect_0_router    ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; system_mm_interconnect_0_rsp_mux   ; system       ;
;       |system_ph_dly:ph_dly|                                                                                                            ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_ph_dly:ph_dly                                                                                                                                                                                                                                                                                                             ; system_ph_dly                      ; system       ;
;       |system_sw:sw|                                                                                                                    ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_Default|system:u0|system_sw:sw                                                                                                                                                                                                                                                                                                                     ; system_sw                          ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File                                                                           ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                           ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                           ;
; N/A    ; Qsys                              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0                                                                                                                                                                                                                                                           ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_pll                        ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk                                                                                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_cnt_start:cnt_start                                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_datain:datain                                                                                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_led:led                                                                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_jtag_avalon_master         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0                                                                                                                                                                                                                                  ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; channel_adapter                   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|system_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                       ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; channel_adapter                   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|system_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                           ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; timing_adapter                    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|system_master_0_timing_adt:timing_adt                                                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_mm_interconnect            ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; error_adapter                     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo                                                                                                                                                              ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator                                                                                                                                                         ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                         ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_master_agent        ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_master_translator   ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                     ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator                                                                                                                                                            ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                     ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                         ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_005                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_router              ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_006                                                                                                                                                                 ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                               ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                          ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                     ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_ph_dly:ph_dly                                                                                                                                                                                                                                      ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_pll_reconfig               ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
; Altera ; altera_avalon_pio                 ; 17.1    ; N/A          ; N/A          ; |DE0_NANO_SOC_Default|system:u0|system_sw:sw                                                                                                                                                                                                                                              ; D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/QSYS/system.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|bitstreamer:dut|State                ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; State.S5 ; State.S4 ; State.S3 ; State.S2 ; State.S1 ; State.S0 ;
+----------+----------+----------+----------+----------+----------+----------+
; State.S0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.S1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.S2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.S3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.S4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.S5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+--------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                 ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+--------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                            ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                            ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                            ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                            ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                           ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                      ;
+----------------------------+--------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                               ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                               ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                               ;
+----------------------------+--------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                            ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                   ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                             ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SOC_Default|system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                  ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 61                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|av_readdata_pre[1..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|av_chipselect_pre                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[7..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|av_readdata_pre[8..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_sw:sw|readdata[4..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][89]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][88]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][87]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][89]                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][89]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][89]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][87]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][89]                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][89]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][88]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][87]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][89]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][89]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][87]                                                                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][89]                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][76]                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][107]                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][68]                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][74]                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][75]                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][76]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][74]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][68]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][76]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][107]                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][107]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][107]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][107]                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|waitrequest_reset_override                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|waitrequest_reset_override                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|waitrequest_reset_override                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|waitrequest_reset_override                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|waitrequest_reset_override                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|waitrequest_reset_override                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|waitrequest_reset_override                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|waitrequest_reset_override                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][107]                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][107]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][107]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][76]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][107]                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][75]                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][76]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][74]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][75]                                                                                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][76]                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][107]                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][74]                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][75]                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][68]                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[17..31]                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[16]                                                  ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[17..31]                                            ; Merged with system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[16]                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][75]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][68]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                      ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                             ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                            ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                         ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][106]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][106]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][106]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][106]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][106]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][106]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][106]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][106]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][106]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                                ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                                ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                   ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                   ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                   ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                   ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2            ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3            ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4            ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5            ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                         ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                            ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                             ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                             ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                           ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                    ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9..31]                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[16]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[16]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; Total Number of Removed Registers = 374                                                                                                                                                                  ;                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                         ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                               ; Lost Fanouts              ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                                         ;
;                                                                                                                                                                                                        ;                           ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][89]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][89],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][89]                                                                                             ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89],                                                                                           ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][89]                                                                                      ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][89],                                                                                    ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                            ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89],                                                                                          ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][89]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][89],                                                                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][89]                                                                  ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][89],                                                                ;
;                                                                                                                                                                                                        ;                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                               ; Lost Fanouts              ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,                                       ;
;                                                                                                                                                                                                        ;                           ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                          ;
; system:u0|system_sw:sw|readdata[25]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[24]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[23]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[22]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[21]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[20]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[19]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[18]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[17]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[16]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[15]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[14]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[13]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[12]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[11]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[10]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[9]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[8]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[6]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[6]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[5]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[5]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[4]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[4]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][88]                                                                                      ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][88]                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][87]                                                                                      ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][87]                                                                                     ;
; system:u0|system_sw:sw|readdata[7]                                                                                                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[7]                                                                               ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                             ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                            ;
; system:u0|system_sw:sw|readdata[31]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                            ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                            ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                           ;
; system:u0|system_sw:sw|readdata[30]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][88]                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][87]                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                             ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][88]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][88]                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][87]                                                                                         ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][87]                                                                                        ;
; system:u0|system_sw:sw|readdata[29]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                  ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                  ; Lost Fanouts              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][75]                                                                                      ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][68]                                                                                     ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][75]                                                                                             ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][68]                                                                                            ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                            ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                           ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][75]                                                                                         ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][68]                                                                                        ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                  ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                 ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[1][106]                                                                 ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem[0][106]                                                                ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[1][106]                                                                                        ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo|mem[0][106]                                                                                       ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[1][106]                                                                                        ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo|mem[0][106]                                                                                       ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][106]                                                                                           ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                          ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][106]                                                                                            ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][106]                                                                                           ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[1][106]                                                                                     ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo|mem[0][106]                                                                                    ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|system_sw:sw|readdata[28]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                               ; Lost Fanouts              ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                        ;
; system:u0|system_sw:sw|readdata[27]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                               ; Lost Fanouts              ; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                     ;
; system:u0|system_sw:sw|readdata[26]                                                                                                                                                                    ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                              ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[16]                                              ; Stuck at GND              ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|av_readdata_pre[16]                                                   ;
;                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1444  ;
; Number of registers using Synchronous Clear  ; 680   ;
; Number of registers using Synchronous Load   ; 125   ;
; Number of registers using Asynchronous Clear ; 487   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1044  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 170     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                                                                          ; 12      ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                    ; 211     ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; 5       ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                                                                                                                                     ; 4       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 12      ;
; system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                     ; 1       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis                                                                                                                                              ; 1       ;
; system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load                                                                                                                                        ; 1       ;
; system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                     ; 1       ;
; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                             ; 2       ;
; system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; system:u0|system_datain:datain|data_out[7]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_datain:datain|data_out[5]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_datain:datain|data_out[3]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_ph_dly:ph_dly|data_out[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_datain:datain|data_out[1]                                                                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_datain:datain|data_out[15]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[23]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[31]                                                                                                                                                                                                                                                                                     ; 2       ;
; system:u0|system_datain:datain|data_out[14]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[30]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[22]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[29]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[21]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[28]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[20]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[11]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_datain:datain|data_out[10]                                                                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                              ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                            ; Type ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2]                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3]                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8]                                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16]                                                                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7]                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1]                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]                                                                                                                                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|halfclk_LOADVAL[0]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|datalen_LOADVAL[6]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|datain_reg[2]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[12]                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[7]                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[4]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]                                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|phase_delay_LOADVAL[6]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|bitstreamer:dut|taildelay_LOADVAL[3]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                                                                                                                                                                      ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                           ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[1]                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[1]                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[7]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[1]                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen_1[0]                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_data[92]                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                                                                                                                                                                                    ;
; 64:1               ; 11 bits   ; 462 LEs       ; 22 LEs               ; 440 LEs                ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector61                                                                                                                                                                                                          ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector70                                                                                                                                                                                                          ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE0_NANO_SOC_Default|bitstreamer:dut|Selector48                                                                                                                                                                                                                                                                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO_SOC_Default|bitstreamer:dut|Selector44                                                                                                                                                                                                                                                                                                                               ;
; 68:1               ; 4 bits    ; 180 LEs       ; 64 LEs               ; 116 LEs                ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[1]                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                   ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                                                                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_NANO_SOC_Default|system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                 ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |DE0_NANO_SOC_Default|system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE0_NANO_SOC_Default|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i ;
+------------------------------+-------+------+-----------------------------------+
; Assignment                   ; Value ; From ; To                                ;
+------------------------------+-------+------+-----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                               ;
+------------------------------+-------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                 ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                    ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                            ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                         ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                         ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; true                   ; String                                ;
; pll_type                             ; Cyclone V              ; String                                ;
; pll_subtype                          ; Reconfigurable         ; String                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 60.640000 MHz          ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                ;
; phase_shift1                         ; 0 ps                   ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                        ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                        ;
; n_cnt_bypass_en                      ; true                   ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 4                      ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 3                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; true                   ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; true                   ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; true                   ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; true                   ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; true                   ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; true                   ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; true                   ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; true                   ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; true                   ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; true                   ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; true                   ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; true                   ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; true                   ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; true                   ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; true                   ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; true                   ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; true                   ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 2                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 424.479999 MHz         ; String                                ;
; pll_cp_current                       ; 20                     ; Signed Integer                        ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                        ;
; pll_fractional_division              ; 2102815902             ; String                                ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; none                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                         ;
; PLI_PORT       ; 50000 ; Signed Integer                                         ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                    ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                    ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                    ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                            ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                            ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                    ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                    ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                   ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                               ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                               ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                               ;
+---------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                            ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                            ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                            ;
; FAST_VER              ; 0     ; Signed Integer                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0 ;
+---------------------+-----------+-------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                        ;
+---------------------+-----------+-------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                              ;
; device_family       ; Cyclone V ; String                                                      ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                              ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                              ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                              ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                              ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                              ;
; ENABLE_MIF          ; 0         ; Signed Integer                                              ;
; MIF_FILE_NAME       ;           ; String                                                      ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                              ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                              ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                              ;
+---------------------+-----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                            ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                  ;
; device_family       ; Cyclone V ; String                                                                                                                                          ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                  ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                  ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                  ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                  ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                  ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                    ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                          ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                            ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_005|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_006|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                      ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+---------------------------+-------+-----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                      ;
+---------------------------+-------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                    ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                            ;
+---------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bitstreamer:dut ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATALEN        ; 32    ; Signed Integer                      ;
; CNTLEN         ; 8     ; Signed Integer                      ;
; CLK_DIV1       ; 16    ; Signed Integer                      ;
; CLK_DIV2       ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                  ;
; Entity Instance                           ; system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                  ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cnt_start_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cnt_start_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ph_dly_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ph_dly_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datain_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datain_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cnt_start_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ph_dly_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datac ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; datad ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; datae ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
; dataf ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                 ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; datab ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; datac ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; datad ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; datae ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; dataf ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" ;
+---------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                          ;
+---------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_ser_shift_load ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.     ;
+---------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                      ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; mif_start_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; mif_base_addr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_pll_reconfig_top:pll_reconfig_0" ;
+-----------------+-------+----------+-----------------------------------------+
; Port            ; Type  ; Severity ; Details                                 ;
+-----------------+-------+----------+-----------------------------------------+
; mgmt_byteenable ; Input ; Info     ; Stuck at GND                            ;
+-----------------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                          ;
+----------------+--------+----------+------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                     ;
+----------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                           ;
+-------------------+--------+----------+---------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                            ;
+-------------------+--------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                    ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                            ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i"                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk         ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 1366                  ;
;     CLR                     ; 172                   ;
;     CLR SCLR                ; 52                    ;
;     CLR SLD                 ; 3                     ;
;     ENA                     ; 133                   ;
;     ENA CLR                 ; 204                   ;
;     ENA CLR SLD             ; 31                    ;
;     ENA SCLR                ; 535                   ;
;     ENA SLD                 ; 89                    ;
;     SCLR                    ; 86                    ;
;     SLD                     ; 2                     ;
;     plain                   ; 59                    ;
; arriav_io_obuf              ; 72                    ;
; arriav_lcell_comb           ; 2105                  ;
;     arith                   ; 219                   ;
;         0 data inputs       ; 1                     ;
;         1 data inputs       ; 215                   ;
;         2 data inputs       ; 3                     ;
;     extend                  ; 22                    ;
;         7 data inputs       ; 22                    ;
;     normal                  ; 1864                  ;
;         0 data inputs       ; 3                     ;
;         1 data inputs       ; 42                    ;
;         2 data inputs       ; 192                   ;
;         3 data inputs       ; 235                   ;
;         4 data inputs       ; 449                   ;
;         5 data inputs       ; 528                   ;
;         6 data inputs       ; 415                   ;
; boundary_port               ; 122                   ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 1                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; stratixv_ram_block          ; 8                     ;
;                             ;                       ;
; Max LUT depth               ; 12.00                 ;
; Average LUT depth           ; 5.08                  ;
+-----------------------------+-----------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 78                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 96                                       ;
;     normal            ; 96                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 21                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 93                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.49                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:14     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jul 01 07:28:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_Default -c DE0_NANO_SOC_Default
Warning (12473): User specified to use only one processors but 16 processors were detected which could be used to decrease run time.
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2020.07.01.07:29:04 Progress: Loading QSYS/system.qsys
Info (12250): 2020.07.01.07:29:04 Progress: Reading input file
Info (12250): 2020.07.01.07:29:04 Progress: Adding ant_clk [altera_pll 17.1]
Info (12250): 2020.07.01.07:29:05 Progress: Parameterizing module ant_clk
Info (12250): 2020.07.01.07:29:06 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module clk_0
Info (12250): 2020.07.01.07:29:06 Progress: Adding cnt_start [altera_avalon_pio 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module cnt_start
Info (12250): 2020.07.01.07:29:06 Progress: Adding datain [altera_avalon_pio 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module datain
Info (12250): 2020.07.01.07:29:06 Progress: Adding led [altera_avalon_pio 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module led
Info (12250): 2020.07.01.07:29:06 Progress: Adding master_0 [altera_jtag_avalon_master 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module master_0
Info (12250): 2020.07.01.07:29:06 Progress: Adding ph_dly [altera_avalon_pio 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module ph_dly
Info (12250): 2020.07.01.07:29:06 Progress: Adding pll_reconfig_0 [altera_pll_reconfig 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module pll_reconfig_0
Info (12250): 2020.07.01.07:29:06 Progress: Adding sw [altera_avalon_pio 17.1]
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing module sw
Info (12250): 2020.07.01.07:29:06 Progress: Building connections
Info (12250): 2020.07.01.07:29:06 Progress: Parameterizing connections
Info (12250): 2020.07.01.07:29:06 Progress: Validating
Info (12250): 2020.07.01.07:29:08 Progress: Done reading input file
Info (12250): System.ant_clk: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info (12250): System.ant_clk: Able to implement PLL with user settings
Info (12250): System.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Ant_clk: "system" instantiated altera_pll "ant_clk"
Info (12250): Cnt_start: Starting RTL generation for module 'system_cnt_start'
Info (12250): Cnt_start:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_cnt_start --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0003_cnt_start_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0003_cnt_start_gen//system_cnt_start_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Cnt_start: Done RTL generation for module 'system_cnt_start'
Info (12250): Cnt_start: "system" instantiated altera_avalon_pio "cnt_start"
Info (12250): Datain: Starting RTL generation for module 'system_datain'
Info (12250): Datain:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_datain --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0004_datain_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0004_datain_gen//system_datain_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Datain: Done RTL generation for module 'system_datain'
Info (12250): Datain: "system" instantiated altera_avalon_pio "datain"
Info (12250): Led: Starting RTL generation for module 'system_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0005_led_gen//system_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'system_led'
Info (12250): Led: "system" instantiated altera_avalon_pio "led"
Info (12250): Master_0: "system" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Ph_dly: Starting RTL generation for module 'system_ph_dly'
Info (12250): Ph_dly:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_ph_dly --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0006_ph_dly_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0006_ph_dly_gen//system_ph_dly_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ph_dly: Done RTL generation for module 'system_ph_dly'
Info (12250): Ph_dly: "system" instantiated altera_avalon_pio "ph_dly"
Warning (12251): Quartus_synth: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
Info (12250): Pll_reconfig_0: "system" instantiated altera_pll_reconfig "pll_reconfig_0"
Info (12250): Sw: Starting RTL generation for module 'system_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_sw --dir=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/ProTools/AppData/Local/Temp/alt8444_6872350014532535534.dir/0008_sw_gen//system_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'system_sw'
Info (12250): Sw: "system" instantiated altera_avalon_pio "sw"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info (12250): Pll_reconfig_0_mgmt_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pll_reconfig_0_mgmt_avalon_slave_translator"
Info (12250): Master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info (12250): Pll_reconfig_0_mgmt_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pll_reconfig_0_mgmt_avalon_slave_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info (12250): Reusing file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 32 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_soc_default.v
    Info (12023): Found entity 1: DE0_NANO_SOC_Default File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bitstreamer.v
    Info (12023): Found entity 1: bitstreamer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 9
Warning (10229): Verilog HDL Expression warning at bitstreamer_tb.v(59): truncated literal to match 10 bits File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file bitstreamer_tb.v
    Info (12023): Found entity 1: bitstreamer_tb File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v Line: 3
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/system/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 6 design units, including 6 entities, in source file db/ip/system/submodules/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2112
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Warning (12090): Entity "altera_std_synchronizer" obtained from "db/ip/system/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_ant_clk.v
    Info (12023): Found entity 1: system_ant_clk File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_cnt_start.v
    Info (12023): Found entity 1: system_cnt_start File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_cnt_start.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_datain.v
    Info (12023): Found entity 1: system_datain File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_datain.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_led.v
    Info (12023): Found entity 1: system_led File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0.v
    Info (12023): Found entity 1: system_master_0 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: system_master_0_b2p_adapter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: system_master_0_p2b_adapter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_master_0_timing_adt.sv
    Info (12023): Found entity 1: system_master_0_timing_adt File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_ph_dly.v
    Info (12023): Found entity 1: system_ph_dly File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ph_dly.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sw.v
    Info (12023): Found entity 1: system_sw File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at DE0_NANO_SOC_Default.v(141): created implicit net for "bitout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at bitstreamer_tb.v(43): created implicit net for "bitout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer_tb.v Line: 43
Info (12127): Elaborating entity "DE0_NANO_SOC_Default" for the top level hierarchy
Warning (10034): Output port "ADC_CONVST" at DE0_NANO_SOC_Default.v(5) has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 5
Warning (10034): Output port "ADC_SCK" at DE0_NANO_SOC_Default.v(6) has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 6
Warning (10034): Output port "ADC_SDI" at DE0_NANO_SOC_Default.v(7) has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 7
Info (12128): Elaborating entity "system" for hierarchy "system:u0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 117
Info (12128): Elaborating entity "system_ant_clk" for hierarchy "system:u0|system_ant_clk:ant_clk" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 68
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 239
Info (12133): Instantiated megafunction "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" with the following parameter: File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_ant_clk.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "60.640000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "4"
    Info (12134): Parameter "c_cnt_lo_div0" = "3"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "424.479999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "2102815902"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "system_cnt_start" for hierarchy "system:u0|system_cnt_start:cnt_start" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 79
Info (12128): Elaborating entity "system_datain" for hierarchy "system:u0|system_datain:datain" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 90
Info (12128): Elaborating entity "system_led" for hierarchy "system:u0|system_led:led" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 101
Info (12128): Elaborating entity "system_master_0" for hierarchy "system:u0|system_master_0:master_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 119
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 231
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "system_master_0_timing_adt" for hierarchy "system:u0|system_master_0:master_0|system_master_0_timing_adt:timing_adt" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at system_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "system:u0|system_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "system_master_0_b2p_adapter" for hierarchy "system:u0|system_master_0:master_0|system_master_0_b2p_adapter:b2p_adapter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at system_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "system_master_0_p2b_adapter" for hierarchy "system:u0|system_master_0:master_0|system_master_0_p2b_adapter:p2b_adapter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|system_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_ph_dly" for hierarchy "system:u0|system_ph_dly:ph_dly" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 130
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 154
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "system_sw" for hierarchy "system:u0|system_sw:sw" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 162
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 205
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 493
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 557
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datain_s1_translator" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 621
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 958
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1042
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1083
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1724
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1740
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1870
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1917
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1934
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2036
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2168
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2197
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 268
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller_001" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/system.v Line: 331
Info (12128): Elaborating entity "bitstreamer" for hierarchy "bitstreamer:dut" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 142
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(65): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 65
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(80): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 80
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(81): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 81
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(87): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 87
Warning (10230): Verilog HDL assignment warning at bitstreamer.v(88): truncated value with size 32 to match size of target (8) File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/bitstreamer.v Line: 88
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.07.01.07:29:30 Progress: Loading sldf565453e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/sldf565453e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "system:u0|system_ant_clk:ant_clk|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:u0|system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/altsyncram_g0n1.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[1]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[3]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[5]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[15]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[17]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[19]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[21]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[23]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_0[25]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 76
    Warning (13010): Node "GPIO_1[1]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[3]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[5]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[15]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[17]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[19]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[21]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[23]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
    Warning (13010): Node "GPIO_1[25]~synth" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 80
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 5
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 6
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 7
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 117 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 194
    Info (17048): Logic cell "system:u0|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/db/ip/system/submodules/altera_pll_reconfig_core.v Line: 1919
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_SDO" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 8
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 11
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.v Line: 12
Info (21057): Implemented 3209 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 12 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 3099 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 4957 megabytes
    Info: Processing ended: Wed Jul 01 07:29:54 2020
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/SHARED_DRIVE/Quartus_workspaces/Antenna_Modulation_HDLv1_2020_Quartus/DE0_NANO_SOC_Default.map.smsg.


