{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670707037691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 15:17:17 2022 " "Processing started: Sat Dec 10 15:17:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670707037693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670707037693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670707037693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670707037722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670707037937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670707037937 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670707037966 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670707037966 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670707038509 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670707038535 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670707038553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.506 " "Worst-case setup slack is 2.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.506               0.000 iCLK  " "    2.506               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707038597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 iCLK  " "    0.276               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707038604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.101 " "Worst-case recovery slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 iCLK  " "    1.101               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707038609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.839 " "Worst-case removal slack is 1.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839               0.000 iCLK  " "    1.839               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707038613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 iCLK  " "    9.631               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707038617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707038617 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707038662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707038662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707038662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707038662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.530 ns " "Worst Case Available Settling Time: 36.530 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707038662 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707038662 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038662 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.506 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.506  " "Path #1: Setup slack is 2.506 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q " "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106      3.106  R        clock network delay " "     3.106      3.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.232     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "     3.338      0.232     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q " "     3.338      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.984 FF    IC  ImmMux\|o_O\[31\]~0\|datad " "     4.322      0.984 FF    IC  ImmMux\|o_O\[31\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.447      0.125 FF  CELL  ImmMux\|o_O\[31\]~0\|combout " "     4.447      0.125 FF  CELL  ImmMux\|o_O\[31\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.741      0.294 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|datac " "     4.741      0.294 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|combout " "     5.022      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.315      0.293 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|datab " "     5.315      0.293 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.740      0.425 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|combout " "     5.740      0.425 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.989      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|datad " "     5.989      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.114      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|combout " "     6.114      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.364      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|datad " "     6.364      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.489      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|combout " "     6.489      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.909      0.420 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|datad " "     6.909      0.420 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.034      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|combout " "     7.034      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.284      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|datad " "     7.284      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.409      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|combout " "     7.409      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.668      0.259 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|datac " "     7.668      0.259 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.949      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|combout " "     7.949      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.203      0.254 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|datac " "     8.203      0.254 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.484      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|combout " "     8.484      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.733      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|datad " "     8.733      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.858      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|combout " "     8.858      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.108      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|datad " "     9.108      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.233      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|combout " "     9.233      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.490      0.257 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|datac " "     9.490      0.257 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.771      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|combout " "     9.771      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.020      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|datad " "    10.020      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.145      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|combout " "    10.145      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.396      0.251 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|datad " "    10.396      0.251 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.521      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|combout " "    10.521      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.779      0.258 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|datac " "    10.779      0.258 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.060      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|combout " "    11.060      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.319      0.259 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|datac " "    11.319      0.259 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.600      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|combout " "    11.600      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.848      0.248 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|datad " "    11.848      0.248 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.973      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|combout " "    11.973      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.223      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|datad " "    12.223      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.348      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|combout " "    12.348      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.598      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|datad " "    12.598      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.723      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|combout " "    12.723      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.975      0.252 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|datad " "    12.975      0.252 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.100      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|combout " "    13.100      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.349      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|datad " "    13.349      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.474      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|combout " "    13.474      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.959      0.485 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|datad " "    13.959      0.485 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.084      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|combout " "    14.084      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.336      0.252 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|datad " "    14.336      0.252 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.461      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|combout " "    14.461      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.714      0.253 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|datad " "    14.714      0.253 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.839      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|combout " "    14.839      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.081      0.242 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|datad " "    15.081      0.242 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.206      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|combout " "    15.206      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.454      0.248 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|datad " "    15.454      0.248 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.579      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|combout " "    15.579      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.828      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|datad " "    15.828      0.249 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.953      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|combout " "    15.953      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.208      0.255 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|datac " "    16.208      0.255 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.489      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|combout " "    16.489      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.739      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|datad " "    16.739      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.864      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|combout " "    16.864      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.114      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|datad " "    17.114      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.239      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|combout " "    17.239      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.495      0.256 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|datac " "    17.495      0.256 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.776      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|combout " "    17.776      0.281 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.026      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|datad " "    18.026      0.250 FF    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.151      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|combout " "    18.151      0.125 FF  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.389      0.238 FF    IC  ALUDesign\|ALUMulti\|Mux31~27\|datad " "    18.389      0.238 FF    IC  ALUDesign\|ALUMulti\|Mux31~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.514      0.125 FF  CELL  ALUDesign\|ALUMulti\|Mux31~27\|combout " "    18.514      0.125 FF  CELL  ALUDesign\|ALUMulti\|Mux31~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.748      0.234 FF    IC  ALUDesign\|ALUMulti\|Mux0~0\|datac " "    18.748      0.234 FF    IC  ALUDesign\|ALUMulti\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.029      0.281 FF  CELL  ALUDesign\|ALUMulti\|Mux0~0\|combout " "    19.029      0.281 FF  CELL  ALUDesign\|ALUMulti\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.265      0.236 FF    IC  ALUDesign\|ALUMulti\|Mux0~1\|datac " "    19.265      0.236 FF    IC  ALUDesign\|ALUMulti\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.546      0.281 FF  CELL  ALUDesign\|ALUMulti\|Mux0~1\|combout " "    19.546      0.281 FF  CELL  ALUDesign\|ALUMulti\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.245      0.699 FF    IC  ALUDesign\|ALUMulti\|Mux0~15\|datad " "    20.245      0.699 FF    IC  ALUDesign\|ALUMulti\|Mux0~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.370      0.125 FF  CELL  ALUDesign\|ALUMulti\|Mux0~15\|combout " "    20.370      0.125 FF  CELL  ALUDesign\|ALUMulti\|Mux0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.370      0.000 FF    IC  EXMEMRegisters\|x1_5\|\\G_32bit_DFFG:31:DFFR\|s_Q\|d " "    20.370      0.000 FF    IC  EXMEMRegisters\|x1_5\|\\G_32bit_DFFG:31:DFFR\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.474      0.104 FF  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q " "    20.474      0.104 FF  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.974      2.974  R        clock network delay " "    22.974      2.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.982      0.008           clock pessimism removed " "    22.982      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.962     -0.020           clock uncertainty " "    22.962     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980      0.018     uTsu  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q " "    22.980      0.018     uTsu  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.474 " "Data Arrival Time  :    20.474" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.980 " "Data Required Time :    22.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.506  " "Slack              :     2.506 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.276" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.276  " "Path #1: Hold slack is 0.276 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q " "From Node    : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.994      2.994  R        clock network delay " "     2.994      2.994  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.232     uTco  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q " "     3.226      0.232     uTco  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.226      0.000 RR  CELL  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:4:DFFR\|s_Q\|q " "     3.226      0.000 RR  CELL  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:4:DFFR\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      0.634 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\] " "     3.860      0.634 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.932      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.466      3.466  R        clock network delay " "     3.466      3.466  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434     -0.032           clock pessimism removed " "     3.434     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.000           clock uncertainty " "     3.434      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.656      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.932 " "Data Arrival Time  :     3.932" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.656 " "Data Required Time :     3.656" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.276  " "Slack              :     0.276 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.101 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.101" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.101  " "Path #1: Recovery slack is 1.101 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "To Node      : IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106      3.106  R        clock network delay " "     3.106      3.106  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.232     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "     3.338      0.232     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q " "     3.338      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.984 FF    IC  ImmMux\|o_O\[0\]~29\|datad " "     4.322      0.984 FF    IC  ImmMux\|o_O\[0\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.150 FR  CELL  ImmMux\|o_O\[0\]~29\|combout " "     4.472      0.150 FR  CELL  ImmMux\|o_O\[0\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.266      0.794 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac " "     5.266      0.794 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.270 RF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout " "     5.536      0.270 RF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.790      0.254 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac " "     5.790      0.254 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.071      0.281 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout " "     6.071      0.281 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.322      0.251 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad " "     6.322      0.251 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.447      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout " "     6.447      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.698      0.251 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad " "     6.698      0.251 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.823      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout " "     6.823      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.073      0.250 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|datad " "     7.073      0.250 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|combout " "     7.198      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.425      0.227 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|datad " "     7.425      0.227 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.550      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|combout " "     7.550      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.811      0.261 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|datad " "     7.811      0.261 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.936      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|combout " "     7.936      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.170      0.234 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|datac " "     8.170      0.234 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.451      0.281 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|combout " "     8.451      0.281 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.704      0.253 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|datad " "     8.704      0.253 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.829      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|combout " "     8.829      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.057      0.228 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|datad " "     9.057      0.228 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.182      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|combout " "     9.182      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.421      0.239 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|datad " "     9.421      0.239 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.546      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|combout " "     9.546      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.014      0.468 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|datad " "    10.014      0.468 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.139      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|combout " "    10.139      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.399      0.260 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|datad " "    10.399      0.260 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.524      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|combout " "    10.524      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.762      0.238 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|datad " "    10.762      0.238 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.887      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|combout " "    10.887      0.125 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.862      0.975 FF    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|xor2\|o_F\|datad " "    11.862      0.975 FF    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.012      0.150 FR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|xor2\|o_F\|combout " "    12.012      0.150 FR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.974      0.962 RR    IC  ALUDesign\|bneIns\|Equal0~6\|datad " "    12.974      0.962 RR    IC  ALUDesign\|bneIns\|Equal0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.113      0.139 RF  CELL  ALUDesign\|bneIns\|Equal0~6\|combout " "    13.113      0.139 RF  CELL  ALUDesign\|bneIns\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.341      0.228 FF    IC  ALUDesign\|bneIns\|Equal0~7\|datad " "    13.341      0.228 FF    IC  ALUDesign\|bneIns\|Equal0~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.466      0.125 FF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout " "    13.466      0.125 FF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.699      0.233 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac " "    13.699      0.233 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.980      0.281 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout " "    13.980      0.281 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.396      0.416 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac " "    14.396      0.416 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.677      0.281 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout " "    14.677      0.281 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.913      0.236 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac " "    14.913      0.236 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.194      0.281 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout " "    15.194      0.281 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.422      0.228 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad " "    15.422      0.228 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.547      0.125 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout " "    15.547      0.125 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.775      0.228 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad " "    15.775      0.228 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.925      0.150 FR  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout " "    15.925      0.150 FR  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.130      0.205 RR    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad " "    16.130      0.205 RR    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.285      0.155 RR  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout " "    16.285      0.155 RR  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.488      0.203 RR    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad " "    16.488      0.203 RR    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.627      0.139 RF  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout " "    16.627      0.139 RF  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.883      0.256 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|datac " "    16.883      0.256 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.143      0.260 FR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|combout " "    17.143      0.260 FR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.348      0.205 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|datad " "    17.348      0.205 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.503      0.155 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|combout " "    17.503      0.155 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.579      2.076 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|inclk\[0\] " "    19.579      2.076 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.579      0.000 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|outclk " "    19.579      0.000 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.496      1.917 RR    IC  IDEXRegisters\|Inst\|\\G_32bit_DFFG:19:DFFR\|s_Q\|clrn " "    21.496      1.917 RR    IC  IDEXRegisters\|Inst\|\\G_32bit_DFFG:19:DFFR\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.265      0.769 RF  CELL  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "    22.265      0.769 RF  CELL  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.360      3.360  R        clock network delay " "    23.360      3.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.368      0.008           clock pessimism removed " "    23.368      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.348     -0.020           clock uncertainty " "    23.348     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.366      0.018     uTsu  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "    23.366      0.018     uTsu  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.265 " "Data Arrival Time  :    22.265" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.366 " "Data Required Time :    23.366" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.101  " "Slack              :     1.101 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038678 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038678 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.839 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.839  " "Path #1: Removal slack is 1.839 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q " "From Node    : MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      2.983  R        clock network delay " "     2.983      2.983  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.232     uTco  MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q " "     3.215      0.232     uTco  MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.000 FF  CELL  MEMWBRegisters\|x3_10\|s_Q\|q " "     3.215      0.000 FF  CELL  MEMWBRegisters\|x3_10\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.000 FF    IC  HazardUnitNew\|o_stall\[1\]~13\|datac " "     3.215      0.000 FF    IC  HazardUnitNew\|o_stall\[1\]~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.588      0.373 FR  CELL  HazardUnitNew\|o_stall\[1\]~13\|combout " "     3.588      0.373 FR  CELL  HazardUnitNew\|o_stall\[1\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.792      0.204 RR    IC  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|datad " "     3.792      0.204 RR    IC  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.925      0.133 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|combout " "     3.925      0.133 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.349      0.424 FF    IC  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:11:DFFR\|s_Q\|clrn " "     4.349      0.424 FF    IC  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:11:DFFR\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.088      0.739 FR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "     5.088      0.739 FR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063     -0.032           clock pessimism removed " "     3.063     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.000           clock uncertainty " "     3.063      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.186      uTh  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "     3.249      0.186      uTh  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.088 " "Data Arrival Time  :     5.088" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.249 " "Data Required Time :     3.249" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.839  " "Slack              :     1.839 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707038680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707038680 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670707038681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670707038694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670707038990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.961 " "Worst-case setup slack is 3.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.961               0.000 iCLK  " "    3.961               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.278 " "Worst-case hold slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 iCLK  " "    0.278               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.747 " "Worst-case recovery slack is 2.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 iCLK  " "    2.747               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.653 " "Worst-case removal slack is 1.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 iCLK  " "    1.653               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.650 " "Worst-case minimum pulse width slack is 9.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 iCLK  " "    9.650               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039151 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.816 ns " "Worst Case Available Settling Time: 36.816 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039206 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.961 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.961" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.961  " "Path #1: Setup slack is 3.961 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q " "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.034      0.213     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "     3.034      0.213     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.034      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q " "     3.034      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.914      0.880 FF    IC  ImmMux\|o_O\[31\]~0\|datad " "     3.914      0.880 FF    IC  ImmMux\|o_O\[31\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.048      0.134 FR  CELL  ImmMux\|o_O\[31\]~0\|combout " "     4.048      0.134 FR  CELL  ImmMux\|o_O\[31\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      0.229 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|datac " "     4.277      0.229 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.542      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|combout " "     4.542      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:0:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.782      0.240 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|datab " "     4.782      0.240 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.146      0.364 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|combout " "     5.146      0.364 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.355      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|datad " "     5.355      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.499      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|combout " "     5.499      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:2:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.709      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|datad " "     5.709      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.853      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|combout " "     5.853      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.241      0.388 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|datad " "     6.241      0.388 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.385      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|combout " "     6.385      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.594      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|datad " "     6.594      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.738      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|combout " "     6.738      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:5:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.947      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|datac " "     6.947      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.212      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|combout " "     7.212      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.417      0.205 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|datac " "     7.417      0.205 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.682      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|combout " "     7.682      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:7:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.891      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|datad " "     7.891      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.035      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|combout " "     8.035      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.244      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|datad " "     8.244      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.388      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|combout " "     8.388      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.595      0.207 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|datac " "     8.595      0.207 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.860      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|combout " "     8.860      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:10:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.069      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|datad " "     9.069      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.213      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|combout " "     9.213      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:11:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.423      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|datad " "     9.423      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.567      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|combout " "     9.567      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.775      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|datac " "     9.775      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.040      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|combout " "    10.040      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:13:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.249      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|datac " "    10.249      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.514      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|combout " "    10.514      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:14:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.722      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|datad " "    10.722      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.866      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|combout " "    10.866      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.076      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|datad " "    11.076      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.220      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|combout " "    11.220      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.430      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|datad " "    11.430      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.574      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|combout " "    11.574      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.785      0.211 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|datad " "    11.785      0.211 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.929      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|combout " "    11.929      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:18:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.138      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|datad " "    12.138      0.209 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.282      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|combout " "    12.282      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.720      0.438 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|datad " "    12.720      0.438 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.864      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|combout " "    12.864      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.075      0.211 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|datad " "    13.075      0.211 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.219      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|combout " "    13.219      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:21:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.431      0.212 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|datad " "    13.431      0.212 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.575      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|combout " "    13.575      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.773      0.198 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|datad " "    13.773      0.198 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.917      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|combout " "    13.917      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.125      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|datad " "    14.125      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.269      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|combout " "    14.269      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.477      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|datad " "    14.477      0.208 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.621      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|combout " "    14.621      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:25:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.827      0.206 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|datac " "    14.827      0.206 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.092      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|combout " "    15.092      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:26:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|datad " "    15.302      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.446      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|combout " "    15.446      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:27:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.656      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|datad " "    15.656      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.800      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|combout " "    15.800      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:28:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.007      0.207 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|datac " "    16.007      0.207 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.272      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|combout " "    16.272      0.265 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:29:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.482      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|datad " "    16.482      0.210 RR    IC  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.626      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|combout " "    16.626      0.144 RR  CELL  ALUDesign\|sw\|StoreWord\|RippleAdderTime\|\\G_NBit_Adder_1:30:AddingfirstAdder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.821      0.195 RR    IC  ALUDesign\|ALUMulti\|Mux31~27\|datad " "    16.821      0.195 RR    IC  ALUDesign\|ALUMulti\|Mux31~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.965      0.144 RR  CELL  ALUDesign\|ALUMulti\|Mux31~27\|combout " "    16.965      0.144 RR  CELL  ALUDesign\|ALUMulti\|Mux31~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.151      0.186 RR    IC  ALUDesign\|ALUMulti\|Mux0~0\|datac " "    17.151      0.186 RR    IC  ALUDesign\|ALUMulti\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.416      0.265 RR  CELL  ALUDesign\|ALUMulti\|Mux0~0\|combout " "    17.416      0.265 RR  CELL  ALUDesign\|ALUMulti\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.603      0.187 RR    IC  ALUDesign\|ALUMulti\|Mux0~1\|datac " "    17.603      0.187 RR    IC  ALUDesign\|ALUMulti\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.868      0.265 RR  CELL  ALUDesign\|ALUMulti\|Mux0~1\|combout " "    17.868      0.265 RR  CELL  ALUDesign\|ALUMulti\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.523      0.655 RR    IC  ALUDesign\|ALUMulti\|Mux0~15\|datad " "    18.523      0.655 RR    IC  ALUDesign\|ALUMulti\|Mux0~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.667      0.144 RR  CELL  ALUDesign\|ALUMulti\|Mux0~15\|combout " "    18.667      0.144 RR  CELL  ALUDesign\|ALUMulti\|Mux0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.667      0.000 RR    IC  EXMEMRegisters\|x1_5\|\\G_32bit_DFFG:31:DFFR\|s_Q\|d " "    18.667      0.000 RR    IC  EXMEMRegisters\|x1_5\|\\G_32bit_DFFG:31:DFFR\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.747      0.080 RR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q " "    18.747      0.080 RR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.702      2.702  R        clock network delay " "    22.702      2.702  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.709      0.007           clock pessimism removed " "    22.709      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.689     -0.020           clock uncertainty " "    22.689     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.708      0.019     uTsu  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q " "    22.708      0.019     uTsu  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:31:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.747 " "Data Arrival Time  :    18.747" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.708 " "Data Required Time :    22.708" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.961  " "Slack              :     3.961 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.278  " "Path #1: Hold slack is 0.278 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q " "From Node    : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.723      2.723  R        clock network delay " "     2.723      2.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.213     uTco  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q " "     2.936      0.213     uTco  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.000 FF  CELL  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:4:DFFR\|s_Q\|q " "     2.936      0.000 FF  CELL  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:4:DFFR\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.579 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\] " "     3.515      0.579 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.594      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      3.143  R        clock network delay " "     3.143      3.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115     -0.028           clock pessimism removed " "     3.115     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115      0.000           clock uncertainty " "     3.115      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.316      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.594 " "Data Arrival Time  :     3.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.316 " "Data Required Time :     3.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.278  " "Slack              :     0.278 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.747 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.747  " "Path #1: Recovery slack is 2.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "To Node      : IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.034      0.213     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "     3.034      0.213     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.034      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q " "     3.034      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.913      0.879 FF    IC  ImmMux\|o_O\[0\]~29\|datad " "     3.913      0.879 FF    IC  ImmMux\|o_O\[0\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.023      0.110 FF  CELL  ImmMux\|o_O\[0\]~29\|combout " "     4.023      0.110 FF  CELL  ImmMux\|o_O\[0\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.745      0.722 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac " "     4.745      0.722 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.983      0.238 FR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout " "     4.983      0.238 FR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.188      0.205 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac " "     5.188      0.205 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.453      0.265 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout " "     5.453      0.265 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.663      0.210 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad " "     5.663      0.210 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.807      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout " "     5.807      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.017      0.210 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad " "     6.017      0.210 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.161      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout " "     6.161      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.370      0.209 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|datad " "     6.370      0.209 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.514      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|combout " "     6.514      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.702      0.188 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|datad " "     6.702      0.188 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.846      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|combout " "     6.846      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:9:AddingfirstAdder\|and2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.062      0.216 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|datad " "     7.062      0.216 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.206      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|combout " "     7.206      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.392      0.186 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|datac " "     7.392      0.186 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.657      0.265 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|combout " "     7.657      0.265 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:12:AddingfirstAdder\|and2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.861      0.204 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|datad " "     7.861      0.204 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.005      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|combout " "     8.005      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.193      0.188 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|datad " "     8.193      0.188 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|combout " "     8.337      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:15:AddingfirstAdder\|and2\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.532      0.195 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|datad " "     8.532      0.195 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.676      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|combout " "     8.676      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:16:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.097      0.421 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|datad " "     9.097      0.421 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.241      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|combout " "     9.241      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:17:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.456      0.215 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|datad " "     9.456      0.215 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.600      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|combout " "     9.600      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:19:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.795      0.195 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|datad " "     9.795      0.195 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.939      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|combout " "     9.939      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:20:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.149      0.210 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|and2\|o_F\|datad " "    10.149      0.210 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.293      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|and2\|o_F\|combout " "    10.293      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:22:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.502      0.209 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F\|datad " "    10.502      0.209 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.646      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F\|combout " "    10.646      0.144 RR  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:23:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.343      0.697 RR    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|xor2\|o_F\|datad " "    11.343      0.697 RR    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.487      0.144 RR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|xor2\|o_F\|combout " "    11.487      0.144 RR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:24:AddingfirstAdder\|xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.085      0.598 RR    IC  ALUDesign\|bneIns\|Equal0~7\|datac " "    12.085      0.598 RR    IC  ALUDesign\|bneIns\|Equal0~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.328      0.243 RF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout " "    12.328      0.243 RF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.540      0.212 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac " "    12.540      0.212 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.792      0.252 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout " "    12.792      0.252 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.162      0.370 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac " "    13.162      0.370 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.414      0.252 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout " "    13.414      0.252 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.629      0.215 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac " "    13.629      0.215 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.881      0.252 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout " "    13.881      0.252 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.089      0.208 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad " "    14.089      0.208 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.199      0.110 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout " "    14.199      0.110 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.406      0.207 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad " "    14.406      0.207 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.540      0.134 FR  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout " "    14.540      0.134 FR  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.729      0.189 RR    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad " "    14.729      0.189 RR    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.873      0.144 RR  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout " "    14.873      0.144 RR  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.060      0.187 RR    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad " "    15.060      0.187 RR    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.185      0.125 RF  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout " "    15.185      0.125 RF  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.419      0.234 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|datac " "    15.419      0.234 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.656      0.237 FR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|combout " "    15.656      0.237 FR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.845      0.189 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|datad " "    15.845      0.189 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.989      0.144 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|combout " "    15.989      0.144 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.921      1.932 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|inclk\[0\] " "    17.921      1.932 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.921      0.000 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|outclk " "    17.921      0.000 RR  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.624      1.703 RR    IC  IDEXRegisters\|Inst\|\\G_32bit_DFFG:19:DFFR\|s_Q\|clrn " "    19.624      1.703 RR    IC  IDEXRegisters\|Inst\|\\G_32bit_DFFG:19:DFFR\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.314      0.690 RF  CELL  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "    20.314      0.690 RF  CELL  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.055      3.055  R        clock network delay " "    23.055      3.055  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.062      0.007           clock pessimism removed " "    23.062      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.042     -0.020           clock uncertainty " "    23.042     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.061      0.019     uTsu  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "    23.061      0.019     uTsu  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.314 " "Data Arrival Time  :    20.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.061 " "Data Required Time :    23.061" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.747  " "Slack              :     2.747 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.653 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.653" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.653  " "Path #1: Removal slack is 1.653 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q " "From Node    : MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      2.711  R        clock network delay " "     2.711      2.711  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.924      0.213     uTco  MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q " "     2.924      0.213     uTco  MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.924      0.000 FF  CELL  MEMWBRegisters\|x3_10\|s_Q\|q " "     2.924      0.000 FF  CELL  MEMWBRegisters\|x3_10\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.924      0.000 FF    IC  HazardUnitNew\|o_stall\[1\]~13\|datac " "     2.924      0.000 FF    IC  HazardUnitNew\|o_stall\[1\]~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.257      0.333 FR  CELL  HazardUnitNew\|o_stall\[1\]~13\|combout " "     3.257      0.333 FR  CELL  HazardUnitNew\|o_stall\[1\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.445      0.188 RR    IC  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|datad " "     3.445      0.188 RR    IC  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.120 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|combout " "     3.565      0.120 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.943      0.378 FF    IC  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:11:DFFR\|s_Q\|clrn " "     3.943      0.378 FF    IC  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:11:DFFR\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.606      0.663 FR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "     4.606      0.663 FR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      2.810  R        clock network delay " "     2.810      2.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782     -0.028           clock pessimism removed " "     2.782     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782      0.000           clock uncertainty " "     2.782      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.171      uTh  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "     2.953      0.171      uTh  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.606 " "Data Arrival Time  :     4.606" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.953 " "Data Required Time :     2.953" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.653  " "Slack              :     1.653 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039224 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670707039225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.382 " "Worst-case setup slack is 11.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.382               0.000 iCLK  " "   11.382               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 iCLK  " "    0.098               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.458 " "Worst-case recovery slack is 10.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.458               0.000 iCLK  " "   10.458               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 iCLK  " "    0.893               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670707039357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670707039357 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.279 ns " "Worst Case Available Settling Time: 38.279 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039404 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670707039404 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039404 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.382 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.382" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.382  " "Path #1: Setup slack is 11.382 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:16:DFFR\|s_Q " "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:16:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      1.667  R        clock network delay " "     1.667      1.667  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.105     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "     1.772      0.105     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q " "     1.772      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.526 FF    IC  ImmMux\|o_O\[0\]~29\|datad " "     2.298      0.526 FF    IC  ImmMux\|o_O\[0\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.072 FR  CELL  ImmMux\|o_O\[0\]~29\|combout " "     2.370      0.072 FR  CELL  ImmMux\|o_O\[0\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.735      0.365 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac " "     2.735      0.365 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.125 RF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout " "     2.860      0.125 RF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.982      0.122 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac " "     2.982      0.122 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115      0.133 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout " "     3.115      0.133 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.121 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad " "     3.236      0.121 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout " "     3.299      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.120 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad " "     3.419      0.120 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout " "     3.482      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.033      0.551 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|datad " "     4.033      0.551 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.096      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|combout " "     4.096      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.416      0.320 FF    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|datad " "     4.416      0.320 FF    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.072 FR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|combout " "     4.488      0.072 FR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.603      0.115 RR    IC  ALUDesign\|bneIns\|Equal0~2\|datab " "     4.603      0.115 RR    IC  ALUDesign\|bneIns\|Equal0~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.780      0.177 RF  CELL  ALUDesign\|bneIns\|Equal0~2\|combout " "     4.780      0.177 RF  CELL  ALUDesign\|bneIns\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.338      0.558 FF    IC  ALUDesign\|bneIns\|Equal0~3\|dataa " "     5.338      0.558 FF    IC  ALUDesign\|bneIns\|Equal0~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.511      0.173 FF  CELL  ALUDesign\|bneIns\|Equal0~3\|combout " "     5.511      0.173 FF  CELL  ALUDesign\|bneIns\|Equal0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.110 FF    IC  ALUDesign\|bneIns\|Equal0~4\|datac " "     5.621      0.110 FF    IC  ALUDesign\|bneIns\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.754      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~4\|combout " "     5.754      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.525 FF    IC  ALUDesign\|bneIns\|Equal0~5\|datad " "     6.279      0.525 FF    IC  ALUDesign\|bneIns\|Equal0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.342      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~5\|combout " "     6.342      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.472      0.130 FF    IC  ALUDesign\|bneIns\|Equal0~6\|datab " "     6.472      0.130 FF    IC  ALUDesign\|bneIns\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.646      0.174 FF  CELL  ALUDesign\|bneIns\|Equal0~6\|combout " "     6.646      0.174 FF  CELL  ALUDesign\|bneIns\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.755      0.109 FF    IC  ALUDesign\|bneIns\|Equal0~7\|datad " "     6.755      0.109 FF    IC  ALUDesign\|bneIns\|Equal0~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.818      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout " "     6.818      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.111 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac " "     6.929      0.111 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.062      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout " "     7.062      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      0.209 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac " "     7.271      0.209 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.404      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout " "     7.404      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.517      0.113 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac " "     7.517      0.113 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.650      0.133 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout " "     7.650      0.133 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.759      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad " "     7.759      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.822      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout " "     7.822      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.108 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad " "     7.930      0.108 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.993      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout " "     7.993      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.102      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad " "     8.102      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout " "     8.165      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.272      0.107 FF    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad " "     8.272      0.107 FF    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.344      0.072 FR  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout " "     8.344      0.072 FR  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.554      0.210 RR    IC  HazardUnitNew\|o_flush\[1\]~2\|datad " "     8.554      0.210 RR    IC  HazardUnitNew\|o_flush\[1\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.620      0.066 RF  CELL  HazardUnitNew\|o_flush\[1\]~2\|combout " "     8.620      0.066 RF  CELL  HazardUnitNew\|o_flush\[1\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.774      0.154 FF    IC  HazardUnitNew\|o_stall\[1\]~20\|dataa " "     8.774      0.154 FF    IC  HazardUnitNew\|o_stall\[1\]~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.978      0.204 FF  CELL  HazardUnitNew\|o_stall\[1\]~20\|combout " "     8.978      0.204 FF  CELL  HazardUnitNew\|o_stall\[1\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.902      0.924 FF    IC  EXMEMRegisters\|x1_5\|\\G_32bit_DFFG:16:DFFR\|s_Q\|ena " "     9.902      0.924 FF    IC  EXMEMRegisters\|x1_5\|\\G_32bit_DFFG:16:DFFR\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.225      0.323 FF  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:16:DFFR\|s_Q " "    10.225      0.323 FF  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:16:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.600      1.600  R        clock network delay " "    21.600      1.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.620      0.020           clock pessimism removed " "    21.620      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.600     -0.020           clock uncertainty " "    21.600     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.607      0.007     uTsu  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:16:DFFR\|s_Q " "    21.607      0.007     uTsu  EXMEM:EXMEMRegisters\|dffg32:x1_5\|dffg:\\G_32bit_DFFG:16:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.225 " "Data Arrival Time  :    10.225" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.607 " "Data Required Time :    21.607" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.382  " "Slack              :    11.382 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039413 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039413 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.098 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039418 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.098  " "Path #1: Hold slack is 0.098 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q " "From Node    : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.607      1.607  R        clock network delay " "     1.607      1.607  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      0.105     uTco  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q " "     1.712      0.105     uTco  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:4:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      0.000 RR  CELL  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:4:DFFR\|s_Q\|q " "     1.712      0.000 RR  CELL  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:4:DFFR\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.998      0.286 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\] " "     1.998      0.286 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.034      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     2.034      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.852      1.852  R        clock network delay " "     1.852      1.852  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832     -0.020           clock pessimism removed " "     1.832     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.000           clock uncertainty " "     1.832      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     1.936      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.034 " "Data Arrival Time  :     2.034" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.936 " "Data Required Time :     1.936" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.098  " "Slack              :     0.098 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039418 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.458 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.458" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039419 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.458  " "Path #1: Recovery slack is 10.458 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "From Node    : IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "To Node      : IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      1.667  R        clock network delay " "     1.667      1.667  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.105     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q " "     1.772      0.105     uTco  IDEX:IDEXRegisters\|dffg:alusrc\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q " "     1.772      0.000 FF  CELL  IDEXRegisters\|alusrc\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.526 FF    IC  ImmMux\|o_O\[0\]~29\|datad " "     2.298      0.526 FF    IC  ImmMux\|o_O\[0\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.072 FR  CELL  ImmMux\|o_O\[0\]~29\|combout " "     2.370      0.072 FR  CELL  ImmMux\|o_O\[0\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.735      0.365 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac " "     2.735      0.365 RR    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.125 RF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout " "     2.860      0.125 RF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:1:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.982      0.122 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac " "     2.982      0.122 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.115      0.133 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout " "     3.115      0.133 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:3:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.121 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad " "     3.236      0.121 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout " "     3.299      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:4:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.120 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad " "     3.419      0.120 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout " "     3.482      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|and2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.033      0.551 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|datad " "     4.033      0.551 FF    IC  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.096      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|combout " "     4.096      0.063 FF  CELL  ALUDesign\|Slti\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:6:AddingfirstAdder\|or1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.416      0.320 FF    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|datad " "     4.416      0.320 FF    IC  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.072 FR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|combout " "     4.488      0.072 FR  CELL  ALUDesign\|bneIns\|Adder\|RippleAdderTime\|\\G_NBit_Adder_1:8:AddingfirstAdder\|xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.603      0.115 RR    IC  ALUDesign\|bneIns\|Equal0~2\|datab " "     4.603      0.115 RR    IC  ALUDesign\|bneIns\|Equal0~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.780      0.177 RF  CELL  ALUDesign\|bneIns\|Equal0~2\|combout " "     4.780      0.177 RF  CELL  ALUDesign\|bneIns\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.338      0.558 FF    IC  ALUDesign\|bneIns\|Equal0~3\|dataa " "     5.338      0.558 FF    IC  ALUDesign\|bneIns\|Equal0~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.511      0.173 FF  CELL  ALUDesign\|bneIns\|Equal0~3\|combout " "     5.511      0.173 FF  CELL  ALUDesign\|bneIns\|Equal0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.110 FF    IC  ALUDesign\|bneIns\|Equal0~4\|datac " "     5.621      0.110 FF    IC  ALUDesign\|bneIns\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.754      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~4\|combout " "     5.754      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.279      0.525 FF    IC  ALUDesign\|bneIns\|Equal0~5\|datad " "     6.279      0.525 FF    IC  ALUDesign\|bneIns\|Equal0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.342      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~5\|combout " "     6.342      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.472      0.130 FF    IC  ALUDesign\|bneIns\|Equal0~6\|datab " "     6.472      0.130 FF    IC  ALUDesign\|bneIns\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.646      0.174 FF  CELL  ALUDesign\|bneIns\|Equal0~6\|combout " "     6.646      0.174 FF  CELL  ALUDesign\|bneIns\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.755      0.109 FF    IC  ALUDesign\|bneIns\|Equal0~7\|datad " "     6.755      0.109 FF    IC  ALUDesign\|bneIns\|Equal0~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.818      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout " "     6.818      0.063 FF  CELL  ALUDesign\|bneIns\|Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.111 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac " "     6.929      0.111 FF    IC  ALUDesign\|bneIns\|Equal0~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.062      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout " "     7.062      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      0.209 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac " "     7.271      0.209 FF    IC  ALUDesign\|bneIns\|Equal0~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.404      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout " "     7.404      0.133 FF  CELL  ALUDesign\|bneIns\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.517      0.113 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac " "     7.517      0.113 FF    IC  ALUDesign\|ALUMulti\|Mux31~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.650      0.133 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout " "     7.650      0.133 FF  CELL  ALUDesign\|ALUMulti\|Mux31~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.759      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad " "     7.759      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.822      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout " "     7.822      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.108 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad " "     7.930      0.108 FF    IC  ALUDesign\|ALUMulti\|Mux31~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.993      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout " "     7.993      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.102      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad " "     8.102      0.109 FF    IC  ALUDesign\|ALUMulti\|Mux31~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout " "     8.165      0.063 FF  CELL  ALUDesign\|ALUMulti\|Mux31~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.272      0.107 FF    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad " "     8.272      0.107 FF    IC  ALUDesign\|ALUMulti\|Mux31~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.344      0.072 FR  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout " "     8.344      0.072 FR  CELL  ALUDesign\|ALUMulti\|Mux31~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.445      0.101 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|datac " "     8.445      0.101 RR    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.570      0.125 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|combout " "     8.570      0.125 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.678      0.108 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|datad " "     8.678      0.108 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.741      0.063 FF  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|combout " "     8.741      0.063 FF  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.846      1.105 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|inclk\[0\] " "     9.846      1.105 FF    IC  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.846      0.000 FF  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|outclk " "     9.846      0.000 FF  CELL  FLushSelMux\|\\G_5Bit_MUX:2:MUXI\|g_or3\|o_F~3clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.920      1.074 FF    IC  IDEXRegisters\|Inst\|\\G_32bit_DFFG:19:DFFR\|s_Q\|clrn " "    10.920      1.074 FF    IC  IDEXRegisters\|Inst\|\\G_32bit_DFFG:19:DFFR\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.311      0.391 FR  CELL  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "    11.311      0.391 FR  CELL  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.777      1.777  R        clock network delay " "    21.777      1.777  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.782      0.005           clock pessimism removed " "    21.782      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.762     -0.020           clock uncertainty " "    21.762     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.769      0.007     uTsu  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q " "    21.769      0.007     uTsu  IDEX:IDEXRegisters\|dffg32:Inst\|dffg:\\G_32bit_DFFG:19:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.311 " "Data Arrival Time  :    11.311" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.769 " "Data Required Time :    21.769" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.458  " "Slack              :    10.458 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039420 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.893 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.893" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.893  " "Path #1: Removal slack is 0.893 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q " "From Node    : MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "To Node      : EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599      1.599  R        clock network delay " "     1.599      1.599  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.704      0.105     uTco  MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q " "     1.704      0.105     uTco  MEMWB:MEMWBRegisters\|dffg:x3_10\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.704      0.000 FF  CELL  MEMWBRegisters\|x3_10\|s_Q\|q " "     1.704      0.000 FF  CELL  MEMWBRegisters\|x3_10\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.704      0.000 FF    IC  HazardUnitNew\|o_stall\[1\]~13\|datac " "     1.704      0.000 FF    IC  HazardUnitNew\|o_stall\[1\]~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.882      0.178 FR  CELL  HazardUnitNew\|o_stall\[1\]~13\|combout " "     1.882      0.178 FR  CELL  HazardUnitNew\|o_stall\[1\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      0.091 RR    IC  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|datad " "     1.973      0.091 RR    IC  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.064 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|combout " "     2.037      0.064 RF  CELL  FLushSelMux\|\\G_5Bit_MUX:1:MUXI\|g_or3\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.214 FF    IC  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:11:DFFR\|s_Q\|clrn " "     2.251      0.214 FF    IC  EXMEMRegisters\|x1_3\|\\G_32bit_DFFG:11:DFFR\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.617      0.366 FR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "     2.617      0.366 FR  CELL  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.660      1.660  R        clock network delay " "     1.660      1.660  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.640     -0.020           clock pessimism removed " "     1.640     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.640      0.000           clock uncertainty " "     1.640      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.084      uTh  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q " "     1.724      0.084      uTh  EXMEM:EXMEMRegisters\|dffg32:x1_3\|dffg:\\G_32bit_DFFG:11:DFFR\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.617 " "Data Arrival Time  :     2.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.724 " "Data Required Time :     1.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.893  " "Slack              :     0.893 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670707039422 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670707039422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670707039681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670707039683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670707039891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 15:17:19 2022 " "Processing ended: Sat Dec 10 15:17:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670707039891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670707039891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670707039891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670707039891 ""}
