--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Mblazetest.twx Mblazetest.ncd -o Mblazetest.twr
Mblazetest.pcf -ucf MBlazeUcf.ucf

Design file:              Mblazetest.ncd
Physical constraint file: Mblazetest.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPI1<0>     |    1.149(R)|      SLOW  |   -0.647(R)|      SLOW  |Clk_BUFGP         |   0.000|
GPI1<1>     |    1.445(R)|      SLOW  |   -0.927(R)|      SLOW  |Clk_BUFGP         |   0.000|
GPI1<2>     |    1.324(R)|      SLOW  |   -0.815(R)|      SLOW  |Clk_BUFGP         |   0.000|
GPI1<3>     |    1.455(R)|      SLOW  |   -0.944(R)|      SLOW  |Clk_BUFGP         |   0.000|
GPI1<4>     |    1.199(R)|      FAST  |   -0.682(R)|      SLOW  |Clk_BUFGP         |   0.000|
GPI1<5>     |    1.351(R)|      SLOW  |   -0.823(R)|      FAST  |Clk_BUFGP         |   0.000|
GPI1<6>     |    1.105(R)|      SLOW  |   -0.598(R)|      SLOW  |Clk_BUFGP         |   0.000|
GPI1<7>     |    1.656(R)|      SLOW  |   -1.055(R)|      FAST  |Clk_BUFGP         |   0.000|
Reset       |    2.510(R)|      SLOW  |   -1.623(R)|      FAST  |Clk_BUFGP         |   0.000|
UART_Rx     |    1.786(R)|      SLOW  |   -1.146(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
GPO1<0>     |         7.672(R)|      SLOW  |         4.051(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<1>     |         7.618(R)|      SLOW  |         4.022(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<2>     |         7.455(R)|      SLOW  |         3.951(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<3>     |         7.383(R)|      SLOW  |         3.892(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<4>     |         7.252(R)|      SLOW  |         3.748(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<5>     |         7.048(R)|      SLOW  |         3.638(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<6>     |         7.161(R)|      SLOW  |         3.716(R)|      FAST  |Clk_BUFGP         |   0.000|
GPO1<7>     |         7.243(R)|      SLOW  |         3.756(R)|      FAST  |Clk_BUFGP         |   0.000|
UART_Tx     |         7.829(R)|      SLOW  |         4.147(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.925|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 13 15:45:05 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



