###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:17:14 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.012 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.701 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.146 | 0.024 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.012 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.701 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.146 | 0.024 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.012 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.701 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    8.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.146 | 0.024 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.333
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.474
- Arrival Time                  4.265
= Slack Time                    5.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.209 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.013 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    6.982 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    7.702 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    8.572 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |    9.450 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.146 | 0.023 |   4.265 |    9.474 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -5.209 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.202 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -5.202 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.471
- Arrival Time                  3.377
= Slack Time                    6.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.094 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.897 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.866 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.586 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    9.456 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   3.377 |    9.471 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.094 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.088 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -6.088 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.377
= Slack Time                    6.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.094 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.898 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.867 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   3.377 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.094 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.088 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -6.088 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.377
= Slack Time                    6.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.095 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.898 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.867 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   3.377 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.095 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.088 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -6.088 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.378
= Slack Time                    6.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.095 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.898 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.867 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   3.378 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.095 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -6.088 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -6.088 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  3.378
= Slack Time                    6.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.095 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.898 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.867 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.587 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    9.457 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.169 | 0.015 |   3.378 |    9.472 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.095 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -6.088 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.289 | 0.007 |   0.007 |   -6.088 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.471
- Arrival Time                  3.376
= Slack Time                    6.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.095 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.899 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.868 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.588 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 1.169 | 0.013 |   3.376 |    9.471 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.095 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.090 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -6.090 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.471
- Arrival Time                  3.375
= Slack Time                    6.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.096 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    6.899 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    7.869 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    8.588 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |    9.458 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.169 | 0.012 |   3.375 |    9.471 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.096 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.091 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.289 | 0.005 |   0.005 |   -6.091 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  2.554
= Slack Time                    6.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.921 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    7.724 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    8.693 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    9.413 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 0.993 | 0.062 |   2.554 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.921 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -6.917 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.289 | 0.004 |   0.004 |   -6.917 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  2.554
= Slack Time                    6.921
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.921 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    7.725 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    8.694 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    9.414 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 0.993 | 0.062 |   2.554 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.921 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -6.917 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.289 | 0.004 |   0.004 |   -6.917 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.477
- Arrival Time                  2.553
= Slack Time                    6.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.924 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    7.728 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    8.697 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    9.417 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 0.992 | 0.060 |   2.553 |    9.477 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.924 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -6.923 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.289 | 0.001 |   0.001 |   -6.923 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  2.554
= Slack Time                    6.926
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.926 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    7.729 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    8.699 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    9.418 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 0.993 | 0.062 |   2.554 |    9.480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.926 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -6.921 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.289 | 0.005 |   0.005 |   -6.921 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.481
- Arrival Time                  2.554
= Slack Time                    6.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    6.927 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |    7.730 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |    8.699 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |    9.419 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 0.993 | 0.062 |   2.554 |    9.481 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.289 |       |   0.000 |   -6.927 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -6.921 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.289 | 0.006 |   0.006 |   -6.921 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                        -0.012
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.814
- Arrival Time                  2.551
= Slack Time                    7.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    7.263 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.125 | 0.803 |   0.803 |    8.067 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.309 | 0.969 |   1.773 |    9.036 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M     | 0.958 | 0.720 |   2.492 |    9.756 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.990 | 0.059 |   2.551 |    9.814 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.289 |       |   0.000 |   -7.263 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -7.261 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.289 | 0.003 |   0.003 |   -7.261 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.297
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.146
- Arrival Time                  2.237
= Slack Time                    7.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.908 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.316 | 0.948 |   0.948 |    8.856 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.274 | 0.973 |   1.921 |    9.829 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.290 | 0.315 |   2.236 |   10.144 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.290 | 0.001 |   2.237 |   10.146 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.908 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -7.875 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -7.844 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -7.565 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -7.442 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -7.304 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.206 | 0.039 |   0.642 |   -7.266 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.642
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.151
- Arrival Time                  2.237
= Slack Time                    7.914
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.914 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.316 | 0.948 |   0.948 |    8.862 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.274 | 0.973 |   1.921 |    9.835 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.290 | 0.315 |   2.236 |   10.150 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.290 | 0.001 |   2.237 |   10.151 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.914 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.033 |   0.034 |   -7.881 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.021 | 0.030 |   0.064 |   -7.851 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.281 | 0.279 |   0.343 |   -7.571 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   0.466 |   -7.448 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.191 | 0.137 |   0.604 |   -7.311 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.206 | 0.038 |   0.642 |   -7.272 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.003
- Setup                         0.343
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.460
- Arrival Time                  0.302
= Slack Time                    9.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v    |            | 0.000 |       |   0.000 |    9.158 | 
     | U0_ALU/FE_PHC15_SI_3_  | A v -> Y v | DLY1X1M    | 0.077 | 0.302 |   0.302 |    9.460 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v       | SDFFRHQX1M | 0.077 | 0.000 |   0.302 |    9.460 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.289 |       |   0.000 |   -9.158 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -9.155 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.289 | 0.003 |   0.003 |   -9.155 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.369
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.852
- Arrival Time                  3.490
= Slack Time                   96.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.362 | 
     | U6_mux2X1/FE_PHC10_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.320 | 0.951 |   0.951 |   97.313 | 
     | U6_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.273 | 0.973 |   1.924 |   98.286 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X2M | 1.189 | 0.858 |   2.781 |   99.143 | 
     | FE_OFC4_SYNC_UART_SCAN_RST  | A ^ -> Y ^ | BUFX10M   | 0.923 | 0.641 |   3.423 |   99.785 | 
     | U0_ClkDiv/div_clk_reg       | RN ^       | SDFFRQX2M | 0.978 | 0.067 |   3.490 |   99.852 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.362 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.323 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.021 | 0.035 |   0.074 |  -96.288 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.325 | 0.294 |   0.367 |  -95.995 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.325 | 0.002 |   0.369 |  -95.993 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.854
- Arrival Time                  4.318
= Slack Time                   96.536
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.536 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.339 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.309 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.028 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.898 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.777 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.182 | 0.077 |   4.318 |  100.854 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.536 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.497 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.390 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.281 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.168 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.058 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.951 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.844 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.727 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.688 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.408 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.285 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.134 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -95.131 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.318
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.340 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.309 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.182 | 0.077 |   4.318 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.391 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.282 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.169 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.951 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.845 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.728 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.409 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.135 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.405 |  -95.131 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.319
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.340 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.309 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] | RN ^       | SDFFRQX2M | 1.182 | 0.077 |   4.319 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.391 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.282 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.169 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.058 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.951 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.845 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.728 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.688 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.409 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.135 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -95.131 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.318
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.340 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.310 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.899 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.181 | 0.076 |   4.318 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.392 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.283 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.169 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.952 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.846 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.728 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.409 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.135 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -95.132 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.318
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.340 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.310 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.900 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.181 | 0.076 |   4.318 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.392 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.283 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.169 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.952 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.846 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.728 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.409 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.135 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.405 |  -95.132 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.318
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.340 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.310 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.029 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.900 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.181 | 0.076 |   4.318 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.392 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.283 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.169 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.952 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.846 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.728 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.409 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.135 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -95.132 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.318
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.341 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.310 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.900 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.778 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.181 | 0.077 |   4.318 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.392 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.283 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.169 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.952 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.846 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.729 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.409 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.135 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -95.132 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.317
= Slack Time                   96.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.537 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.341 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.310 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.900 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.181 | 0.076 |   4.317 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.537 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.498 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.392 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.283 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.170 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.952 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.846 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.729 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.410 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.286 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.136 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.003 |   1.405 |  -95.132 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.407
- Setup                         0.351
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  4.319
= Slack Time                   96.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.538 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.341 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.310 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.030 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.900 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.779 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.182 | 0.078 |   4.319 |  100.856 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.538 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.499 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.392 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.283 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.170 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.059 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.952 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.846 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.729 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.689 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.410 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.287 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.136 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.005 |   1.407 |  -95.131 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.316
= Slack Time                   96.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.538 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.342 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.311 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.031 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.901 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.780 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.180 | 0.075 |   4.316 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.538 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.499 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.393 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.284 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.171 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.060 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.953 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.847 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.730 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.690 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.411 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.287 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.137 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.405 |  -95.133 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.316
= Slack Time                   96.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.539 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.343 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.312 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.032 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.180 | 0.075 |   4.316 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.539 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.500 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.394 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.285 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.172 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.061 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.954 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.848 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.731 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.691 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.411 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.288 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.137 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -95.133 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.858
- Arrival Time                  4.319
= Slack Time                   96.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.540 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.343 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.312 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.032 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.902 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] | RN ^       | SDFFRQX2M | 1.182 | 0.077 |   4.319 |  100.858 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.540 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.501 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.394 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.285 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.172 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.061 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.954 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.848 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.731 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.691 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.412 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.289 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.138 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] | CK ^       | SDFFRQX2M  | 0.208 | 0.007 |   1.409 |  -95.131 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.315
= Slack Time                   96.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.540 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.343 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.313 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.032 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.903 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.540 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.501 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.395 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.286 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.172 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.062 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.955 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.849 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.731 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.692 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.412 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.289 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.138 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.315
= Slack Time                   96.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.540 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.344 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.313 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.033 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.903 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.540 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.501 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.395 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.286 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.172 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.062 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.955 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.849 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.731 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.692 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.412 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.289 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.138 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.855
- Arrival Time                  4.315
= Slack Time                   96.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.540 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.344 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.313 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.033 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.903 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.781 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.540 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.501 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.395 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.286 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.172 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.062 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.955 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.849 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.731 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.692 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.412 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.289 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.138 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M  | 0.207 | 0.004 |   1.406 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.315
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.351 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.040 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.789 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.402 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.293 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.180 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.856 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.739 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.420 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.297 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.146 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.316
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.351 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.040 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.910 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.789 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.316 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.402 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.293 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.180 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.856 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.739 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.420 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.297 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.146 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -95.134 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.315
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.351 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.040 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.789 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.180 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.739 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.420 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.297 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.146 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.315
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.297 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.146 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.314
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 1.178 | 0.073 |   4.314 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.297 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.208 | 0.011 |   1.413 |  -95.136 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.314
= Slack Time                   96.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.548 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | RN ^       | SDFFRQX2M | 1.178 | 0.073 |   4.314 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.548 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.509 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.297 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] | CK ^       | SDFFRQX2M  | 0.208 | 0.011 |   1.413 |  -95.136 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  4.315
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.321 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.070 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.963 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.700 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.298 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.413 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.315
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.322 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.071 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.701 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.298 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.315
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.322 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.071 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.701 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.298 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.315
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.352 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.322 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.041 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.911 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | RN ^       | SDFFRQX2M | 1.179 | 0.074 |   4.315 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.403 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.294 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.181 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.071 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.857 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.740 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.701 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.298 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.314
= Slack Time                   96.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.549 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.353 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.322 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.042 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.363 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.790 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | RN ^       | SDFFRQX2M | 1.178 | 0.073 |   4.314 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.549 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.510 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.404 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.295 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.182 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.071 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.858 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.741 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.701 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.421 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.298 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.147 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] | CK ^       | SDFFRQX2M  | 0.208 | 0.012 |   1.414 |  -95.136 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.315
= Slack Time                   96.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.550 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.353 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.322 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.042 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   4.315 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.550 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.511 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.404 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.295 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.182 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.072 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.964 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.858 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.741 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.702 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.422 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.299 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.148 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | CK ^       | SDFFRQX2M  | 0.209 | 0.012 |   1.414 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.414
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  4.315
= Slack Time                   96.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.550 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.353 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.323 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.042 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.912 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.791 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   4.315 |  100.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.550 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.511 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.404 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.295 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.182 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.072 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.965 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.858 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.741 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.702 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.422 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.299 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.148 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] | CK ^       | SDFFRQX2M  | 0.209 | 0.013 |   1.414 |  -95.135 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.415
- Setup                         0.350
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  4.314
= Slack Time                   96.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.551 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.125 | 0.803 |   0.803 |   97.355 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.309 | 0.969 |   1.773 |   98.324 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.958 | 0.720 |   2.492 |   99.044 | 
     | FE_OFC2_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.169 | 0.870 |   3.362 |   99.914 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | CLKBUFX8M | 1.143 | 0.879 |   4.241 |  100.792 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | RN ^       | SDFFRQX2M | 1.179 | 0.073 |   4.314 |  100.866 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.551 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.047 | 0.039 |   0.039 |  -96.512 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.145 |  -96.406 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.046 | 0.109 |   0.254 |  -96.297 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.047 | 0.113 |   0.368 |  -96.184 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.043 | 0.110 |   0.478 |  -96.073 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.042 | 0.107 |   0.585 |  -95.966 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.041 | 0.106 |   0.691 |  -95.860 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.056 | 0.117 |   0.809 |  -95.743 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.030 | 0.039 |   0.848 |  -95.703 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.281 | 0.280 |   1.128 |  -95.424 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.107 | 0.123 |   1.251 |  -95.300 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.207 | 0.151 |   1.402 |  -95.150 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] | CK ^       | SDFFRQX2M  | 0.210 | 0.014 |   1.415 |  -95.136 | 
     +------------------------------------------------------------------------------------------------------------+ 

