#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 14 08:19:57 2018
# Process ID: 14060
# Current directory: C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.runs/impl_1
# Command line: vivado.exe -log test_afficheur.vdi -applog -messageDb vivado.pb -mode batch -source test_afficheur.tcl -notrace
# Log file: C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.runs/impl_1/test_afficheur.vdi
# Journal file: C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source test_afficheur.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.srcs/constrs_1/new/test_diviseur.xdc]
Finished Parsing XDC File [C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.srcs/constrs_1/new/test_diviseur.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 443.992 ; gain = 237.398
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 448.914 ; gain = 4.922
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b442eeb6

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b442eeb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 914.641 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1b442eeb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 914.641 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 38 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1e02a710b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 914.641 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 914.641 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e02a710b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 914.641 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e02a710b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 914.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 914.641 ; gain = 470.648
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 914.641 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.runs/impl_1/test_afficheur_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.641 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: c974f031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 914.641 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: c974f031

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 914.641 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus iData are not locked:  'iData[19]'  'iData[18]'  'iData[17]'  'iData[16]' 
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus iData with more than one IO standard is found. Components associated with this bus are: 
	iData[19] of IOStandard LVCMOS18
	iData[18] of IOStandard LVCMOS18
	iData[17] of IOStandard LVCMOS18
	iData[16] of IOStandard LVCMOS18
	iData[15] of IOStandard LVCMOS33
	iData[14] of IOStandard LVCMOS33
	iData[13] of IOStandard LVCMOS33
	iData[12] of IOStandard LVCMOS33
	iData[11] of IOStandard LVCMOS33
	iData[10] of IOStandard LVCMOS33
	iData[9] of IOStandard LVCMOS33
	iData[8] of IOStandard LVCMOS33
	iData[7] of IOStandard LVCMOS33
	iData[6] of IOStandard LVCMOS33
	iData[5] of IOStandard LVCMOS33
	iData[4] of IOStandard LVCMOS33
	iData[3] of IOStandard LVCMOS33
	iData[2] of IOStandard LVCMOS33
	iData[1] of IOStandard LVCMOS33
	iData[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: c974f031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: c974f031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: c974f031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: f0fb63dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f0fb63dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18251ade8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1e2e663cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1e2e663cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 1.2.1 Place Init Design | Checksum: 24c0c60ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 1.2 Build Placer Netlist Model | Checksum: 24c0c60ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 24c0c60ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 1 Placer Initialization | Checksum: 24c0c60ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24758a236

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24758a236

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111d5a314

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bb7ade4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: bb7ade4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1276f5dda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1276f5dda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17c6f765a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 126b39d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 126b39d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 126b39d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 3 Detail Placement | Checksum: 126b39d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1cc75c92c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.940. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1c03a62b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 4.1 Post Commit Optimization | Checksum: 1c03a62b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1c03a62b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1c03a62b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1c03a62b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1c03a62b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1529f5e98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1529f5e98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895
Ending Placer Task | Checksum: 6257d8a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 927.535 ; gain = 12.895
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 927.535 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 927.535 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 927.535 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 927.535 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus iData[19:0] are not locked:  iData[19] iData[18] iData[17] iData[16]
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus iData[19:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (iData[19], iData[18], iData[17], iData[16]); LVCMOS33 (iData[15], iData[14], iData[13], iData[12], iData[11], iData[10], iData[9], iData[8], iData[7], iData[6], iData[5], iData[4], iData[3], iData[2], iData[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3e9c92bb ConstDB: 0 ShapeSum: 23bb45eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f67fa709

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f67fa709

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f67fa709

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f67fa709

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ab39fc19

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.933  | TNS=0.000  | WHS=-0.068 | THS=-0.260 |

Phase 2 Router Initialization | Checksum: 175aac95b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 5208e4a9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d2ad962b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.860  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2673249c9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
Phase 4 Rip-up And Reroute | Checksum: 2673249c9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21fac3152

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.953  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21fac3152

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21fac3152

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
Phase 5 Delay and Skew Optimization | Checksum: 21fac3152

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 265c74608

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.953  | TNS=0.000  | WHS=0.229  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 265c74608

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
Phase 6 Post Hold Fix | Checksum: 265c74608

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0338834 %
  Global Horizontal Routing Utilization  = 0.0456793 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27559d7a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27559d7a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 282b88298

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.953  | TNS=0.000  | WHS=0.229  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 282b88298

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1036.035 ; gain = 108.500

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1036.035 ; gain = 108.500
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1036.035 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Altium-3/Documents/Thibo_Amine/project_FPGA/project_FPGA.runs/impl_1/test_afficheur_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 08:21:10 2018...
