ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.section	.rodata.str1.4,"aMS",%progbits,1
  15              		.align	2
  16              	.LC1:
  17 0000 64656661 		.ascii	"defaultTask\000"
  17      756C7454 
  17      61736B00 
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
  22              		.align	1
  23              		.arch armv7e-m
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  27              		.fpu fpv5-sp-d16
  29              	MX_SDMMC1_SD_Init:
  30              	.LFB158:
  31              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "fatfs.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 2


  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include <stdio.h>
  28:Core/Src/main.c **** #include <string.h>
  29:Core/Src/main.c **** #include "SEGGER_RTT.h"
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc3;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc3;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** SD_HandleTypeDef hsd1;
  63:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdmmc1_rx;
  64:Core/Src/main.c **** DMA_HandleTypeDef hdma_sdmmc1_tx;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  67:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  68:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  69:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  70:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  71:Core/Src/main.c **** TIM_HandleTypeDef htim12;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart1;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** osThreadId defaultTaskHandle;
  78:Core/Src/main.c **** /* USER CODE BEGIN PV */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* USER CODE END PV */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 3


  83:Core/Src/main.c **** void SystemClock_Config(void);
  84:Core/Src/main.c **** static void MX_GPIO_Init(void);
  85:Core/Src/main.c **** static void MX_DMA_Init(void);
  86:Core/Src/main.c **** static void MX_ADC3_Init(void);
  87:Core/Src/main.c **** static void MX_CRC_Init(void);
  88:Core/Src/main.c **** static void MX_DMA2D_Init(void);
  89:Core/Src/main.c **** static void MX_FMC_Init(void);
  90:Core/Src/main.c **** static void MX_I2C3_Init(void);
  91:Core/Src/main.c **** static void MX_LTDC_Init(void);
  92:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  93:Core/Src/main.c **** static void MX_RTC_Init(void);
  94:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
  95:Core/Src/main.c **** static void MX_TIM1_Init(void);
  96:Core/Src/main.c **** static void MX_TIM2_Init(void);
  97:Core/Src/main.c **** static void MX_TIM3_Init(void);
  98:Core/Src/main.c **** static void MX_TIM5_Init(void);
  99:Core/Src/main.c **** static void MX_TIM8_Init(void);
 100:Core/Src/main.c **** static void MX_TIM12_Init(void);
 101:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 102:Core/Src/main.c **** void StartDefaultTask(void const * argument);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* USER CODE END PFP */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 109:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 110:Core/Src/main.c ****   static osMessageQId ADCQueueID = NULL;
 111:Core/Src/main.c **** /* USER CODE END 0 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief  The application entry point.
 115:Core/Src/main.c ****   * @retval int
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** int main(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE END 1 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 126:Core/Src/main.c ****   HAL_Init();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* USER CODE END Init */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Configure the system clock */
 133:Core/Src/main.c ****   SystemClock_Config();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* USER CODE END SysInit */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 4


 140:Core/Src/main.c ****   MX_GPIO_Init();
 141:Core/Src/main.c ****   MX_DMA_Init();
 142:Core/Src/main.c ****   MX_ADC3_Init();
 143:Core/Src/main.c ****   MX_CRC_Init();
 144:Core/Src/main.c ****   MX_DMA2D_Init();
 145:Core/Src/main.c ****   MX_FMC_Init();
 146:Core/Src/main.c ****   MX_I2C3_Init();
 147:Core/Src/main.c ****   MX_LTDC_Init();
 148:Core/Src/main.c ****   MX_QUADSPI_Init();
 149:Core/Src/main.c ****   MX_RTC_Init();
 150:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 151:Core/Src/main.c ****   MX_TIM1_Init();
 152:Core/Src/main.c ****   MX_TIM2_Init();
 153:Core/Src/main.c ****   MX_TIM3_Init();
 154:Core/Src/main.c ****   MX_TIM5_Init();
 155:Core/Src/main.c ****   MX_TIM8_Init();
 156:Core/Src/main.c ****   MX_TIM12_Init();
 157:Core/Src/main.c ****   MX_USART1_UART_Init();
 158:Core/Src/main.c ****   MX_FATFS_Init();
 159:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE END 2 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 164:Core/Src/main.c ****   /* add mutexes, ... */
 165:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 168:Core/Src/main.c ****   /* add semaphores, ... */
 169:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 172:Core/Src/main.c ****   /* start timers, add new ones, ... */
 173:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 176:Core/Src/main.c ****   /* add queues, ... */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   osMessageQDef(ADC_Queue, 10, uint16_t);
 179:Core/Src/main.c ****   ADCQueueID = osMessageCreate (osMessageQ(ADC_Queue), NULL);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* Create the thread(s) */
 185:Core/Src/main.c ****   /* definition and creation of defaultTask */
 186:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 187:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 190:Core/Src/main.c ****   /* add threads, ... */
 191:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* Start scheduler */
 194:Core/Src/main.c ****   osKernelStart();
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 5


 197:Core/Src/main.c ****   /* Infinite loop */
 198:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 199:Core/Src/main.c ****   while (1)
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     /* USER CODE END WHILE */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 204:Core/Src/main.c ****   }
 205:Core/Src/main.c ****   /* USER CODE END 3 */
 206:Core/Src/main.c **** }
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** /**
 209:Core/Src/main.c ****   * @brief System Clock Configuration
 210:Core/Src/main.c ****   * @retval None
 211:Core/Src/main.c ****   */
 212:Core/Src/main.c **** void SystemClock_Config(void)
 213:Core/Src/main.c **** {
 214:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 215:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 216:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /** Configure LSE Drive Capability
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 221:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 224:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 225:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 226:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 230:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /** Activate the Over-Drive mode
 242:Core/Src/main.c ****   */
 243:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 244:Core/Src/main.c ****   {
 245:Core/Src/main.c ****     Error_Handler();
 246:Core/Src/main.c ****   }
 247:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 250:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 251:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 252:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 253:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 6


 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
 260:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 261:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 262:Core/Src/main.c ****                               |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 264:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 265:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 266:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 267:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 268:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 269:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 270:Core/Src/main.c ****   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 271:Core/Src/main.c ****   PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 272:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 273:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 274:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c **** }
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /**
 281:Core/Src/main.c ****   * @brief ADC3 Initialization Function
 282:Core/Src/main.c ****   * @param None
 283:Core/Src/main.c ****   * @retval None
 284:Core/Src/main.c ****   */
 285:Core/Src/main.c **** static void MX_ADC3_Init(void)
 286:Core/Src/main.c **** {
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END ADC3_Init 0 */
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE END ADC3_Init 1 */
 297:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 298:Core/Src/main.c ****   */
 299:Core/Src/main.c ****   hadc3.Instance = ADC3;
 300:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 301:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 302:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 303:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 304:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 305:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 306:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 307:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 308:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 309:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 310:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 7


 311:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 316:Core/Src/main.c ****   */
 317:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 318:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 319:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 320:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END ADC3_Init 2 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /**
 331:Core/Src/main.c ****   * @brief CRC Initialization Function
 332:Core/Src/main.c ****   * @param None
 333:Core/Src/main.c ****   * @retval None
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_CRC_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 345:Core/Src/main.c ****   hcrc.Instance = CRC;
 346:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 347:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 348:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 349:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 350:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 351:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** /**
 362:Core/Src/main.c ****   * @brief DMA2D Initialization Function
 363:Core/Src/main.c ****   * @param None
 364:Core/Src/main.c ****   * @retval None
 365:Core/Src/main.c ****   */
 366:Core/Src/main.c **** static void MX_DMA2D_Init(void)
 367:Core/Src/main.c **** {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 8


 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 1 */
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 1 */
 376:Core/Src/main.c ****   hdma2d.Instance = DMA2D;
 377:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 378:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 379:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 380:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 381:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 382:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 383:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 384:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 385:Core/Src/main.c ****   {
 386:Core/Src/main.c ****     Error_Handler();
 387:Core/Src/main.c ****   }
 388:Core/Src/main.c ****   if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 389:Core/Src/main.c ****   {
 390:Core/Src/main.c ****     Error_Handler();
 391:Core/Src/main.c ****   }
 392:Core/Src/main.c ****   /* USER CODE BEGIN DMA2D_Init 2 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE END DMA2D_Init 2 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** }
 397:Core/Src/main.c **** 
 398:Core/Src/main.c **** /**
 399:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 400:Core/Src/main.c ****   * @param None
 401:Core/Src/main.c ****   * @retval None
 402:Core/Src/main.c ****   */
 403:Core/Src/main.c **** static void MX_I2C3_Init(void)
 404:Core/Src/main.c **** {
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 413:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 414:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 415:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 416:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 417:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 418:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 419:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 420:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 421:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 422:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 9


 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   /** Configure Analogue filter
 427:Core/Src/main.c ****   */
 428:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
 431:Core/Src/main.c ****   }
 432:Core/Src/main.c ****   /** Configure Digital filter
 433:Core/Src/main.c ****   */
 434:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 435:Core/Src/main.c ****   {
 436:Core/Src/main.c ****     Error_Handler();
 437:Core/Src/main.c ****   }
 438:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c **** }
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** /**
 445:Core/Src/main.c ****   * @brief LTDC Initialization Function
 446:Core/Src/main.c ****   * @param None
 447:Core/Src/main.c ****   * @retval None
 448:Core/Src/main.c ****   */
 449:Core/Src/main.c **** static void MX_LTDC_Init(void)
 450:Core/Src/main.c **** {
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 461:Core/Src/main.c ****   hltdc.Instance = LTDC;
 462:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 463:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 464:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 465:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 466:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 467:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 468:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 469:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 470:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 471:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 472:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 473:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 474:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 475:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 476:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 477:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 478:Core/Src/main.c ****   {
 479:Core/Src/main.c ****     Error_Handler();
 480:Core/Src/main.c ****   }
 481:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 10


 482:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 483:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 484:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 485:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 486:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 487:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 488:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 489:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 490:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 491:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 492:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 493:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 494:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 495:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 496:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 497:Core/Src/main.c ****   {
 498:Core/Src/main.c ****     Error_Handler();
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** }
 505:Core/Src/main.c **** 
 506:Core/Src/main.c **** /**
 507:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 508:Core/Src/main.c ****   * @param None
 509:Core/Src/main.c ****   * @retval None
 510:Core/Src/main.c ****   */
 511:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 512:Core/Src/main.c **** {
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 521:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 522:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 523:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 524:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 525:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 526:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 527:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 528:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 529:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 530:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 531:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 532:Core/Src/main.c ****   {
 533:Core/Src/main.c ****     Error_Handler();
 534:Core/Src/main.c ****   }
 535:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 538:Core/Src/main.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 11


 539:Core/Src/main.c **** }
 540:Core/Src/main.c **** 
 541:Core/Src/main.c **** /**
 542:Core/Src/main.c ****   * @brief RTC Initialization Function
 543:Core/Src/main.c ****   * @param None
 544:Core/Src/main.c ****   * @retval None
 545:Core/Src/main.c ****   */
 546:Core/Src/main.c **** static void MX_RTC_Init(void)
 547:Core/Src/main.c **** {
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 554:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 555:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 560:Core/Src/main.c ****   /** Initialize RTC Only
 561:Core/Src/main.c ****   */
 562:Core/Src/main.c ****   hrtc.Instance = RTC;
 563:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 564:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 565:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 566:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 567:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 568:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 569:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 570:Core/Src/main.c ****   {
 571:Core/Src/main.c ****     Error_Handler();
 572:Core/Src/main.c ****   }
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 579:Core/Src/main.c ****   */
 580:Core/Src/main.c ****   sTime.Hours = 0x0;
 581:Core/Src/main.c ****   sTime.Minutes = 0x0;
 582:Core/Src/main.c ****   sTime.Seconds = 0x0;
 583:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 584:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 585:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 586:Core/Src/main.c ****   {
 587:Core/Src/main.c ****     Error_Handler();
 588:Core/Src/main.c ****   }
 589:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 590:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 591:Core/Src/main.c ****   sDate.Date = 0x1;
 592:Core/Src/main.c ****   sDate.Year = 0x0;
 593:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 594:Core/Src/main.c ****   {
 595:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 12


 596:Core/Src/main.c ****   }
 597:Core/Src/main.c ****   /** Enable the Alarm A
 598:Core/Src/main.c ****   */
 599:Core/Src/main.c ****   sAlarm.AlarmTime.Hours = 0x0;
 600:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 601:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 602:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 603:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 604:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 605:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 606:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 607:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 608:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 609:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 610:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 611:Core/Src/main.c ****   {
 612:Core/Src/main.c ****     Error_Handler();
 613:Core/Src/main.c ****   }
 614:Core/Src/main.c ****   /** Enable the Alarm B
 615:Core/Src/main.c ****   */
 616:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_B;
 617:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 618:Core/Src/main.c ****   {
 619:Core/Src/main.c ****     Error_Handler();
 620:Core/Src/main.c ****   }
 621:Core/Src/main.c ****   /** Enable the TimeStamp
 622:Core/Src/main.c ****   */
 623:Core/Src/main.c ****   if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 624:Core/Src/main.c ****   {
 625:Core/Src/main.c ****     Error_Handler();
 626:Core/Src/main.c ****   }
 627:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 628:Core/Src/main.c **** 
 629:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 630:Core/Src/main.c **** 
 631:Core/Src/main.c **** }
 632:Core/Src/main.c **** 
 633:Core/Src/main.c **** /**
 634:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
 635:Core/Src/main.c ****   * @param None
 636:Core/Src/main.c ****   * @retval None
 637:Core/Src/main.c ****   */
 638:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
 639:Core/Src/main.c **** {
  32              		.loc 1 639 1 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		@ link register save eliminated.
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 13


 648:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
  37              		.loc 1 648 3 view .LVU1
  38              		.loc 1 648 17 is_stmt 0 view .LVU2
  39 0000 054B     		ldr	r3, .L2
  40 0002 064A     		ldr	r2, .L2+4
  41 0004 1A60     		str	r2, [r3]
 649:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  42              		.loc 1 649 3 is_stmt 1 view .LVU3
  43              		.loc 1 649 23 is_stmt 0 view .LVU4
  44 0006 0022     		movs	r2, #0
  45 0008 5A60     		str	r2, [r3, #4]
 650:Core/Src/main.c ****   hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
  46              		.loc 1 650 3 is_stmt 1 view .LVU5
  47              		.loc 1 650 25 is_stmt 0 view .LVU6
  48 000a 9A60     		str	r2, [r3, #8]
 651:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  49              		.loc 1 651 3 is_stmt 1 view .LVU7
  50              		.loc 1 651 28 is_stmt 0 view .LVU8
  51 000c DA60     		str	r2, [r3, #12]
 652:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
  52              		.loc 1 652 3 is_stmt 1 view .LVU9
  53              		.loc 1 652 21 is_stmt 0 view .LVU10
  54 000e 1A61     		str	r2, [r3, #16]
 653:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  55              		.loc 1 653 3 is_stmt 1 view .LVU11
  56              		.loc 1 653 33 is_stmt 0 view .LVU12
  57 0010 5A61     		str	r2, [r3, #20]
 654:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
  58              		.loc 1 654 3 is_stmt 1 view .LVU13
  59              		.loc 1 654 22 is_stmt 0 view .LVU14
  60 0012 9A61     		str	r2, [r3, #24]
 655:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
 656:Core/Src/main.c ****   // SDMMC_Init()
 657:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
 658:Core/Src/main.c **** 
 659:Core/Src/main.c **** }
  61              		.loc 1 659 1 view .LVU15
  62 0014 7047     		bx	lr
  63              	.L3:
  64 0016 00BF     		.align	2
  65              	.L2:
  66 0018 00000000 		.word	.LANCHOR0
  67 001c 002C0140 		.word	1073818624
  68              		.cfi_endproc
  69              	.LFE158:
  71              		.section	.text.MX_GPIO_Init,"ax",%progbits
  72              		.align	1
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu fpv5-sp-d16
  78              	MX_GPIO_Init:
  79              	.LFB168:
 660:Core/Src/main.c **** 
 661:Core/Src/main.c **** /**
 662:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 663:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 14


 664:Core/Src/main.c ****   * @retval None
 665:Core/Src/main.c ****   */
 666:Core/Src/main.c **** static void MX_TIM1_Init(void)
 667:Core/Src/main.c **** {
 668:Core/Src/main.c **** 
 669:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 670:Core/Src/main.c **** 
 671:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 672:Core/Src/main.c **** 
 673:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 674:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 675:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 676:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 677:Core/Src/main.c **** 
 678:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 681:Core/Src/main.c ****   htim1.Instance = TIM1;
 682:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 683:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 684:Core/Src/main.c ****   htim1.Init.Period = 65535;
 685:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 686:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 687:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 688:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 689:Core/Src/main.c ****   {
 690:Core/Src/main.c ****     Error_Handler();
 691:Core/Src/main.c ****   }
 692:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 693:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 694:Core/Src/main.c ****   {
 695:Core/Src/main.c ****     Error_Handler();
 696:Core/Src/main.c ****   }
 697:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 698:Core/Src/main.c ****   {
 699:Core/Src/main.c ****     Error_Handler();
 700:Core/Src/main.c ****   }
 701:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 702:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 703:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 704:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 705:Core/Src/main.c ****   {
 706:Core/Src/main.c ****     Error_Handler();
 707:Core/Src/main.c ****   }
 708:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 709:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 710:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 711:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 712:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 713:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 714:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 715:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 716:Core/Src/main.c ****   {
 717:Core/Src/main.c ****     Error_Handler();
 718:Core/Src/main.c ****   }
 719:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 720:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 15


 721:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 722:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 723:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 724:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 725:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 726:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 727:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 728:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 729:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 730:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 731:Core/Src/main.c ****   {
 732:Core/Src/main.c ****     Error_Handler();
 733:Core/Src/main.c ****   }
 734:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 737:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 738:Core/Src/main.c **** 
 739:Core/Src/main.c **** }
 740:Core/Src/main.c **** 
 741:Core/Src/main.c **** /**
 742:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 743:Core/Src/main.c ****   * @param None
 744:Core/Src/main.c ****   * @retval None
 745:Core/Src/main.c ****   */
 746:Core/Src/main.c **** static void MX_TIM2_Init(void)
 747:Core/Src/main.c **** {
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 752:Core/Src/main.c **** 
 753:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 754:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 755:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 760:Core/Src/main.c ****   htim2.Instance = TIM2;
 761:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 762:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 763:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 764:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 765:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 766:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 767:Core/Src/main.c ****   {
 768:Core/Src/main.c ****     Error_Handler();
 769:Core/Src/main.c ****   }
 770:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 771:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 772:Core/Src/main.c ****   {
 773:Core/Src/main.c ****     Error_Handler();
 774:Core/Src/main.c ****   }
 775:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 776:Core/Src/main.c ****   {
 777:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 16


 778:Core/Src/main.c ****   }
 779:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 780:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 781:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 782:Core/Src/main.c ****   {
 783:Core/Src/main.c ****     Error_Handler();
 784:Core/Src/main.c ****   }
 785:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 786:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 787:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 788:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 789:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 790:Core/Src/main.c ****   {
 791:Core/Src/main.c ****     Error_Handler();
 792:Core/Src/main.c ****   }
 793:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 796:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 797:Core/Src/main.c **** 
 798:Core/Src/main.c **** }
 799:Core/Src/main.c **** 
 800:Core/Src/main.c **** /**
 801:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 802:Core/Src/main.c ****   * @param None
 803:Core/Src/main.c ****   * @retval None
 804:Core/Src/main.c ****   */
 805:Core/Src/main.c **** static void MX_TIM3_Init(void)
 806:Core/Src/main.c **** {
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 809:Core/Src/main.c **** 
 810:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 811:Core/Src/main.c **** 
 812:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 813:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 814:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 815:Core/Src/main.c **** 
 816:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 817:Core/Src/main.c **** 
 818:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 819:Core/Src/main.c ****   htim3.Instance = TIM3;
 820:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 821:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 822:Core/Src/main.c ****   htim3.Init.Period = 65535;
 823:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 824:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 825:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 826:Core/Src/main.c ****   {
 827:Core/Src/main.c ****     Error_Handler();
 828:Core/Src/main.c ****   }
 829:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 830:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 831:Core/Src/main.c ****   {
 832:Core/Src/main.c ****     Error_Handler();
 833:Core/Src/main.c ****   }
 834:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 17


 835:Core/Src/main.c ****   {
 836:Core/Src/main.c ****     Error_Handler();
 837:Core/Src/main.c ****   }
 838:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 839:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 840:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 841:Core/Src/main.c ****   {
 842:Core/Src/main.c ****     Error_Handler();
 843:Core/Src/main.c ****   }
 844:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 845:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 846:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 847:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 848:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 849:Core/Src/main.c ****   {
 850:Core/Src/main.c ****     Error_Handler();
 851:Core/Src/main.c ****   }
 852:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 853:Core/Src/main.c **** 
 854:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 855:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 856:Core/Src/main.c **** 
 857:Core/Src/main.c **** }
 858:Core/Src/main.c **** 
 859:Core/Src/main.c **** /**
 860:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 861:Core/Src/main.c ****   * @param None
 862:Core/Src/main.c ****   * @retval None
 863:Core/Src/main.c ****   */
 864:Core/Src/main.c **** static void MX_TIM5_Init(void)
 865:Core/Src/main.c **** {
 866:Core/Src/main.c **** 
 867:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 868:Core/Src/main.c **** 
 869:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 870:Core/Src/main.c **** 
 871:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 872:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 873:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 874:Core/Src/main.c **** 
 875:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 876:Core/Src/main.c **** 
 877:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 878:Core/Src/main.c ****   htim5.Instance = TIM5;
 879:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 880:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 881:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 882:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 883:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 884:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 885:Core/Src/main.c ****   {
 886:Core/Src/main.c ****     Error_Handler();
 887:Core/Src/main.c ****   }
 888:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 889:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 890:Core/Src/main.c ****   {
 891:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 18


 892:Core/Src/main.c ****   }
 893:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 894:Core/Src/main.c ****   {
 895:Core/Src/main.c ****     Error_Handler();
 896:Core/Src/main.c ****   }
 897:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 898:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 899:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 900:Core/Src/main.c ****   {
 901:Core/Src/main.c ****     Error_Handler();
 902:Core/Src/main.c ****   }
 903:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 904:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 905:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 906:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 907:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 908:Core/Src/main.c ****   {
 909:Core/Src/main.c ****     Error_Handler();
 910:Core/Src/main.c ****   }
 911:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 912:Core/Src/main.c **** 
 913:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 914:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 915:Core/Src/main.c **** 
 916:Core/Src/main.c **** }
 917:Core/Src/main.c **** 
 918:Core/Src/main.c **** /**
 919:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 920:Core/Src/main.c ****   * @param None
 921:Core/Src/main.c ****   * @retval None
 922:Core/Src/main.c ****   */
 923:Core/Src/main.c **** static void MX_TIM8_Init(void)
 924:Core/Src/main.c **** {
 925:Core/Src/main.c **** 
 926:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 927:Core/Src/main.c **** 
 928:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
 929:Core/Src/main.c **** 
 930:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 931:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 932:Core/Src/main.c **** 
 933:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 934:Core/Src/main.c **** 
 935:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 936:Core/Src/main.c ****   htim8.Instance = TIM8;
 937:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 938:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 939:Core/Src/main.c ****   htim8.Init.Period = 65535;
 940:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 941:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 942:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 943:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 944:Core/Src/main.c ****   {
 945:Core/Src/main.c ****     Error_Handler();
 946:Core/Src/main.c ****   }
 947:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 948:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 19


 949:Core/Src/main.c ****   {
 950:Core/Src/main.c ****     Error_Handler();
 951:Core/Src/main.c ****   }
 952:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 953:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 954:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 955:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 956:Core/Src/main.c ****   {
 957:Core/Src/main.c ****     Error_Handler();
 958:Core/Src/main.c ****   }
 959:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 960:Core/Src/main.c **** 
 961:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 962:Core/Src/main.c **** 
 963:Core/Src/main.c **** }
 964:Core/Src/main.c **** 
 965:Core/Src/main.c **** /**
 966:Core/Src/main.c ****   * @brief TIM12 Initialization Function
 967:Core/Src/main.c ****   * @param None
 968:Core/Src/main.c ****   * @retval None
 969:Core/Src/main.c ****   */
 970:Core/Src/main.c **** static void MX_TIM12_Init(void)
 971:Core/Src/main.c **** {
 972:Core/Src/main.c **** 
 973:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 974:Core/Src/main.c **** 
 975:Core/Src/main.c ****   /* USER CODE END TIM12_Init 0 */
 976:Core/Src/main.c **** 
 977:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 978:Core/Src/main.c **** 
 979:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 980:Core/Src/main.c **** 
 981:Core/Src/main.c ****   /* USER CODE END TIM12_Init 1 */
 982:Core/Src/main.c ****   htim12.Instance = TIM12;
 983:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 984:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 985:Core/Src/main.c ****   htim12.Init.Period = 65535;
 986:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 987:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 988:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 989:Core/Src/main.c ****   {
 990:Core/Src/main.c ****     Error_Handler();
 991:Core/Src/main.c ****   }
 992:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 993:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 994:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 995:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 996:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 997:Core/Src/main.c ****   {
 998:Core/Src/main.c ****     Error_Handler();
 999:Core/Src/main.c ****   }
1000:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 2 */
1001:Core/Src/main.c **** 
1002:Core/Src/main.c ****   /* USER CODE END TIM12_Init 2 */
1003:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim12);
1004:Core/Src/main.c **** 
1005:Core/Src/main.c **** }
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 20


1006:Core/Src/main.c **** 
1007:Core/Src/main.c **** /**
1008:Core/Src/main.c ****   * @brief USART1 Initialization Function
1009:Core/Src/main.c ****   * @param None
1010:Core/Src/main.c ****   * @retval None
1011:Core/Src/main.c ****   */
1012:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
1013:Core/Src/main.c **** {
1014:Core/Src/main.c **** 
1015:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
1016:Core/Src/main.c **** 
1017:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
1018:Core/Src/main.c **** 
1019:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
1020:Core/Src/main.c **** 
1021:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
1022:Core/Src/main.c ****   huart1.Instance = USART1;
1023:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
1024:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
1025:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
1026:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
1027:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
1028:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1029:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
1030:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1031:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1032:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
1033:Core/Src/main.c ****   {
1034:Core/Src/main.c ****     Error_Handler();
1035:Core/Src/main.c ****   }
1036:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
1037:Core/Src/main.c **** 
1038:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
1039:Core/Src/main.c **** 
1040:Core/Src/main.c **** }
1041:Core/Src/main.c **** 
1042:Core/Src/main.c **** /**
1043:Core/Src/main.c ****   * Enable DMA controller clock
1044:Core/Src/main.c ****   */
1045:Core/Src/main.c **** static void MX_DMA_Init(void)
1046:Core/Src/main.c **** {
1047:Core/Src/main.c **** 
1048:Core/Src/main.c ****   /* DMA controller clock enable */
1049:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
1050:Core/Src/main.c **** 
1051:Core/Src/main.c ****   /* DMA interrupt init */
1052:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
1053:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
1054:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
1055:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
1056:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
1057:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
1058:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
1059:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
1060:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
1061:Core/Src/main.c **** 
1062:Core/Src/main.c **** }
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 21


1063:Core/Src/main.c **** 
1064:Core/Src/main.c **** /* FMC initialization function */
1065:Core/Src/main.c **** static void MX_FMC_Init(void)
1066:Core/Src/main.c **** {
1067:Core/Src/main.c **** 
1068:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
1069:Core/Src/main.c **** 
1070:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
1071:Core/Src/main.c **** 
1072:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
1073:Core/Src/main.c **** 
1074:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
1075:Core/Src/main.c **** 
1076:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
1077:Core/Src/main.c **** 
1078:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
1079:Core/Src/main.c ****   */
1080:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
1081:Core/Src/main.c ****   /* hsdram1.Init */
1082:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
1083:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
1084:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
1085:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
1086:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
1087:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
1088:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
1089:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
1090:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
1091:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
1092:Core/Src/main.c ****   /* SdramTiming */
1093:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 2;
1094:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
1095:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
1096:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
1097:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
1098:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
1099:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
1100:Core/Src/main.c **** 
1101:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
1102:Core/Src/main.c ****   {
1103:Core/Src/main.c ****     Error_Handler( );
1104:Core/Src/main.c ****   }
1105:Core/Src/main.c **** 
1106:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
1107:Core/Src/main.c **** 
1108:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
1109:Core/Src/main.c **** }
1110:Core/Src/main.c **** 
1111:Core/Src/main.c **** /**
1112:Core/Src/main.c ****   * @brief GPIO Initialization Function
1113:Core/Src/main.c ****   * @param None
1114:Core/Src/main.c ****   * @retval None
1115:Core/Src/main.c ****   */
1116:Core/Src/main.c **** static void MX_GPIO_Init(void)
1117:Core/Src/main.c **** {
  80              		.loc 1 1117 1 is_stmt 1 view -0
  81              		.cfi_startproc
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 22


  82              		@ args = 0, pretend = 0, frame = 64
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  85              	.LCFI0:
  86              		.cfi_def_cfa_offset 36
  87              		.cfi_offset 4, -36
  88              		.cfi_offset 5, -32
  89              		.cfi_offset 6, -28
  90              		.cfi_offset 7, -24
  91              		.cfi_offset 8, -20
  92              		.cfi_offset 9, -16
  93              		.cfi_offset 10, -12
  94              		.cfi_offset 11, -8
  95              		.cfi_offset 14, -4
  96 0004 91B0     		sub	sp, sp, #68
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 104
1118:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 1118 3 view .LVU17
 100              		.loc 1 1118 20 is_stmt 0 view .LVU18
 101 0006 0024     		movs	r4, #0
 102 0008 0B94     		str	r4, [sp, #44]
 103 000a 0C94     		str	r4, [sp, #48]
 104 000c 0D94     		str	r4, [sp, #52]
 105 000e 0E94     		str	r4, [sp, #56]
 106 0010 0F94     		str	r4, [sp, #60]
1119:Core/Src/main.c **** 
1120:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
1121:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 107              		.loc 1 1121 3 is_stmt 1 view .LVU19
 108              	.LBB4:
 109              		.loc 1 1121 3 view .LVU20
 110              		.loc 1 1121 3 view .LVU21
 111 0012 AC4B     		ldr	r3, .L6
 112 0014 1A6B     		ldr	r2, [r3, #48]
 113 0016 42F01002 		orr	r2, r2, #16
 114 001a 1A63     		str	r2, [r3, #48]
 115              		.loc 1 1121 3 view .LVU22
 116 001c 1A6B     		ldr	r2, [r3, #48]
 117 001e 02F01002 		and	r2, r2, #16
 118 0022 0092     		str	r2, [sp]
 119              		.loc 1 1121 3 view .LVU23
 120 0024 009A     		ldr	r2, [sp]
 121              	.LBE4:
 122              		.loc 1 1121 3 view .LVU24
1122:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 123              		.loc 1 1122 3 view .LVU25
 124              	.LBB5:
 125              		.loc 1 1122 3 view .LVU26
 126              		.loc 1 1122 3 view .LVU27
 127 0026 1A6B     		ldr	r2, [r3, #48]
 128 0028 42F04002 		orr	r2, r2, #64
 129 002c 1A63     		str	r2, [r3, #48]
 130              		.loc 1 1122 3 view .LVU28
 131 002e 1A6B     		ldr	r2, [r3, #48]
 132 0030 02F04002 		and	r2, r2, #64
 133 0034 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 23


 134              		.loc 1 1122 3 view .LVU29
 135 0036 019A     		ldr	r2, [sp, #4]
 136              	.LBE5:
 137              		.loc 1 1122 3 view .LVU30
1123:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 138              		.loc 1 1123 3 view .LVU31
 139              	.LBB6:
 140              		.loc 1 1123 3 view .LVU32
 141              		.loc 1 1123 3 view .LVU33
 142 0038 1A6B     		ldr	r2, [r3, #48]
 143 003a 42F00202 		orr	r2, r2, #2
 144 003e 1A63     		str	r2, [r3, #48]
 145              		.loc 1 1123 3 view .LVU34
 146 0040 1A6B     		ldr	r2, [r3, #48]
 147 0042 02F00202 		and	r2, r2, #2
 148 0046 0292     		str	r2, [sp, #8]
 149              		.loc 1 1123 3 view .LVU35
 150 0048 029A     		ldr	r2, [sp, #8]
 151              	.LBE6:
 152              		.loc 1 1123 3 view .LVU36
1124:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 153              		.loc 1 1124 3 view .LVU37
 154              	.LBB7:
 155              		.loc 1 1124 3 view .LVU38
 156              		.loc 1 1124 3 view .LVU39
 157 004a 1A6B     		ldr	r2, [r3, #48]
 158 004c 42F00802 		orr	r2, r2, #8
 159 0050 1A63     		str	r2, [r3, #48]
 160              		.loc 1 1124 3 view .LVU40
 161 0052 1A6B     		ldr	r2, [r3, #48]
 162 0054 02F00802 		and	r2, r2, #8
 163 0058 0392     		str	r2, [sp, #12]
 164              		.loc 1 1124 3 view .LVU41
 165 005a 039A     		ldr	r2, [sp, #12]
 166              	.LBE7:
 167              		.loc 1 1124 3 view .LVU42
1125:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 168              		.loc 1 1125 3 view .LVU43
 169              	.LBB8:
 170              		.loc 1 1125 3 view .LVU44
 171              		.loc 1 1125 3 view .LVU45
 172 005c 1A6B     		ldr	r2, [r3, #48]
 173 005e 42F00402 		orr	r2, r2, #4
 174 0062 1A63     		str	r2, [r3, #48]
 175              		.loc 1 1125 3 view .LVU46
 176 0064 1A6B     		ldr	r2, [r3, #48]
 177 0066 02F00402 		and	r2, r2, #4
 178 006a 0492     		str	r2, [sp, #16]
 179              		.loc 1 1125 3 view .LVU47
 180 006c 049A     		ldr	r2, [sp, #16]
 181              	.LBE8:
 182              		.loc 1 1125 3 view .LVU48
1126:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 183              		.loc 1 1126 3 view .LVU49
 184              	.LBB9:
 185              		.loc 1 1126 3 view .LVU50
 186              		.loc 1 1126 3 view .LVU51
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 24


 187 006e 1A6B     		ldr	r2, [r3, #48]
 188 0070 42F00102 		orr	r2, r2, #1
 189 0074 1A63     		str	r2, [r3, #48]
 190              		.loc 1 1126 3 view .LVU52
 191 0076 1A6B     		ldr	r2, [r3, #48]
 192 0078 02F00102 		and	r2, r2, #1
 193 007c 0592     		str	r2, [sp, #20]
 194              		.loc 1 1126 3 view .LVU53
 195 007e 059A     		ldr	r2, [sp, #20]
 196              	.LBE9:
 197              		.loc 1 1126 3 view .LVU54
1127:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 198              		.loc 1 1127 3 view .LVU55
 199              	.LBB10:
 200              		.loc 1 1127 3 view .LVU56
 201              		.loc 1 1127 3 view .LVU57
 202 0080 1A6B     		ldr	r2, [r3, #48]
 203 0082 42F40072 		orr	r2, r2, #512
 204 0086 1A63     		str	r2, [r3, #48]
 205              		.loc 1 1127 3 view .LVU58
 206 0088 1A6B     		ldr	r2, [r3, #48]
 207 008a 02F40072 		and	r2, r2, #512
 208 008e 0692     		str	r2, [sp, #24]
 209              		.loc 1 1127 3 view .LVU59
 210 0090 069A     		ldr	r2, [sp, #24]
 211              	.LBE10:
 212              		.loc 1 1127 3 view .LVU60
1128:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 213              		.loc 1 1128 3 view .LVU61
 214              	.LBB11:
 215              		.loc 1 1128 3 view .LVU62
 216              		.loc 1 1128 3 view .LVU63
 217 0092 1A6B     		ldr	r2, [r3, #48]
 218 0094 42F48072 		orr	r2, r2, #256
 219 0098 1A63     		str	r2, [r3, #48]
 220              		.loc 1 1128 3 view .LVU64
 221 009a 1A6B     		ldr	r2, [r3, #48]
 222 009c 02F48072 		and	r2, r2, #256
 223 00a0 0792     		str	r2, [sp, #28]
 224              		.loc 1 1128 3 view .LVU65
 225 00a2 079A     		ldr	r2, [sp, #28]
 226              	.LBE11:
 227              		.loc 1 1128 3 view .LVU66
1129:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 228              		.loc 1 1129 3 view .LVU67
 229              	.LBB12:
 230              		.loc 1 1129 3 view .LVU68
 231              		.loc 1 1129 3 view .LVU69
 232 00a4 1A6B     		ldr	r2, [r3, #48]
 233 00a6 42F48062 		orr	r2, r2, #1024
 234 00aa 1A63     		str	r2, [r3, #48]
 235              		.loc 1 1129 3 view .LVU70
 236 00ac 1A6B     		ldr	r2, [r3, #48]
 237 00ae 02F48062 		and	r2, r2, #1024
 238 00b2 0892     		str	r2, [sp, #32]
 239              		.loc 1 1129 3 view .LVU71
 240 00b4 089A     		ldr	r2, [sp, #32]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 25


 241              	.LBE12:
 242              		.loc 1 1129 3 view .LVU72
1130:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 243              		.loc 1 1130 3 view .LVU73
 244              	.LBB13:
 245              		.loc 1 1130 3 view .LVU74
 246              		.loc 1 1130 3 view .LVU75
 247 00b6 1A6B     		ldr	r2, [r3, #48]
 248 00b8 42F02002 		orr	r2, r2, #32
 249 00bc 1A63     		str	r2, [r3, #48]
 250              		.loc 1 1130 3 view .LVU76
 251 00be 1A6B     		ldr	r2, [r3, #48]
 252 00c0 02F02002 		and	r2, r2, #32
 253 00c4 0992     		str	r2, [sp, #36]
 254              		.loc 1 1130 3 view .LVU77
 255 00c6 099A     		ldr	r2, [sp, #36]
 256              	.LBE13:
 257              		.loc 1 1130 3 view .LVU78
1131:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 258              		.loc 1 1131 3 view .LVU79
 259              	.LBB14:
 260              		.loc 1 1131 3 view .LVU80
 261              		.loc 1 1131 3 view .LVU81
 262 00c8 1A6B     		ldr	r2, [r3, #48]
 263 00ca 42F08002 		orr	r2, r2, #128
 264 00ce 1A63     		str	r2, [r3, #48]
 265              		.loc 1 1131 3 view .LVU82
 266 00d0 1B6B     		ldr	r3, [r3, #48]
 267 00d2 03F08003 		and	r3, r3, #128
 268 00d6 0A93     		str	r3, [sp, #40]
 269              		.loc 1 1131 3 view .LVU83
 270 00d8 0A9B     		ldr	r3, [sp, #40]
 271              	.LBE14:
 272              		.loc 1 1131 3 view .LVU84
1132:Core/Src/main.c **** 
1133:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1134:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 273              		.loc 1 1134 3 view .LVU85
 274 00da DFF80892 		ldr	r9, .L6+32
 275 00de 0122     		movs	r2, #1
 276 00e0 2021     		movs	r1, #32
 277 00e2 4846     		mov	r0, r9
 278 00e4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 279              	.LVL0:
1135:Core/Src/main.c **** 
1136:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1137:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 280              		.loc 1 1137 3 view .LVU86
 281 00e8 2246     		mov	r2, r4
 282 00ea 0C21     		movs	r1, #12
 283 00ec 7648     		ldr	r0, .L6+4
 284 00ee FFF7FEFF 		bl	HAL_GPIO_WritePin
 285              	.LVL1:
1138:Core/Src/main.c **** 
1139:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1140:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 286              		.loc 1 1140 3 view .LVU87
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 26


 287 00f2 0122     		movs	r2, #1
 288 00f4 0821     		movs	r1, #8
 289 00f6 7548     		ldr	r0, .L6+8
 290 00f8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 291              	.LVL2:
1141:Core/Src/main.c **** 
1142:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1143:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 292              		.loc 1 1143 3 view .LVU88
 293 00fc 0122     		movs	r2, #1
 294 00fe 4FF48051 		mov	r1, #4096
 295 0102 7148     		ldr	r0, .L6+4
 296 0104 FFF7FEFF 		bl	HAL_GPIO_WritePin
 297              	.LVL3:
1144:Core/Src/main.c **** 
1145:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1146:Core/Src/main.c ****   HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 298              		.loc 1 1146 3 view .LVU89
 299 0108 2246     		mov	r2, r4
 300 010a 4FF40051 		mov	r1, #8192
 301 010e 7048     		ldr	r0, .L6+12
 302 0110 FFF7FEFF 		bl	HAL_GPIO_WritePin
 303              	.LVL4:
1147:Core/Src/main.c **** 
1148:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1149:Core/Src/main.c ****   HAL_GPIO_WritePin(ARD_D0_GPIO_Port, ARD_D0_Pin, GPIO_PIN_RESET);
 304              		.loc 1 1149 3 view .LVU90
 305 0114 2246     		mov	r2, r4
 306 0116 8021     		movs	r1, #128
 307 0118 6E48     		ldr	r0, .L6+16
 308 011a FFF7FEFF 		bl	HAL_GPIO_WritePin
 309              	.LVL5:
1150:Core/Src/main.c **** 
1151:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
1152:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 310              		.loc 1 1152 3 view .LVU91
 311 011e DFF8C8B1 		ldr	fp, .L6+36
 312 0122 2246     		mov	r2, r4
 313 0124 C821     		movs	r1, #200
 314 0126 5846     		mov	r0, fp
 315 0128 FFF7FEFF 		bl	HAL_GPIO_WritePin
 316              	.LVL6:
1153:Core/Src/main.c **** 
1154:Core/Src/main.c ****   /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
1155:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 317              		.loc 1 1155 3 view .LVU92
 318              		.loc 1 1155 23 is_stmt 0 view .LVU93
 319 012c 0823     		movs	r3, #8
 320 012e 0B93     		str	r3, [sp, #44]
1156:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 321              		.loc 1 1156 3 is_stmt 1 view .LVU94
 322              		.loc 1 1156 24 is_stmt 0 view .LVU95
 323 0130 0C94     		str	r4, [sp, #48]
1157:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 1157 3 is_stmt 1 view .LVU96
 325              		.loc 1 1157 24 is_stmt 0 view .LVU97
 326 0132 0D94     		str	r4, [sp, #52]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 27


1158:Core/Src/main.c ****   HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 327              		.loc 1 1158 3 is_stmt 1 view .LVU98
 328 0134 DFF8B4A1 		ldr	r10, .L6+40
 329 0138 0BA9     		add	r1, sp, #44
 330 013a 5046     		mov	r0, r10
 331 013c FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL7:
1159:Core/Src/main.c **** 
1160:Core/Src/main.c ****   /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
1161:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 333              		.loc 1 1161 3 view .LVU99
 334              		.loc 1 1161 23 is_stmt 0 view .LVU100
 335 0140 4FF4D043 		mov	r3, #26624
 336 0144 0B93     		str	r3, [sp, #44]
1162:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 337              		.loc 1 1162 3 is_stmt 1 view .LVU101
 338              		.loc 1 1162 24 is_stmt 0 view .LVU102
 339 0146 0225     		movs	r5, #2
 340 0148 0C95     		str	r5, [sp, #48]
1163:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 341              		.loc 1 1163 3 is_stmt 1 view .LVU103
 342              		.loc 1 1163 24 is_stmt 0 view .LVU104
 343 014a 0D94     		str	r4, [sp, #52]
1164:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 344              		.loc 1 1164 3 is_stmt 1 view .LVU105
 345              		.loc 1 1164 25 is_stmt 0 view .LVU106
 346 014c 0326     		movs	r6, #3
 347 014e 0E96     		str	r6, [sp, #56]
1165:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 348              		.loc 1 1165 3 is_stmt 1 view .LVU107
 349              		.loc 1 1165 29 is_stmt 0 view .LVU108
 350 0150 0B23     		movs	r3, #11
 351 0152 0F93     		str	r3, [sp, #60]
1166:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 352              		.loc 1 1166 3 is_stmt 1 view .LVU109
 353 0154 0BA9     		add	r1, sp, #44
 354 0156 5846     		mov	r0, fp
 355 0158 FFF7FEFF 		bl	HAL_GPIO_Init
 356              	.LVL8:
1167:Core/Src/main.c **** 
1168:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
1169:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 357              		.loc 1 1169 3 view .LVU110
 358              		.loc 1 1169 23 is_stmt 0 view .LVU111
 359 015c 4FF44073 		mov	r3, #768
 360 0160 0B93     		str	r3, [sp, #44]
1170:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 361              		.loc 1 1170 3 is_stmt 1 view .LVU112
 362              		.loc 1 1170 24 is_stmt 0 view .LVU113
 363 0162 1223     		movs	r3, #18
 364 0164 0C93     		str	r3, [sp, #48]
1171:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 365              		.loc 1 1171 3 is_stmt 1 view .LVU114
 366              		.loc 1 1171 24 is_stmt 0 view .LVU115
 367 0166 4FF00108 		mov	r8, #1
 368 016a CDF83480 		str	r8, [sp, #52]
1172:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 28


 369              		.loc 1 1172 3 is_stmt 1 view .LVU116
 370              		.loc 1 1172 25 is_stmt 0 view .LVU117
 371 016e 0E94     		str	r4, [sp, #56]
1173:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 372              		.loc 1 1173 3 is_stmt 1 view .LVU118
 373              		.loc 1 1173 29 is_stmt 0 view .LVU119
 374 0170 0423     		movs	r3, #4
 375 0172 0F93     		str	r3, [sp, #60]
1174:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 376              		.loc 1 1174 3 is_stmt 1 view .LVU120
 377 0174 0BA9     		add	r1, sp, #44
 378 0176 5848     		ldr	r0, .L6+20
 379 0178 FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL9:
1175:Core/Src/main.c **** 
1176:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
1177:Core/Src/main.c ****                            ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
1178:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 381              		.loc 1 1178 3 view .LVU121
 382              		.loc 1 1178 23 is_stmt 0 view .LVU122
 383 017c 43F62343 		movw	r3, #15395
 384 0180 0B93     		str	r3, [sp, #44]
1179:Core/Src/main.c ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
1180:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 1180 3 is_stmt 1 view .LVU123
 386              		.loc 1 1180 24 is_stmt 0 view .LVU124
 387 0182 0C95     		str	r5, [sp, #48]
1181:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 1181 3 is_stmt 1 view .LVU125
 389              		.loc 1 1181 24 is_stmt 0 view .LVU126
 390 0184 0D94     		str	r4, [sp, #52]
1182:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 391              		.loc 1 1182 3 is_stmt 1 view .LVU127
 392              		.loc 1 1182 25 is_stmt 0 view .LVU128
 393 0186 0E96     		str	r6, [sp, #56]
1183:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 394              		.loc 1 1183 3 is_stmt 1 view .LVU129
 395              		.loc 1 1183 29 is_stmt 0 view .LVU130
 396 0188 0A27     		movs	r7, #10
 397 018a 0F97     		str	r7, [sp, #60]
1184:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 398              		.loc 1 1184 3 is_stmt 1 view .LVU131
 399 018c 0BA9     		add	r1, sp, #44
 400 018e 5248     		ldr	r0, .L6+20
 401 0190 FFF7FEFF 		bl	HAL_GPIO_Init
 402              	.LVL10:
1185:Core/Src/main.c **** 
1186:Core/Src/main.c ****   /*Configure GPIO pin : SPDIF_RX0_Pin */
1187:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 403              		.loc 1 1187 3 view .LVU132
 404              		.loc 1 1187 23 is_stmt 0 view .LVU133
 405 0194 8023     		movs	r3, #128
 406 0196 0B93     		str	r3, [sp, #44]
1188:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 1188 3 is_stmt 1 view .LVU134
 408              		.loc 1 1188 24 is_stmt 0 view .LVU135
 409 0198 0C95     		str	r5, [sp, #48]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 29


1189:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 410              		.loc 1 1189 3 is_stmt 1 view .LVU136
 411              		.loc 1 1189 24 is_stmt 0 view .LVU137
 412 019a 0D94     		str	r4, [sp, #52]
1190:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 413              		.loc 1 1190 3 is_stmt 1 view .LVU138
 414              		.loc 1 1190 25 is_stmt 0 view .LVU139
 415 019c 0E94     		str	r4, [sp, #56]
1191:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 416              		.loc 1 1191 3 is_stmt 1 view .LVU140
 417              		.loc 1 1191 29 is_stmt 0 view .LVU141
 418 019e 0823     		movs	r3, #8
 419 01a0 0F93     		str	r3, [sp, #60]
1192:Core/Src/main.c ****   HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 420              		.loc 1 1192 3 is_stmt 1 view .LVU142
 421 01a2 0BA9     		add	r1, sp, #44
 422 01a4 4846     		mov	r0, r9
 423 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 424              	.LVL11:
1193:Core/Src/main.c **** 
1194:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
1195:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 425              		.loc 1 1195 3 view .LVU143
 426              		.loc 1 1195 23 is_stmt 0 view .LVU144
 427 01aa 6023     		movs	r3, #96
 428 01ac 0B93     		str	r3, [sp, #44]
1196:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 429              		.loc 1 1196 3 is_stmt 1 view .LVU145
 430              		.loc 1 1196 24 is_stmt 0 view .LVU146
 431 01ae 0C95     		str	r5, [sp, #48]
1197:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 1197 3 is_stmt 1 view .LVU147
 433              		.loc 1 1197 24 is_stmt 0 view .LVU148
 434 01b0 0D94     		str	r4, [sp, #52]
1198:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 435              		.loc 1 1198 3 is_stmt 1 view .LVU149
 436              		.loc 1 1198 25 is_stmt 0 view .LVU150
 437 01b2 0E94     		str	r4, [sp, #56]
1199:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 438              		.loc 1 1199 3 is_stmt 1 view .LVU151
 439              		.loc 1 1199 29 is_stmt 0 view .LVU152
 440 01b4 0D23     		movs	r3, #13
 441 01b6 0F93     		str	r3, [sp, #60]
1200:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 442              		.loc 1 1200 3 is_stmt 1 view .LVU153
 443 01b8 0BA9     		add	r1, sp, #44
 444 01ba 5046     		mov	r0, r10
 445 01bc FFF7FEFF 		bl	HAL_GPIO_Init
 446              	.LVL12:
1201:Core/Src/main.c **** 
1202:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
1203:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 447              		.loc 1 1203 3 view .LVU154
 448              		.loc 1 1203 23 is_stmt 0 view .LVU155
 449 01c0 4FF48053 		mov	r3, #4096
 450 01c4 0B93     		str	r3, [sp, #44]
1204:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 30


 451              		.loc 1 1204 3 is_stmt 1 view .LVU156
 452              		.loc 1 1204 24 is_stmt 0 view .LVU157
 453 01c6 0C94     		str	r4, [sp, #48]
1205:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 454              		.loc 1 1205 3 is_stmt 1 view .LVU158
 455              		.loc 1 1205 24 is_stmt 0 view .LVU159
 456 01c8 0D94     		str	r4, [sp, #52]
1206:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 457              		.loc 1 1206 3 is_stmt 1 view .LVU160
 458 01ca 0BA9     		add	r1, sp, #44
 459 01cc 4348     		ldr	r0, .L6+24
 460 01ce FFF7FEFF 		bl	HAL_GPIO_Init
 461              	.LVL13:
1207:Core/Src/main.c **** 
1208:Core/Src/main.c ****   /*Configure GPIO pin : Audio_INT_Pin */
1209:Core/Src/main.c ****   GPIO_InitStruct.Pin = Audio_INT_Pin;
 462              		.loc 1 1209 3 view .LVU161
 463              		.loc 1 1209 23 is_stmt 0 view .LVU162
 464 01d2 4023     		movs	r3, #64
 465 01d4 0B93     		str	r3, [sp, #44]
1210:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 466              		.loc 1 1210 3 is_stmt 1 view .LVU163
 467              		.loc 1 1210 24 is_stmt 0 view .LVU164
 468 01d6 424B     		ldr	r3, .L6+28
 469 01d8 0C93     		str	r3, [sp, #48]
1211:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 470              		.loc 1 1211 3 is_stmt 1 view .LVU165
 471              		.loc 1 1211 24 is_stmt 0 view .LVU166
 472 01da 0D94     		str	r4, [sp, #52]
1212:Core/Src/main.c ****   HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 473              		.loc 1 1212 3 is_stmt 1 view .LVU167
 474 01dc 0BA9     		add	r1, sp, #44
 475 01de 4846     		mov	r0, r9
 476 01e0 FFF7FEFF 		bl	HAL_GPIO_Init
 477              	.LVL14:
1213:Core/Src/main.c **** 
1214:Core/Src/main.c ****   /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
1215:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 478              		.loc 1 1215 3 view .LVU168
 479              		.loc 1 1215 23 is_stmt 0 view .LVU169
 480 01e4 4FF4E053 		mov	r3, #7168
 481 01e8 0B93     		str	r3, [sp, #44]
1216:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 482              		.loc 1 1216 3 is_stmt 1 view .LVU170
 483              		.loc 1 1216 24 is_stmt 0 view .LVU171
 484 01ea 0C95     		str	r5, [sp, #48]
1217:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 485              		.loc 1 1217 3 is_stmt 1 view .LVU172
 486              		.loc 1 1217 24 is_stmt 0 view .LVU173
 487 01ec 0D94     		str	r4, [sp, #52]
1218:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 488              		.loc 1 1218 3 is_stmt 1 view .LVU174
 489              		.loc 1 1218 25 is_stmt 0 view .LVU175
 490 01ee 0E96     		str	r6, [sp, #56]
1219:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 491              		.loc 1 1219 3 is_stmt 1 view .LVU176
 492              		.loc 1 1219 29 is_stmt 0 view .LVU177
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 31


 493 01f0 0F97     		str	r7, [sp, #60]
1220:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 494              		.loc 1 1220 3 is_stmt 1 view .LVU178
 495 01f2 AAF5805A 		sub	r10, r10, #4096
 496 01f6 0BA9     		add	r1, sp, #44
 497 01f8 5046     		mov	r0, r10
 498 01fa FFF7FEFF 		bl	HAL_GPIO_Init
 499              	.LVL15:
1221:Core/Src/main.c **** 
1222:Core/Src/main.c ****   /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
1223:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 500              		.loc 1 1223 3 view .LVU179
 501              		.loc 1 1223 23 is_stmt 0 view .LVU180
 502 01fe F023     		movs	r3, #240
 503 0200 0B93     		str	r3, [sp, #44]
1224:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 504              		.loc 1 1224 3 is_stmt 1 view .LVU181
 505              		.loc 1 1224 24 is_stmt 0 view .LVU182
 506 0202 0C95     		str	r5, [sp, #48]
1225:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 507              		.loc 1 1225 3 is_stmt 1 view .LVU183
 508              		.loc 1 1225 24 is_stmt 0 view .LVU184
 509 0204 0D94     		str	r4, [sp, #52]
1226:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 510              		.loc 1 1226 3 is_stmt 1 view .LVU185
 511              		.loc 1 1226 25 is_stmt 0 view .LVU186
 512 0206 0E94     		str	r4, [sp, #56]
1227:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 513              		.loc 1 1227 3 is_stmt 1 view .LVU187
 514              		.loc 1 1227 29 is_stmt 0 view .LVU188
 515 0208 0F97     		str	r7, [sp, #60]
1228:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 516              		.loc 1 1228 3 is_stmt 1 view .LVU189
 517 020a 0BA9     		add	r1, sp, #44
 518 020c 2E48     		ldr	r0, .L6+4
 519 020e FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL16:
1229:Core/Src/main.c **** 
1230:Core/Src/main.c ****   /*Configure GPIO pin : SAI2_SDB_Pin */
1231:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 521              		.loc 1 1231 3 view .LVU190
 522              		.loc 1 1231 23 is_stmt 0 view .LVU191
 523 0212 4FF48063 		mov	r3, #1024
 524 0216 0B93     		str	r3, [sp, #44]
1232:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 525              		.loc 1 1232 3 is_stmt 1 view .LVU192
 526              		.loc 1 1232 24 is_stmt 0 view .LVU193
 527 0218 0C95     		str	r5, [sp, #48]
1233:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 1233 3 is_stmt 1 view .LVU194
 529              		.loc 1 1233 24 is_stmt 0 view .LVU195
 530 021a 0D94     		str	r4, [sp, #52]
1234:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 531              		.loc 1 1234 3 is_stmt 1 view .LVU196
 532              		.loc 1 1234 25 is_stmt 0 view .LVU197
 533 021c 0E94     		str	r4, [sp, #56]
1235:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 32


 534              		.loc 1 1235 3 is_stmt 1 view .LVU198
 535              		.loc 1 1235 29 is_stmt 0 view .LVU199
 536 021e 0F97     		str	r7, [sp, #60]
1236:Core/Src/main.c ****   HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 537              		.loc 1 1236 3 is_stmt 1 view .LVU200
 538 0220 0BA9     		add	r1, sp, #44
 539 0222 5846     		mov	r0, fp
 540 0224 FFF7FEFF 		bl	HAL_GPIO_Init
 541              	.LVL17:
1237:Core/Src/main.c **** 
1238:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
1239:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 542              		.loc 1 1239 3 view .LVU201
 543              		.loc 1 1239 23 is_stmt 0 view .LVU202
 544 0228 2023     		movs	r3, #32
 545 022a 0B93     		str	r3, [sp, #44]
1240:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 546              		.loc 1 1240 3 is_stmt 1 view .LVU203
 547              		.loc 1 1240 24 is_stmt 0 view .LVU204
 548 022c CDF83080 		str	r8, [sp, #48]
1241:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 549              		.loc 1 1241 3 is_stmt 1 view .LVU205
 550              		.loc 1 1241 24 is_stmt 0 view .LVU206
 551 0230 0D94     		str	r4, [sp, #52]
1242:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 552              		.loc 1 1242 3 is_stmt 1 view .LVU207
 553              		.loc 1 1242 25 is_stmt 0 view .LVU208
 554 0232 0E94     		str	r4, [sp, #56]
1243:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 555              		.loc 1 1243 3 is_stmt 1 view .LVU209
 556 0234 0BA9     		add	r1, sp, #44
 557 0236 4846     		mov	r0, r9
 558 0238 FFF7FEFF 		bl	HAL_GPIO_Init
 559              	.LVL18:
1244:Core/Src/main.c **** 
1245:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_D5_Pin */
1246:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D5_Pin;
 560              		.loc 1 1246 3 view .LVU210
 561              		.loc 1 1246 23 is_stmt 0 view .LVU211
 562 023c 0822     		movs	r2, #8
 563 023e 0B92     		str	r2, [sp, #44]
1247:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 1247 3 is_stmt 1 view .LVU212
 565              		.loc 1 1247 24 is_stmt 0 view .LVU213
 566 0240 0C95     		str	r5, [sp, #48]
1248:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 567              		.loc 1 1248 3 is_stmt 1 view .LVU214
 568              		.loc 1 1248 24 is_stmt 0 view .LVU215
 569 0242 0D94     		str	r4, [sp, #52]
1249:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 570              		.loc 1 1249 3 is_stmt 1 view .LVU216
 571              		.loc 1 1249 25 is_stmt 0 view .LVU217
 572 0244 0E94     		str	r4, [sp, #56]
1250:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 573              		.loc 1 1250 3 is_stmt 1 view .LVU218
 574              		.loc 1 1250 29 is_stmt 0 view .LVU219
 575 0246 0D22     		movs	r2, #13
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 33


 576 0248 0F92     		str	r2, [sp, #60]
1251:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 577              		.loc 1 1251 3 is_stmt 1 view .LVU220
 578 024a 0BA9     		add	r1, sp, #44
 579 024c 4846     		mov	r0, r9
 580 024e FFF7FEFF 		bl	HAL_GPIO_Init
 581              	.LVL19:
1252:Core/Src/main.c **** 
1253:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
1254:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 582              		.loc 1 1254 3 view .LVU221
 583              		.loc 1 1254 23 is_stmt 0 view .LVU222
 584 0252 41F20C03 		movw	r3, #4108
 585 0256 0B93     		str	r3, [sp, #44]
1255:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 586              		.loc 1 1255 3 is_stmt 1 view .LVU223
 587              		.loc 1 1255 24 is_stmt 0 view .LVU224
 588 0258 CDF83080 		str	r8, [sp, #48]
1256:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 589              		.loc 1 1256 3 is_stmt 1 view .LVU225
 590              		.loc 1 1256 24 is_stmt 0 view .LVU226
 591 025c 0D94     		str	r4, [sp, #52]
1257:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 592              		.loc 1 1257 3 is_stmt 1 view .LVU227
 593              		.loc 1 1257 25 is_stmt 0 view .LVU228
 594 025e 0E94     		str	r4, [sp, #56]
1258:Core/Src/main.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 595              		.loc 1 1258 3 is_stmt 1 view .LVU229
 596 0260 0BA9     		add	r1, sp, #44
 597 0262 1948     		ldr	r0, .L6+4
 598 0264 FFF7FEFF 		bl	HAL_GPIO_Init
 599              	.LVL20:
1259:Core/Src/main.c **** 
1260:Core/Src/main.c ****   /*Configure GPIO pin : uSD_Detect_Pin */
1261:Core/Src/main.c ****   GPIO_InitStruct.Pin = uSD_Detect_Pin;
 600              		.loc 1 1261 3 view .LVU230
 601              		.loc 1 1261 23 is_stmt 0 view .LVU231
 602 0268 4FF40052 		mov	r2, #8192
 603 026c 0B92     		str	r2, [sp, #44]
1262:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 604              		.loc 1 1262 3 is_stmt 1 view .LVU232
 605              		.loc 1 1262 24 is_stmt 0 view .LVU233
 606 026e 0C94     		str	r4, [sp, #48]
1263:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 1263 3 is_stmt 1 view .LVU234
 608              		.loc 1 1263 24 is_stmt 0 view .LVU235
 609 0270 0D94     		str	r4, [sp, #52]
1264:Core/Src/main.c ****   HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 610              		.loc 1 1264 3 is_stmt 1 view .LVU236
 611 0272 0BA9     		add	r1, sp, #44
 612 0274 1748     		ldr	r0, .L6+16
 613 0276 FFF7FEFF 		bl	HAL_GPIO_Init
 614              	.LVL21:
1265:Core/Src/main.c **** 
1266:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BL_CTRL_Pin */
1267:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 615              		.loc 1 1267 3 view .LVU237
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 34


 616              		.loc 1 1267 23 is_stmt 0 view .LVU238
 617 027a 0822     		movs	r2, #8
 618 027c 0B92     		str	r2, [sp, #44]
1268:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 619              		.loc 1 1268 3 is_stmt 1 view .LVU239
 620              		.loc 1 1268 24 is_stmt 0 view .LVU240
 621 027e CDF83080 		str	r8, [sp, #48]
1269:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 622              		.loc 1 1269 3 is_stmt 1 view .LVU241
 623              		.loc 1 1269 24 is_stmt 0 view .LVU242
 624 0282 0D94     		str	r4, [sp, #52]
1270:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 625              		.loc 1 1270 3 is_stmt 1 view .LVU243
 626              		.loc 1 1270 25 is_stmt 0 view .LVU244
 627 0284 0E94     		str	r4, [sp, #56]
1271:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 628              		.loc 1 1271 3 is_stmt 1 view .LVU245
 629 0286 0BA9     		add	r1, sp, #44
 630 0288 1048     		ldr	r0, .L6+8
 631 028a FFF7FEFF 		bl	HAL_GPIO_Init
 632              	.LVL22:
1272:Core/Src/main.c **** 
1273:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_VSYNC_Pin */
1274:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 633              		.loc 1 1274 3 view .LVU246
 634              		.loc 1 1274 23 is_stmt 0 view .LVU247
 635 028e 4FF40073 		mov	r3, #512
 636 0292 0B93     		str	r3, [sp, #44]
1275:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 637              		.loc 1 1275 3 is_stmt 1 view .LVU248
 638              		.loc 1 1275 24 is_stmt 0 view .LVU249
 639 0294 0C95     		str	r5, [sp, #48]
1276:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 640              		.loc 1 1276 3 is_stmt 1 view .LVU250
 641              		.loc 1 1276 24 is_stmt 0 view .LVU251
 642 0296 0D94     		str	r4, [sp, #52]
1277:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 643              		.loc 1 1277 3 is_stmt 1 view .LVU252
 644              		.loc 1 1277 25 is_stmt 0 view .LVU253
 645 0298 0E94     		str	r4, [sp, #56]
1278:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 646              		.loc 1 1278 3 is_stmt 1 view .LVU254
 647              		.loc 1 1278 29 is_stmt 0 view .LVU255
 648 029a 0D22     		movs	r2, #13
 649 029c 0F92     		str	r2, [sp, #60]
1279:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 650              		.loc 1 1279 3 is_stmt 1 view .LVU256
 651 029e 0BA9     		add	r1, sp, #44
 652 02a0 5846     		mov	r0, fp
 653 02a2 FFF7FEFF 		bl	HAL_GPIO_Init
 654              	.LVL23:
1280:Core/Src/main.c **** 
1281:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
1282:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 655              		.loc 1 1282 3 view .LVU257
 656              		.loc 1 1282 23 is_stmt 0 view .LVU258
 657 02a6 1022     		movs	r2, #16
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 35


 658 02a8 0B92     		str	r2, [sp, #44]
1283:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 659              		.loc 1 1283 3 is_stmt 1 view .LVU259
 660              		.loc 1 1283 24 is_stmt 0 view .LVU260
 661 02aa 0C94     		str	r4, [sp, #48]
1284:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 662              		.loc 1 1284 3 is_stmt 1 view .LVU261
 663              		.loc 1 1284 24 is_stmt 0 view .LVU262
 664 02ac 0D94     		str	r4, [sp, #52]
1285:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 665              		.loc 1 1285 3 is_stmt 1 view .LVU263
 666 02ae 0BA9     		add	r1, sp, #44
 667 02b0 4846     		mov	r0, r9
 668 02b2 FFF7FEFF 		bl	HAL_GPIO_Init
 669              	.LVL24:
1286:Core/Src/main.c **** 
1287:Core/Src/main.c ****   /*Configure GPIO pins : TP3_Pin NC2_Pin */
1288:Core/Src/main.c ****   GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 670              		.loc 1 1288 3 view .LVU264
 671              		.loc 1 1288 23 is_stmt 0 view .LVU265
 672 02b6 48F20403 		movw	r3, #32772
 673 02ba 0B93     		str	r3, [sp, #44]
1289:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 674              		.loc 1 1289 3 is_stmt 1 view .LVU266
 675              		.loc 1 1289 24 is_stmt 0 view .LVU267
 676 02bc 0C94     		str	r4, [sp, #48]
1290:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 677              		.loc 1 1290 3 is_stmt 1 view .LVU268
 678              		.loc 1 1290 24 is_stmt 0 view .LVU269
 679 02be 0D94     		str	r4, [sp, #52]
1291:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 680              		.loc 1 1291 3 is_stmt 1 view .LVU270
 681 02c0 0BA9     		add	r1, sp, #44
 682 02c2 15E0     		b	.L7
 683              	.L8:
 684              		.align	2
 685              	.L6:
 686 02c4 00380240 		.word	1073887232
 687 02c8 00200240 		.word	1073881088
 688 02cc 00280240 		.word	1073883136
 689 02d0 001C0240 		.word	1073880064
 690 02d4 00080240 		.word	1073874944
 691 02d8 00040240 		.word	1073873920
 692 02dc 00240240 		.word	1073882112
 693 02e0 00001210 		.word	269615104
 694 02e4 000C0240 		.word	1073875968
 695 02e8 00180240 		.word	1073879040
 696 02ec 00100240 		.word	1073876992
 697              	.L7:
 698 02f0 5248     		ldr	r0, .L9
 699 02f2 FFF7FEFF 		bl	HAL_GPIO_Init
 700              	.LVL25:
1292:Core/Src/main.c **** 
1293:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
1294:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 701              		.loc 1 1294 3 view .LVU271
 702              		.loc 1 1294 23 is_stmt 0 view .LVU272
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 36


 703 02f6 0B95     		str	r5, [sp, #44]
1295:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 704              		.loc 1 1295 3 is_stmt 1 view .LVU273
 705              		.loc 1 1295 24 is_stmt 0 view .LVU274
 706 02f8 0C95     		str	r5, [sp, #48]
1296:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 707              		.loc 1 1296 3 is_stmt 1 view .LVU275
 708              		.loc 1 1296 24 is_stmt 0 view .LVU276
 709 02fa 0D94     		str	r4, [sp, #52]
1297:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 710              		.loc 1 1297 3 is_stmt 1 view .LVU277
 711              		.loc 1 1297 25 is_stmt 0 view .LVU278
 712 02fc 0E94     		str	r4, [sp, #56]
1298:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 713              		.loc 1 1298 3 is_stmt 1 view .LVU279
 714              		.loc 1 1298 29 is_stmt 0 view .LVU280
 715 02fe 4FF00509 		mov	r9, #5
 716 0302 CDF83C90 		str	r9, [sp, #60]
1299:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 717              		.loc 1 1299 3 is_stmt 1 view .LVU281
 718 0306 0BA9     		add	r1, sp, #44
 719 0308 4D48     		ldr	r0, .L9+4
 720 030a FFF7FEFF 		bl	HAL_GPIO_Init
 721              	.LVL26:
1300:Core/Src/main.c **** 
1301:Core/Src/main.c ****   /*Configure GPIO pin : DCMI_PWR_EN_Pin */
1302:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 722              		.loc 1 1302 3 view .LVU282
 723              		.loc 1 1302 23 is_stmt 0 view .LVU283
 724 030e 4FF40052 		mov	r2, #8192
 725 0312 0B92     		str	r2, [sp, #44]
1303:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 726              		.loc 1 1303 3 is_stmt 1 view .LVU284
 727              		.loc 1 1303 24 is_stmt 0 view .LVU285
 728 0314 CDF83080 		str	r8, [sp, #48]
1304:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 729              		.loc 1 1304 3 is_stmt 1 view .LVU286
 730              		.loc 1 1304 24 is_stmt 0 view .LVU287
 731 0318 0D94     		str	r4, [sp, #52]
1305:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 732              		.loc 1 1305 3 is_stmt 1 view .LVU288
 733              		.loc 1 1305 25 is_stmt 0 view .LVU289
 734 031a 0E94     		str	r4, [sp, #56]
1306:Core/Src/main.c ****   HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 735              		.loc 1 1306 3 is_stmt 1 view .LVU290
 736 031c 0BA9     		add	r1, sp, #44
 737 031e 4748     		ldr	r0, .L9
 738 0320 FFF7FEFF 		bl	HAL_GPIO_Init
 739              	.LVL27:
1307:Core/Src/main.c **** 
1308:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
1309:Core/Src/main.c ****                            DCMI_D1_Pin */
1310:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 740              		.loc 1 1310 3 view .LVU291
 741              		.loc 1 1310 23 is_stmt 0 view .LVU292
 742 0324 4FF4BC43 		mov	r3, #24064
 743 0328 0B93     		str	r3, [sp, #44]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 37


1311:Core/Src/main.c ****                           |DCMI_D1_Pin;
1312:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 744              		.loc 1 1312 3 is_stmt 1 view .LVU293
 745              		.loc 1 1312 24 is_stmt 0 view .LVU294
 746 032a 0C95     		str	r5, [sp, #48]
1313:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 747              		.loc 1 1313 3 is_stmt 1 view .LVU295
 748              		.loc 1 1313 24 is_stmt 0 view .LVU296
 749 032c 0D94     		str	r4, [sp, #52]
1314:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 750              		.loc 1 1314 3 is_stmt 1 view .LVU297
 751              		.loc 1 1314 25 is_stmt 0 view .LVU298
 752 032e 0E94     		str	r4, [sp, #56]
1315:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 753              		.loc 1 1315 3 is_stmt 1 view .LVU299
 754              		.loc 1 1315 29 is_stmt 0 view .LVU300
 755 0330 0D22     		movs	r2, #13
 756 0332 0F92     		str	r2, [sp, #60]
1316:Core/Src/main.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 757              		.loc 1 1316 3 is_stmt 1 view .LVU301
 758 0334 0BA9     		add	r1, sp, #44
 759 0336 4148     		ldr	r0, .L9
 760 0338 FFF7FEFF 		bl	HAL_GPIO_Init
 761              	.LVL28:
1317:Core/Src/main.c **** 
1318:Core/Src/main.c ****   /*Configure GPIO pin : LCD_INT_Pin */
1319:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 762              		.loc 1 1319 3 view .LVU302
 763              		.loc 1 1319 23 is_stmt 0 view .LVU303
 764 033c 4FF40052 		mov	r2, #8192
 765 0340 0B92     		str	r2, [sp, #44]
1320:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 766              		.loc 1 1320 3 is_stmt 1 view .LVU304
 767              		.loc 1 1320 24 is_stmt 0 view .LVU305
 768 0342 404B     		ldr	r3, .L9+8
 769 0344 0C93     		str	r3, [sp, #48]
1321:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 770              		.loc 1 1321 3 is_stmt 1 view .LVU306
 771              		.loc 1 1321 24 is_stmt 0 view .LVU307
 772 0346 0D94     		str	r4, [sp, #52]
1322:Core/Src/main.c ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 773              		.loc 1 1322 3 is_stmt 1 view .LVU308
 774 0348 0BA9     		add	r1, sp, #44
 775 034a 3D48     		ldr	r0, .L9+4
 776 034c FFF7FEFF 		bl	HAL_GPIO_Init
 777              	.LVL29:
1323:Core/Src/main.c **** 
1324:Core/Src/main.c ****   /*Configure GPIO pin : ARD_D0_Pin */
1325:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARD_D0_Pin;
 778              		.loc 1 1325 3 view .LVU309
 779              		.loc 1 1325 23 is_stmt 0 view .LVU310
 780 0350 8023     		movs	r3, #128
 781 0352 0B93     		str	r3, [sp, #44]
1326:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 782              		.loc 1 1326 3 is_stmt 1 view .LVU311
 783              		.loc 1 1326 24 is_stmt 0 view .LVU312
 784 0354 CDF83080 		str	r8, [sp, #48]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 38


1327:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 785              		.loc 1 1327 3 is_stmt 1 view .LVU313
 786              		.loc 1 1327 24 is_stmt 0 view .LVU314
 787 0358 0D94     		str	r4, [sp, #52]
1328:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 788              		.loc 1 1328 3 is_stmt 1 view .LVU315
 789              		.loc 1 1328 25 is_stmt 0 view .LVU316
 790 035a 0E96     		str	r6, [sp, #56]
1329:Core/Src/main.c ****   HAL_GPIO_Init(ARD_D0_GPIO_Port, &GPIO_InitStruct);
 791              		.loc 1 1329 3 is_stmt 1 view .LVU317
 792 035c 0BA9     		add	r1, sp, #44
 793 035e 3A48     		ldr	r0, .L9+12
 794 0360 FFF7FEFF 		bl	HAL_GPIO_Init
 795              	.LVL30:
1330:Core/Src/main.c **** 
1331:Core/Src/main.c ****   /*Configure GPIO pin : ULPI_NXT_Pin */
1332:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 796              		.loc 1 1332 3 view .LVU318
 797              		.loc 1 1332 23 is_stmt 0 view .LVU319
 798 0364 1023     		movs	r3, #16
 799 0366 0B93     		str	r3, [sp, #44]
1333:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800              		.loc 1 1333 3 is_stmt 1 view .LVU320
 801              		.loc 1 1333 24 is_stmt 0 view .LVU321
 802 0368 0C95     		str	r5, [sp, #48]
1334:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 803              		.loc 1 1334 3 is_stmt 1 view .LVU322
 804              		.loc 1 1334 24 is_stmt 0 view .LVU323
 805 036a 0D94     		str	r4, [sp, #52]
1335:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 806              		.loc 1 1335 3 is_stmt 1 view .LVU324
 807              		.loc 1 1335 25 is_stmt 0 view .LVU325
 808 036c 0E96     		str	r6, [sp, #56]
1336:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 809              		.loc 1 1336 3 is_stmt 1 view .LVU326
 810              		.loc 1 1336 29 is_stmt 0 view .LVU327
 811 036e 0F97     		str	r7, [sp, #60]
1337:Core/Src/main.c ****   HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 812              		.loc 1 1337 3 is_stmt 1 view .LVU328
 813 0370 0BA9     		add	r1, sp, #44
 814 0372 3248     		ldr	r0, .L9
 815 0374 FFF7FEFF 		bl	HAL_GPIO_Init
 816              	.LVL31:
1338:Core/Src/main.c **** 
1339:Core/Src/main.c ****   /*Configure GPIO pin : ARDUINO_TX_D1_Pin */
1340:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_TX_D1_Pin;
 817              		.loc 1 1340 3 view .LVU329
 818              		.loc 1 1340 23 is_stmt 0 view .LVU330
 819 0378 4023     		movs	r3, #64
 820 037a 0B93     		str	r3, [sp, #44]
1341:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 821              		.loc 1 1341 3 is_stmt 1 view .LVU331
 822              		.loc 1 1341 24 is_stmt 0 view .LVU332
 823 037c 0C95     		str	r5, [sp, #48]
1342:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 824              		.loc 1 1342 3 is_stmt 1 view .LVU333
 825              		.loc 1 1342 24 is_stmt 0 view .LVU334
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 39


 826 037e 0D94     		str	r4, [sp, #52]
1343:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 827              		.loc 1 1343 3 is_stmt 1 view .LVU335
 828              		.loc 1 1343 25 is_stmt 0 view .LVU336
 829 0380 0E96     		str	r6, [sp, #56]
1344:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 830              		.loc 1 1344 3 is_stmt 1 view .LVU337
 831              		.loc 1 1344 29 is_stmt 0 view .LVU338
 832 0382 0823     		movs	r3, #8
 833 0384 0F93     		str	r3, [sp, #60]
1345:Core/Src/main.c ****   HAL_GPIO_Init(ARDUINO_TX_D1_GPIO_Port, &GPIO_InitStruct);
 834              		.loc 1 1345 3 is_stmt 1 view .LVU339
 835 0386 0BA9     		add	r1, sp, #44
 836 0388 2F48     		ldr	r0, .L9+12
 837 038a FFF7FEFF 		bl	HAL_GPIO_Init
 838              	.LVL32:
1346:Core/Src/main.c **** 
1347:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
1348:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 839              		.loc 1 1348 3 view .LVU340
 840              		.loc 1 1348 23 is_stmt 0 view .LVU341
 841 038e C823     		movs	r3, #200
 842 0390 0B93     		str	r3, [sp, #44]
1349:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 843              		.loc 1 1349 3 is_stmt 1 view .LVU342
 844              		.loc 1 1349 24 is_stmt 0 view .LVU343
 845 0392 CDF83080 		str	r8, [sp, #48]
1350:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 846              		.loc 1 1350 3 is_stmt 1 view .LVU344
 847              		.loc 1 1350 24 is_stmt 0 view .LVU345
 848 0396 0D94     		str	r4, [sp, #52]
1351:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 849              		.loc 1 1351 3 is_stmt 1 view .LVU346
 850              		.loc 1 1351 25 is_stmt 0 view .LVU347
 851 0398 0E94     		str	r4, [sp, #56]
1352:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 852              		.loc 1 1352 3 is_stmt 1 view .LVU348
 853 039a 0BA9     		add	r1, sp, #44
 854 039c 5846     		mov	r0, fp
 855 039e FFF7FEFF 		bl	HAL_GPIO_Init
 856              	.LVL33:
1353:Core/Src/main.c **** 
1354:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
1355:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 857              		.loc 1 1355 3 view .LVU349
 858              		.loc 1 1355 23 is_stmt 0 view .LVU350
 859 03a2 CDF82C90 		str	r9, [sp, #44]
1356:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 860              		.loc 1 1356 3 is_stmt 1 view .LVU351
 861              		.loc 1 1356 24 is_stmt 0 view .LVU352
 862 03a6 0C95     		str	r5, [sp, #48]
1357:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 863              		.loc 1 1357 3 is_stmt 1 view .LVU353
 864              		.loc 1 1357 24 is_stmt 0 view .LVU354
 865 03a8 0D94     		str	r4, [sp, #52]
1358:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 866              		.loc 1 1358 3 is_stmt 1 view .LVU355
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 40


 867              		.loc 1 1358 25 is_stmt 0 view .LVU356
 868 03aa 0E96     		str	r6, [sp, #56]
1359:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 869              		.loc 1 1359 3 is_stmt 1 view .LVU357
 870              		.loc 1 1359 29 is_stmt 0 view .LVU358
 871 03ac 0F97     		str	r7, [sp, #60]
1360:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 872              		.loc 1 1360 3 is_stmt 1 view .LVU359
 873 03ae 0BA9     		add	r1, sp, #44
 874 03b0 2548     		ldr	r0, .L9+12
 875 03b2 FFF7FEFF 		bl	HAL_GPIO_Init
 876              	.LVL34:
1361:Core/Src/main.c **** 
1362:Core/Src/main.c ****   /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
1363:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 877              		.loc 1 1363 3 view .LVU360
 878              		.loc 1 1363 23 is_stmt 0 view .LVU361
 879 03b6 3223     		movs	r3, #50
 880 03b8 0B93     		str	r3, [sp, #44]
1364:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 881              		.loc 1 1364 3 is_stmt 1 view .LVU362
 882              		.loc 1 1364 24 is_stmt 0 view .LVU363
 883 03ba 0C95     		str	r5, [sp, #48]
1365:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 884              		.loc 1 1365 3 is_stmt 1 view .LVU364
 885              		.loc 1 1365 24 is_stmt 0 view .LVU365
 886 03bc 0D94     		str	r4, [sp, #52]
1366:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 887              		.loc 1 1366 3 is_stmt 1 view .LVU366
 888              		.loc 1 1366 25 is_stmt 0 view .LVU367
 889 03be 0E96     		str	r6, [sp, #56]
1367:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 890              		.loc 1 1367 3 is_stmt 1 view .LVU368
 891              		.loc 1 1367 29 is_stmt 0 view .LVU369
 892 03c0 0B23     		movs	r3, #11
 893 03c2 0F93     		str	r3, [sp, #60]
1368:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 894              		.loc 1 1368 3 is_stmt 1 view .LVU370
 895 03c4 0BA9     		add	r1, sp, #44
 896 03c6 2048     		ldr	r0, .L9+12
 897 03c8 FFF7FEFF 		bl	HAL_GPIO_Init
 898              	.LVL35:
1369:Core/Src/main.c **** 
1370:Core/Src/main.c ****   /*Configure GPIO pin : RMII_RXER_Pin */
1371:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_RXER_Pin;
 899              		.loc 1 1371 3 view .LVU371
 900              		.loc 1 1371 23 is_stmt 0 view .LVU372
 901 03cc 0423     		movs	r3, #4
 902 03ce 0B93     		str	r3, [sp, #44]
1372:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 903              		.loc 1 1372 3 is_stmt 1 view .LVU373
 904              		.loc 1 1372 24 is_stmt 0 view .LVU374
 905 03d0 0C94     		str	r4, [sp, #48]
1373:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 906              		.loc 1 1373 3 is_stmt 1 view .LVU375
 907              		.loc 1 1373 24 is_stmt 0 view .LVU376
 908 03d2 0D94     		str	r4, [sp, #52]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 41


1374:Core/Src/main.c ****   HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 909              		.loc 1 1374 3 is_stmt 1 view .LVU377
 910 03d4 0BA9     		add	r1, sp, #44
 911 03d6 5846     		mov	r0, fp
 912 03d8 FFF7FEFF 		bl	HAL_GPIO_Init
 913              	.LVL36:
1375:Core/Src/main.c **** 
1376:Core/Src/main.c ****   /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
1377:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 914              		.loc 1 1377 3 view .LVU378
 915              		.loc 1 1377 23 is_stmt 0 view .LVU379
 916 03dc 8623     		movs	r3, #134
 917 03de 0B93     		str	r3, [sp, #44]
1378:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 918              		.loc 1 1378 3 is_stmt 1 view .LVU380
 919              		.loc 1 1378 24 is_stmt 0 view .LVU381
 920 03e0 0C95     		str	r5, [sp, #48]
1379:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 921              		.loc 1 1379 3 is_stmt 1 view .LVU382
 922              		.loc 1 1379 24 is_stmt 0 view .LVU383
 923 03e2 0D94     		str	r4, [sp, #52]
1380:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 924              		.loc 1 1380 3 is_stmt 1 view .LVU384
 925              		.loc 1 1380 25 is_stmt 0 view .LVU385
 926 03e4 0E96     		str	r6, [sp, #56]
1381:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 927              		.loc 1 1381 3 is_stmt 1 view .LVU386
 928              		.loc 1 1381 29 is_stmt 0 view .LVU387
 929 03e6 0B23     		movs	r3, #11
 930 03e8 0F93     		str	r3, [sp, #60]
1382:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 931              		.loc 1 1382 3 is_stmt 1 view .LVU388
 932 03ea 0BA9     		add	r1, sp, #44
 933 03ec 5046     		mov	r0, r10
 934 03ee FFF7FEFF 		bl	HAL_GPIO_Init
 935              	.LVL37:
1383:Core/Src/main.c **** 
1384:Core/Src/main.c ****   /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
1385:Core/Src/main.c ****   GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 936              		.loc 1 1385 3 view .LVU389
 937              		.loc 1 1385 23 is_stmt 0 view .LVU390
 938 03f2 5023     		movs	r3, #80
 939 03f4 0B93     		str	r3, [sp, #44]
1386:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 940              		.loc 1 1386 3 is_stmt 1 view .LVU391
 941              		.loc 1 1386 24 is_stmt 0 view .LVU392
 942 03f6 0C95     		str	r5, [sp, #48]
1387:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 943              		.loc 1 1387 3 is_stmt 1 view .LVU393
 944              		.loc 1 1387 24 is_stmt 0 view .LVU394
 945 03f8 0D94     		str	r4, [sp, #52]
1388:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 946              		.loc 1 1388 3 is_stmt 1 view .LVU395
 947              		.loc 1 1388 25 is_stmt 0 view .LVU396
 948 03fa 0E94     		str	r4, [sp, #56]
1389:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 949              		.loc 1 1389 3 is_stmt 1 view .LVU397
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 42


 950              		.loc 1 1389 29 is_stmt 0 view .LVU398
 951 03fc 0D23     		movs	r3, #13
 952 03fe 0F93     		str	r3, [sp, #60]
1390:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 953              		.loc 1 1390 3 is_stmt 1 view .LVU399
 954 0400 0BA9     		add	r1, sp, #44
 955 0402 5046     		mov	r0, r10
 956 0404 FFF7FEFF 		bl	HAL_GPIO_Init
 957              	.LVL38:
1391:Core/Src/main.c **** 
1392:Core/Src/main.c ****   /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
1393:Core/Src/main.c ****   GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 958              		.loc 1 1393 3 view .LVU400
 959              		.loc 1 1393 23 is_stmt 0 view .LVU401
 960 0408 2823     		movs	r3, #40
 961 040a 0B93     		str	r3, [sp, #44]
1394:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 962              		.loc 1 1394 3 is_stmt 1 view .LVU402
 963              		.loc 1 1394 24 is_stmt 0 view .LVU403
 964 040c 0C95     		str	r5, [sp, #48]
1395:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 965              		.loc 1 1395 3 is_stmt 1 view .LVU404
 966              		.loc 1 1395 24 is_stmt 0 view .LVU405
 967 040e 0D94     		str	r4, [sp, #52]
1396:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 968              		.loc 1 1396 3 is_stmt 1 view .LVU406
 969              		.loc 1 1396 25 is_stmt 0 view .LVU407
 970 0410 0E96     		str	r6, [sp, #56]
1397:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 971              		.loc 1 1397 3 is_stmt 1 view .LVU408
 972              		.loc 1 1397 29 is_stmt 0 view .LVU409
 973 0412 0F97     		str	r7, [sp, #60]
1398:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 974              		.loc 1 1398 3 is_stmt 1 view .LVU410
 975 0414 0BA9     		add	r1, sp, #44
 976 0416 5046     		mov	r0, r10
 977 0418 FFF7FEFF 		bl	HAL_GPIO_Init
 978              	.LVL39:
1399:Core/Src/main.c **** 
1400:Core/Src/main.c ****   /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
1401:Core/Src/main.c ****   GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 979              		.loc 1 1401 3 view .LVU411
 980              		.loc 1 1401 23 is_stmt 0 view .LVU412
 981 041c 4FF44043 		mov	r3, #49152
 982 0420 0B93     		str	r3, [sp, #44]
1402:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 983              		.loc 1 1402 3 is_stmt 1 view .LVU413
 984              		.loc 1 1402 24 is_stmt 0 view .LVU414
 985 0422 0C95     		str	r5, [sp, #48]
1403:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 986              		.loc 1 1403 3 is_stmt 1 view .LVU415
 987              		.loc 1 1403 24 is_stmt 0 view .LVU416
 988 0424 0D94     		str	r4, [sp, #52]
1404:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 989              		.loc 1 1404 3 is_stmt 1 view .LVU417
 990              		.loc 1 1404 25 is_stmt 0 view .LVU418
 991 0426 0E94     		str	r4, [sp, #56]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 43


1405:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 992              		.loc 1 1405 3 is_stmt 1 view .LVU419
 993              		.loc 1 1405 29 is_stmt 0 view .LVU420
 994 0428 CDF83C90 		str	r9, [sp, #60]
1406:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 995              		.loc 1 1406 3 is_stmt 1 view .LVU421
 996 042c 0BA9     		add	r1, sp, #44
 997 042e 0748     		ldr	r0, .L9+16
 998 0430 FFF7FEFF 		bl	HAL_GPIO_Init
 999              	.LVL40:
1407:Core/Src/main.c **** 
1408:Core/Src/main.c **** }
 1000              		.loc 1 1408 1 is_stmt 0 view .LVU422
 1001 0434 11B0     		add	sp, sp, #68
 1002              	.LCFI2:
 1003              		.cfi_def_cfa_offset 36
 1004              		@ sp needed
 1005 0436 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1006              	.L10:
 1007 043a 00BF     		.align	2
 1008              	.L9:
 1009 043c 001C0240 		.word	1073880064
 1010 0440 00200240 		.word	1073881088
 1011 0444 00001210 		.word	269615104
 1012 0448 00080240 		.word	1073874944
 1013 044c 00040240 		.word	1073873920
 1014              		.cfi_endproc
 1015              	.LFE168:
 1017              		.section	.text.MX_DMA_Init,"ax",%progbits
 1018              		.align	1
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1022              		.fpu fpv5-sp-d16
 1024              	MX_DMA_Init:
 1025              	.LFB166:
1046:Core/Src/main.c **** 
 1026              		.loc 1 1046 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 8
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030 0000 00B5     		push	{lr}
 1031              	.LCFI3:
 1032              		.cfi_def_cfa_offset 4
 1033              		.cfi_offset 14, -4
 1034 0002 83B0     		sub	sp, sp, #12
 1035              	.LCFI4:
 1036              		.cfi_def_cfa_offset 16
1049:Core/Src/main.c **** 
 1037              		.loc 1 1049 3 view .LVU424
 1038              	.LBB15:
1049:Core/Src/main.c **** 
 1039              		.loc 1 1049 3 view .LVU425
1049:Core/Src/main.c **** 
 1040              		.loc 1 1049 3 view .LVU426
 1041 0004 124B     		ldr	r3, .L13
 1042 0006 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 44


 1043 0008 42F48002 		orr	r2, r2, #4194304
 1044 000c 1A63     		str	r2, [r3, #48]
1049:Core/Src/main.c **** 
 1045              		.loc 1 1049 3 view .LVU427
 1046 000e 1B6B     		ldr	r3, [r3, #48]
 1047 0010 03F48003 		and	r3, r3, #4194304
 1048 0014 0193     		str	r3, [sp, #4]
1049:Core/Src/main.c **** 
 1049              		.loc 1 1049 3 view .LVU428
 1050 0016 019B     		ldr	r3, [sp, #4]
 1051              	.LBE15:
1049:Core/Src/main.c **** 
 1052              		.loc 1 1049 3 view .LVU429
1053:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 1053              		.loc 1 1053 3 view .LVU430
 1054 0018 0022     		movs	r2, #0
 1055 001a 0521     		movs	r1, #5
 1056 001c 3820     		movs	r0, #56
 1057 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1058              	.LVL41:
1054:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 1059              		.loc 1 1054 3 view .LVU431
 1060 0022 3820     		movs	r0, #56
 1061 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1062              	.LVL42:
1056:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 1063              		.loc 1 1056 3 view .LVU432
 1064 0028 0022     		movs	r2, #0
 1065 002a 0521     		movs	r1, #5
 1066 002c 3B20     		movs	r0, #59
 1067 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1068              	.LVL43:
1057:Core/Src/main.c ****   /* DMA2_Stream6_IRQn interrupt configuration */
 1069              		.loc 1 1057 3 view .LVU433
 1070 0032 3B20     		movs	r0, #59
 1071 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1072              	.LVL44:
1059:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 1073              		.loc 1 1059 3 view .LVU434
 1074 0038 0022     		movs	r2, #0
 1075 003a 0521     		movs	r1, #5
 1076 003c 4520     		movs	r0, #69
 1077 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1078              	.LVL45:
1060:Core/Src/main.c **** 
 1079              		.loc 1 1060 3 view .LVU435
 1080 0042 4520     		movs	r0, #69
 1081 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1082              	.LVL46:
1062:Core/Src/main.c **** 
 1083              		.loc 1 1062 1 is_stmt 0 view .LVU436
 1084 0048 03B0     		add	sp, sp, #12
 1085              	.LCFI5:
 1086              		.cfi_def_cfa_offset 4
 1087              		@ sp needed
 1088 004a 5DF804FB 		ldr	pc, [sp], #4
 1089              	.L14:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 45


 1090 004e 00BF     		.align	2
 1091              	.L13:
 1092 0050 00380240 		.word	1073887232
 1093              		.cfi_endproc
 1094              	.LFE166:
 1096              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 1097              		.align	2
 1098              	.LC3:
 1099 0000 31373A30 		.ascii	"17:04:40\000"
 1099      343A3430 
 1099      00
 1100 0009 000000   		.align	2
 1101              	.LC4:
 1102 000c 45434720 		.ascii	"ECG %s\015\012\000"
 1102      25730D0A 
 1102      00
 1103 0015 000000   		.align	2
 1104              	.LC6:
 1105 0018 00       		.ascii	"\000"
 1106 0019 000000   		.align	2
 1107              	.LC7:
 1108 001c 4D6F756E 		.ascii	"Mounted SD card\015\012\000"
 1108      74656420 
 1108      53442063 
 1108      6172640D 
 1108      0A00
 1109 002e 0000     		.align	2
 1110              	.LC8:
 1111 0030 53544D33 		.ascii	"STM32.TXT\000"
 1111      322E5458 
 1111      5400
 1112 003a 0000     		.align	2
 1113              	.LC9:
 1114 003c 4F70656E 		.ascii	"Opened file\015\012\000"
 1114      65642066 
 1114      696C650D 
 1114      0A00
 1115 004a 0000     		.align	2
 1116              	.LC10:
 1117 004c 57726974 		.ascii	"Written to file \015\012\000"
 1117      74656E20 
 1117      746F2066 
 1117      696C6520 
 1117      0D0A00
 1118 005f 00       		.align	2
 1119              	.LC11:
 1120 0060 53746172 		.ascii	"Starting ADC DMA...\015\012\000"
 1120      74696E67 
 1120      20414443 
 1120      20444D41 
 1120      2E2E2E0D 
 1121 0076 0000     		.align	2
 1122              	.LC12:
 1123 0078 41444320 		.ascii	"ADC Complete!\015\012\000"
 1123      436F6D70 
 1123      6C657465 
 1123      210D0A00 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 46


 1124              		.align	2
 1125              	.LC13:
 1126 0088 25642C25 		.ascii	"%d,%lu\015\012\000"
 1126      6C750D0A 
 1126      00
 1127              		.section	.text.StartDefaultTask,"ax",%progbits
 1128              		.align	1
 1129              		.global	StartDefaultTask
 1130              		.syntax unified
 1131              		.thumb
 1132              		.thumb_func
 1133              		.fpu fpv5-sp-d16
 1135              	StartDefaultTask:
 1136              	.LVL47:
 1137              	.LFB170:
1409:Core/Src/main.c **** 
1410:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1411:Core/Src/main.c **** FATFS mynewdiskFatFs; /* File system object for User logical drive */
1412:Core/Src/main.c **** FIL MyFile; /* File object */
1413:Core/Src/main.c **** char mynewdiskPath[4]; /* User logical drive path */
1414:Core/Src/main.c **** 
1415:Core/Src/main.c **** #define ADC_BUF_SIZE 4096
1416:Core/Src/main.c **** uint32_t adcdata[ADC_BUF_SIZE];
1417:Core/Src/main.c **** #define ADC_COMPLETE 1
1418:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
1419:Core/Src/main.c **** {
1420:Core/Src/main.c ****   osMessagePut(ADCQueueID, ADC_COMPLETE, 0);
1421:Core/Src/main.c **** }
1422:Core/Src/main.c **** /* USER CODE END 4 */
1423:Core/Src/main.c **** 
1424:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
1425:Core/Src/main.c **** /**
1426:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
1427:Core/Src/main.c ****   * @param  argument: Not used
1428:Core/Src/main.c ****   * @retval None
1429:Core/Src/main.c ****   */
1430:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
1431:Core/Src/main.c **** void StartDefaultTask(void const * argument)
1432:Core/Src/main.c **** {
 1138              		.loc 1 1432 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 48
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		.loc 1 1432 1 is_stmt 0 view .LVU438
 1143 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1144              	.LCFI6:
 1145              		.cfi_def_cfa_offset 24
 1146              		.cfi_offset 4, -24
 1147              		.cfi_offset 5, -20
 1148              		.cfi_offset 6, -16
 1149              		.cfi_offset 7, -12
 1150              		.cfi_offset 8, -8
 1151              		.cfi_offset 14, -4
 1152 0004 8EB0     		sub	sp, sp, #56
 1153              	.LCFI7:
 1154              		.cfi_def_cfa_offset 80
1433:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 47


1434:Core/Src/main.c ****   /* Infinite loop */
1435:Core/Src/main.c ****   int i = 0;
 1155              		.loc 1 1435 3 is_stmt 1 view .LVU439
 1156              	.LVL48:
1436:Core/Src/main.c **** 
1437:Core/Src/main.c **** 
1438:Core/Src/main.c ****   SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL);
 1157              		.loc 1 1438 3 view .LVU440
 1158 0006 0223     		movs	r3, #2
 1159 0008 0093     		str	r3, [sp]
 1160 000a 0023     		movs	r3, #0
 1161 000c 1A46     		mov	r2, r3
 1162 000e 1946     		mov	r1, r3
 1163 0010 1846     		mov	r0, r3
 1164              	.LVL49:
 1165              		.loc 1 1438 3 is_stmt 0 view .LVU441
 1166 0012 FFF7FEFF 		bl	SEGGER_RTT_ConfigUpBuffer
 1167              	.LVL50:
1439:Core/Src/main.c ****   SEGGER_RTT_printf(0, "ECG %s\r\n", __TIME__);
 1168              		.loc 1 1439 3 is_stmt 1 view .LVU442
 1169 0016 444A     		ldr	r2, .L24
 1170 0018 4449     		ldr	r1, .L24+4
 1171 001a 0020     		movs	r0, #0
 1172 001c FFF7FEFF 		bl	SEGGER_RTT_printf
 1173              	.LVL51:
1440:Core/Src/main.c ****  
1441:Core/Src/main.c ****  uint32_t wbytes; /* File write counts */
 1174              		.loc 1 1441 2 view .LVU443
1442:Core/Src/main.c ****  uint8_t wtext[32] = "sample,value\r\n"; /* File write buffer */
 1175              		.loc 1 1442 2 view .LVU444
 1176              		.loc 1 1442 10 is_stmt 0 view .LVU445
 1177 0020 434B     		ldr	r3, .L24+8
 1178 0022 0DF1140C 		add	ip, sp, #20
 1179 0026 0FCB     		ldm	r3, {r0, r1, r2, r3}
 1180 0028 ACE80700 		stmia	ip!, {r0, r1, r2}
 1181 002c 2CF8023B 		strh	r3, [ip], #2	@ movhi
 1182 0030 1B0C     		lsrs	r3, r3, #16
 1183 0032 8CF80030 		strb	r3, [ip]
 1184 0036 0023     		movs	r3, #0
 1185 0038 CDF82330 		str	r3, [sp, #35]	@ unaligned
 1186 003c CDF82730 		str	r3, [sp, #39]	@ unaligned
 1187 0040 CDF82B30 		str	r3, [sp, #43]	@ unaligned
 1188 0044 CDF82F30 		str	r3, [sp, #47]	@ unaligned
 1189 0048 8DF83330 		strb	r3, [sp, #51]
1443:Core/Src/main.c **** osEvent event;
 1190              		.loc 1 1443 1 is_stmt 1 view .LVU446
1444:Core/Src/main.c ****   int32_t len = 0;
 1191              		.loc 1 1444 3 view .LVU447
 1192              	.LVL52:
1445:Core/Src/main.c ****     if((i=f_mount(&mynewdiskFatFs, "", 1)) == FR_OK)
 1193              		.loc 1 1445 5 view .LVU448
 1194              		.loc 1 1445 11 is_stmt 0 view .LVU449
 1195 004c 0122     		movs	r2, #1
 1196 004e 3949     		ldr	r1, .L24+12
 1197 0050 3948     		ldr	r0, .L24+16
 1198 0052 FFF7FEFF 		bl	f_mount
 1199              	.LVL53:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 48


 1200              		.loc 1 1445 7 view .LVU450
 1201 0056 20B1     		cbz	r0, .L22
 1202              	.LVL54:
 1203              	.L20:
1446:Core/Src/main.c ****     {
1447:Core/Src/main.c ****       SEGGER_RTT_printf(0,"Mounted SD card\r\n");
1448:Core/Src/main.c ****       if((i = f_open(&MyFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE)) == FR_OK)
1449:Core/Src/main.c ****       {
1450:Core/Src/main.c ****         SEGGER_RTT_printf(0, "Opened file\r\n");
1451:Core/Src/main.c ****         if((i = f_write(&MyFile, wtext, strlen((char *)wtext), (void *)&wbytes)) == FR_OK)
1452:Core/Src/main.c ****         {
1453:Core/Src/main.c ****           SEGGER_RTT_printf(0,"Written to file \r\n");
1454:Core/Src/main.c ****           SEGGER_RTT_printf(0, "Starting ADC DMA...\r\n");
1455:Core/Src/main.c ****           if(HAL_OK == HAL_ADC_Start_DMA(&hadc3, adcdata, ADC_BUF_SIZE))
1456:Core/Src/main.c ****           {
1457:Core/Src/main.c ****           // HAL_ADC_PollForConversion(&hadc3,100);
1458:Core/Src/main.c ****             event = osMessageGet(ADCQueueID, 60000);
1459:Core/Src/main.c ****             if(event.value.v == ADC_COMPLETE)
1460:Core/Src/main.c ****             {
1461:Core/Src/main.c ****               // HAL_ADC_Stop(&hadc3);
1462:Core/Src/main.c ****               SEGGER_RTT_printf(0, "ADC Complete!\r\n");
1463:Core/Src/main.c ****               for(i = 0; i < ADC_BUF_SIZE; i++)
1464:Core/Src/main.c ****               {
1465:Core/Src/main.c ****                 len = snprintf((char *)wtext, 32, "%d,%lu\r\n", i*2, adcdata[i]&0xFFFF);
1466:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
1467:Core/Src/main.c ****                 len = snprintf((char *)wtext, 32, "%d,%lu\r\n", i*2+1, (adcdata[i]&0xFFFF0000)>>16)
1468:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
1469:Core/Src/main.c ****               }
1470:Core/Src/main.c ****             }
1471:Core/Src/main.c ****           }
1472:Core/Src/main.c ****           f_close(&MyFile);
1473:Core/Src/main.c ****         }
1474:Core/Src/main.c ****       }
1475:Core/Src/main.c ****     }
1476:Core/Src/main.c ****   for(;;)
 1204              		.loc 1 1476 3 is_stmt 1 discriminator 1 view .LVU451
1477:Core/Src/main.c ****   {
1478:Core/Src/main.c ****     
1479:Core/Src/main.c ****     
1480:Core/Src/main.c ****     osDelay(1000);
 1205              		.loc 1 1480 5 discriminator 1 view .LVU452
 1206 0058 4FF47A70 		mov	r0, #1000
 1207 005c FFF7FEFF 		bl	osDelay
 1208              	.LVL55:
1476:Core/Src/main.c ****   {
 1209              		.loc 1 1476 8 discriminator 1 view .LVU453
 1210 0060 FAE7     		b	.L20
 1211              	.LVL56:
 1212              	.L22:
1447:Core/Src/main.c ****       if((i = f_open(&MyFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE)) == FR_OK)
 1213              		.loc 1 1447 7 view .LVU454
 1214 0062 3649     		ldr	r1, .L24+20
 1215 0064 FFF7FEFF 		bl	SEGGER_RTT_printf
 1216              	.LVL57:
1448:Core/Src/main.c ****       {
 1217              		.loc 1 1448 7 view .LVU455
1448:Core/Src/main.c ****       {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 49


 1218              		.loc 1 1448 15 is_stmt 0 view .LVU456
 1219 0068 0A22     		movs	r2, #10
 1220 006a 3549     		ldr	r1, .L24+24
 1221 006c 3548     		ldr	r0, .L24+28
 1222 006e FFF7FEFF 		bl	f_open
 1223              	.LVL58:
1448:Core/Src/main.c ****       {
 1224              		.loc 1 1448 9 view .LVU457
 1225 0072 0028     		cmp	r0, #0
 1226 0074 F0D1     		bne	.L20
1450:Core/Src/main.c ****         if((i = f_write(&MyFile, wtext, strlen((char *)wtext), (void *)&wbytes)) == FR_OK)
 1227              		.loc 1 1450 9 is_stmt 1 view .LVU458
 1228 0076 3449     		ldr	r1, .L24+32
 1229 0078 FFF7FEFF 		bl	SEGGER_RTT_printf
 1230              	.LVL59:
1451:Core/Src/main.c ****         {
 1231              		.loc 1 1451 9 view .LVU459
1451:Core/Src/main.c ****         {
 1232              		.loc 1 1451 17 is_stmt 0 view .LVU460
 1233 007c 05A8     		add	r0, sp, #20
 1234 007e FFF7FEFF 		bl	strlen
 1235              	.LVL60:
 1236 0082 0246     		mov	r2, r0
 1237 0084 0DAB     		add	r3, sp, #52
 1238 0086 05A9     		add	r1, sp, #20
 1239 0088 2E48     		ldr	r0, .L24+28
 1240 008a FFF7FEFF 		bl	f_write
 1241              	.LVL61:
1451:Core/Src/main.c ****         {
 1242              		.loc 1 1451 11 view .LVU461
 1243 008e 0028     		cmp	r0, #0
 1244 0090 E2D1     		bne	.L20
1453:Core/Src/main.c ****           SEGGER_RTT_printf(0, "Starting ADC DMA...\r\n");
 1245              		.loc 1 1453 11 is_stmt 1 view .LVU462
 1246 0092 2E49     		ldr	r1, .L24+36
 1247 0094 FFF7FEFF 		bl	SEGGER_RTT_printf
 1248              	.LVL62:
1454:Core/Src/main.c ****           if(HAL_OK == HAL_ADC_Start_DMA(&hadc3, adcdata, ADC_BUF_SIZE))
 1249              		.loc 1 1454 11 view .LVU463
 1250 0098 2D49     		ldr	r1, .L24+40
 1251 009a 0020     		movs	r0, #0
 1252 009c FFF7FEFF 		bl	SEGGER_RTT_printf
 1253              	.LVL63:
1455:Core/Src/main.c ****           {
 1254              		.loc 1 1455 11 view .LVU464
1455:Core/Src/main.c ****           {
 1255              		.loc 1 1455 24 is_stmt 0 view .LVU465
 1256 00a0 4FF48052 		mov	r2, #4096
 1257 00a4 2B49     		ldr	r1, .L24+44
 1258 00a6 2C48     		ldr	r0, .L24+48
 1259 00a8 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1260              	.LVL64:
1455:Core/Src/main.c ****           {
 1261              		.loc 1 1455 13 view .LVU466
 1262 00ac 18B1     		cbz	r0, .L23
 1263              	.LVL65:
 1264              	.L17:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 50


1472:Core/Src/main.c ****         }
 1265              		.loc 1 1472 11 is_stmt 1 view .LVU467
 1266 00ae 2548     		ldr	r0, .L24+28
 1267 00b0 FFF7FEFF 		bl	f_close
 1268              	.LVL66:
 1269 00b4 D0E7     		b	.L20
 1270              	.LVL67:
 1271              	.L23:
1458:Core/Src/main.c ****             if(event.value.v == ADC_COMPLETE)
 1272              		.loc 1 1458 13 view .LVU468
1458:Core/Src/main.c ****             if(event.value.v == ADC_COMPLETE)
 1273              		.loc 1 1458 21 is_stmt 0 view .LVU469
 1274 00b6 4EF66022 		movw	r2, #60000
 1275 00ba 284B     		ldr	r3, .L24+52
 1276 00bc 1968     		ldr	r1, [r3]
 1277 00be 02A8     		add	r0, sp, #8
 1278 00c0 FFF7FEFF 		bl	osMessageGet
 1279              	.LVL68:
1459:Core/Src/main.c ****             {
 1280              		.loc 1 1459 13 is_stmt 1 view .LVU470
1459:Core/Src/main.c ****             {
 1281              		.loc 1 1459 27 is_stmt 0 view .LVU471
 1282 00c4 039B     		ldr	r3, [sp, #12]
1459:Core/Src/main.c ****             {
 1283              		.loc 1 1459 15 view .LVU472
 1284 00c6 012B     		cmp	r3, #1
 1285 00c8 F1D1     		bne	.L17
1462:Core/Src/main.c ****               for(i = 0; i < ADC_BUF_SIZE; i++)
 1286              		.loc 1 1462 15 is_stmt 1 view .LVU473
 1287 00ca 2549     		ldr	r1, .L24+56
 1288 00cc 0020     		movs	r0, #0
 1289 00ce FFF7FEFF 		bl	SEGGER_RTT_printf
 1290              	.LVL69:
1463:Core/Src/main.c ****               {
 1291              		.loc 1 1463 15 view .LVU474
1463:Core/Src/main.c ****               {
 1292              		.loc 1 1463 21 is_stmt 0 view .LVU475
 1293 00d2 0024     		movs	r4, #0
1463:Core/Src/main.c ****               {
 1294              		.loc 1 1463 15 view .LVU476
 1295 00d4 24E0     		b	.L18
 1296              	.LVL70:
 1297              	.L19:
1465:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1298              		.loc 1 1465 17 is_stmt 1 discriminator 3 view .LVU477
1465:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1299              		.loc 1 1465 23 is_stmt 0 discriminator 3 view .LVU478
 1300 00d6 6700     		lsls	r7, r4, #1
1465:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1301              		.loc 1 1465 77 discriminator 3 view .LVU479
 1302 00d8 DFF87880 		ldr	r8, .L24+44
1465:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1303              		.loc 1 1465 23 discriminator 3 view .LVU480
 1304 00dc 214E     		ldr	r6, .L24+60
 1305 00de 38F82430 		ldrh	r3, [r8, r4, lsl #2]
 1306 00e2 0093     		str	r3, [sp]
 1307 00e4 3B46     		mov	r3, r7
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 51


 1308 00e6 3246     		mov	r2, r6
 1309 00e8 2021     		movs	r1, #32
 1310 00ea 05A8     		add	r0, sp, #20
 1311 00ec FFF7FEFF 		bl	snprintf
 1312              	.LVL71:
 1313 00f0 0246     		mov	r2, r0
 1314              	.LVL72:
1466:Core/Src/main.c ****                 len = snprintf((char *)wtext, 32, "%d,%lu\r\n", i*2+1, (adcdata[i]&0xFFFF0000)>>16)
 1315              		.loc 1 1466 17 is_stmt 1 discriminator 3 view .LVU481
 1316 00f2 144D     		ldr	r5, .L24+28
 1317 00f4 0DAB     		add	r3, sp, #52
 1318 00f6 05A9     		add	r1, sp, #20
 1319 00f8 2846     		mov	r0, r5
 1320              	.LVL73:
1466:Core/Src/main.c ****                 len = snprintf((char *)wtext, 32, "%d,%lu\r\n", i*2+1, (adcdata[i]&0xFFFF0000)>>16)
 1321              		.loc 1 1466 17 is_stmt 0 discriminator 3 view .LVU482
 1322 00fa FFF7FEFF 		bl	f_write
 1323              	.LVL74:
1467:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1324              		.loc 1 1467 17 is_stmt 1 discriminator 3 view .LVU483
1467:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1325              		.loc 1 1467 80 is_stmt 0 discriminator 3 view .LVU484
 1326 00fe 58F82430 		ldr	r3, [r8, r4, lsl #2]
1467:Core/Src/main.c ****                 f_write(&MyFile, wtext, len, (void *)&wbytes);
 1327              		.loc 1 1467 23 discriminator 3 view .LVU485
 1328 0102 1B0C     		lsrs	r3, r3, #16
 1329 0104 0093     		str	r3, [sp]
 1330 0106 7B1C     		adds	r3, r7, #1
 1331 0108 3246     		mov	r2, r6
 1332 010a 2021     		movs	r1, #32
 1333 010c 05A8     		add	r0, sp, #20
 1334 010e FFF7FEFF 		bl	snprintf
 1335              	.LVL75:
 1336 0112 0246     		mov	r2, r0
 1337              	.LVL76:
1468:Core/Src/main.c ****               }
 1338              		.loc 1 1468 17 is_stmt 1 discriminator 3 view .LVU486
 1339 0114 0DAB     		add	r3, sp, #52
 1340 0116 05A9     		add	r1, sp, #20
 1341 0118 2846     		mov	r0, r5
 1342              	.LVL77:
1468:Core/Src/main.c ****               }
 1343              		.loc 1 1468 17 is_stmt 0 discriminator 3 view .LVU487
 1344 011a FFF7FEFF 		bl	f_write
 1345              	.LVL78:
1463:Core/Src/main.c ****               {
 1346              		.loc 1 1463 44 is_stmt 1 discriminator 3 view .LVU488
1463:Core/Src/main.c ****               {
 1347              		.loc 1 1463 45 is_stmt 0 discriminator 3 view .LVU489
 1348 011e 0134     		adds	r4, r4, #1
 1349              	.LVL79:
 1350              	.L18:
1463:Core/Src/main.c ****               {
 1351              		.loc 1 1463 26 is_stmt 1 discriminator 1 view .LVU490
1463:Core/Src/main.c ****               {
 1352              		.loc 1 1463 15 is_stmt 0 discriminator 1 view .LVU491
 1353 0120 B4F5805F 		cmp	r4, #4096
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 52


 1354 0124 D7DB     		blt	.L19
 1355 0126 C2E7     		b	.L17
 1356              	.L25:
 1357              		.align	2
 1358              	.L24:
 1359 0128 00000000 		.word	.LC3
 1360 012c 0C000000 		.word	.LC4
 1361 0130 00000000 		.word	.LANCHOR1
 1362 0134 18000000 		.word	.LC6
 1363 0138 00000000 		.word	.LANCHOR2
 1364 013c 1C000000 		.word	.LC7
 1365 0140 30000000 		.word	.LC8
 1366 0144 00000000 		.word	.LANCHOR3
 1367 0148 3C000000 		.word	.LC9
 1368 014c 4C000000 		.word	.LC10
 1369 0150 60000000 		.word	.LC11
 1370 0154 00000000 		.word	adcdata
 1371 0158 00000000 		.word	.LANCHOR4
 1372 015c 00000000 		.word	.LANCHOR5
 1373 0160 78000000 		.word	.LC12
 1374 0164 88000000 		.word	.LC13
 1375              		.cfi_endproc
 1376              	.LFE170:
 1378              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 1379              		.align	1
 1380              		.global	HAL_ADC_ConvCpltCallback
 1381              		.syntax unified
 1382              		.thumb
 1383              		.thumb_func
 1384              		.fpu fpv5-sp-d16
 1386              	HAL_ADC_ConvCpltCallback:
 1387              	.LVL80:
 1388              	.LFB169:
1419:Core/Src/main.c ****   osMessagePut(ADCQueueID, ADC_COMPLETE, 0);
 1389              		.loc 1 1419 1 is_stmt 1 view -0
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 0
 1392              		@ frame_needed = 0, uses_anonymous_args = 0
1419:Core/Src/main.c ****   osMessagePut(ADCQueueID, ADC_COMPLETE, 0);
 1393              		.loc 1 1419 1 is_stmt 0 view .LVU493
 1394 0000 08B5     		push	{r3, lr}
 1395              	.LCFI8:
 1396              		.cfi_def_cfa_offset 8
 1397              		.cfi_offset 3, -8
 1398              		.cfi_offset 14, -4
1420:Core/Src/main.c **** }
 1399              		.loc 1 1420 3 is_stmt 1 view .LVU494
 1400 0002 0022     		movs	r2, #0
 1401 0004 0121     		movs	r1, #1
 1402 0006 024B     		ldr	r3, .L28
 1403 0008 1868     		ldr	r0, [r3]
 1404              	.LVL81:
1420:Core/Src/main.c **** }
 1405              		.loc 1 1420 3 is_stmt 0 view .LVU495
 1406 000a FFF7FEFF 		bl	osMessagePut
 1407              	.LVL82:
1421:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 53


 1408              		.loc 1 1421 1 view .LVU496
 1409 000e 08BD     		pop	{r3, pc}
 1410              	.L29:
 1411              		.align	2
 1412              	.L28:
 1413 0010 00000000 		.word	.LANCHOR5
 1414              		.cfi_endproc
 1415              	.LFE169:
 1417              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1418              		.align	1
 1419              		.global	HAL_TIM_PeriodElapsedCallback
 1420              		.syntax unified
 1421              		.thumb
 1422              		.thumb_func
 1423              		.fpu fpv5-sp-d16
 1425              	HAL_TIM_PeriodElapsedCallback:
 1426              	.LVL83:
 1427              	.LFB171:
1481:Core/Src/main.c ****   }
1482:Core/Src/main.c ****   /* USER CODE END 5 */
1483:Core/Src/main.c **** }
1484:Core/Src/main.c **** 
1485:Core/Src/main.c ****  /**
1486:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
1487:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
1488:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
1489:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
1490:Core/Src/main.c ****   * @param  htim : TIM handle
1491:Core/Src/main.c ****   * @retval None
1492:Core/Src/main.c ****   */
1493:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
1494:Core/Src/main.c **** {
 1428              		.loc 1 1494 1 is_stmt 1 view -0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 0, uses_anonymous_args = 0
 1432              		.loc 1 1494 1 is_stmt 0 view .LVU498
 1433 0000 08B5     		push	{r3, lr}
 1434              	.LCFI9:
 1435              		.cfi_def_cfa_offset 8
 1436              		.cfi_offset 3, -8
 1437              		.cfi_offset 14, -4
1495:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
1496:Core/Src/main.c **** 
1497:Core/Src/main.c ****   /* USER CODE END Callback 0 */
1498:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 1438              		.loc 1 1498 3 is_stmt 1 view .LVU499
 1439              		.loc 1 1498 11 is_stmt 0 view .LVU500
 1440 0002 0268     		ldr	r2, [r0]
 1441              		.loc 1 1498 6 view .LVU501
 1442 0004 034B     		ldr	r3, .L34
 1443 0006 9A42     		cmp	r2, r3
 1444 0008 00D0     		beq	.L33
 1445              	.LVL84:
 1446              	.L30:
1499:Core/Src/main.c ****     HAL_IncTick();
1500:Core/Src/main.c ****   }
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 54


1501:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
1502:Core/Src/main.c **** 
1503:Core/Src/main.c ****   /* USER CODE END Callback 1 */
1504:Core/Src/main.c **** }
 1447              		.loc 1 1504 1 view .LVU502
 1448 000a 08BD     		pop	{r3, pc}
 1449              	.LVL85:
 1450              	.L33:
1499:Core/Src/main.c ****     HAL_IncTick();
 1451              		.loc 1 1499 5 is_stmt 1 view .LVU503
 1452 000c FFF7FEFF 		bl	HAL_IncTick
 1453              	.LVL86:
 1454              		.loc 1 1504 1 is_stmt 0 view .LVU504
 1455 0010 FBE7     		b	.L30
 1456              	.L35:
 1457 0012 00BF     		.align	2
 1458              	.L34:
 1459 0014 00100040 		.word	1073745920
 1460              		.cfi_endproc
 1461              	.LFE171:
 1463              		.section	.text.Error_Handler,"ax",%progbits
 1464              		.align	1
 1465              		.global	Error_Handler
 1466              		.syntax unified
 1467              		.thumb
 1468              		.thumb_func
 1469              		.fpu fpv5-sp-d16
 1471              	Error_Handler:
 1472              	.LFB172:
1505:Core/Src/main.c **** 
1506:Core/Src/main.c **** /**
1507:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1508:Core/Src/main.c ****   * @retval None
1509:Core/Src/main.c ****   */
1510:Core/Src/main.c **** void Error_Handler(void)
1511:Core/Src/main.c **** {
 1473              		.loc 1 1511 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ Volatile: function does not return.
 1476              		@ args = 0, pretend = 0, frame = 0
 1477              		@ frame_needed = 0, uses_anonymous_args = 0
 1478              		@ link register save eliminated.
1512:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1513:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1514:Core/Src/main.c ****   __disable_irq();
 1479              		.loc 1 1514 3 view .LVU506
 1480              	.LBB16:
 1481              	.LBI16:
 1482              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 55


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 56


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 57


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1483              		.loc 2 140 27 view .LVU507
 1484              	.LBB17:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1485              		.loc 2 142 3 view .LVU508
 1486              		.syntax unified
 1487              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1488 0000 72B6     		cpsid i
 1489              	@ 0 "" 2
 1490              		.thumb
 1491              		.syntax unified
 1492              	.L37:
 1493              	.LBE17:
 1494              	.LBE16:
1515:Core/Src/main.c ****   while (1)
 1495              		.loc 1 1515 3 discriminator 1 view .LVU509
1516:Core/Src/main.c ****   {
1517:Core/Src/main.c ****   }
 1496              		.loc 1 1517 3 discriminator 1 view .LVU510
1515:Core/Src/main.c ****   while (1)
 1497              		.loc 1 1515 9 discriminator 1 view .LVU511
 1498 0002 FEE7     		b	.L37
 1499              		.cfi_endproc
 1500              	.LFE172:
 1502              		.section	.text.MX_ADC3_Init,"ax",%progbits
 1503              		.align	1
 1504              		.syntax unified
 1505              		.thumb
 1506              		.thumb_func
 1507              		.fpu fpv5-sp-d16
 1509              	MX_ADC3_Init:
 1510              	.LFB151:
 286:Core/Src/main.c **** 
 1511              		.loc 1 286 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 16
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 1515 0000 00B5     		push	{lr}
 1516              	.LCFI10:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 58


 1517              		.cfi_def_cfa_offset 4
 1518              		.cfi_offset 14, -4
 1519 0002 85B0     		sub	sp, sp, #20
 1520              	.LCFI11:
 1521              		.cfi_def_cfa_offset 24
 292:Core/Src/main.c **** 
 1522              		.loc 1 292 3 view .LVU513
 292:Core/Src/main.c **** 
 1523              		.loc 1 292 26 is_stmt 0 view .LVU514
 1524 0004 0023     		movs	r3, #0
 1525 0006 0093     		str	r3, [sp]
 1526 0008 0193     		str	r3, [sp, #4]
 1527 000a 0293     		str	r3, [sp, #8]
 1528 000c 0393     		str	r3, [sp, #12]
 299:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1529              		.loc 1 299 3 is_stmt 1 view .LVU515
 299:Core/Src/main.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 1530              		.loc 1 299 18 is_stmt 0 view .LVU516
 1531 000e 1448     		ldr	r0, .L44
 1532 0010 144A     		ldr	r2, .L44+4
 1533 0012 0260     		str	r2, [r0]
 300:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1534              		.loc 1 300 3 is_stmt 1 view .LVU517
 300:Core/Src/main.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 1535              		.loc 1 300 29 is_stmt 0 view .LVU518
 1536 0014 4FF48032 		mov	r2, #65536
 1537 0018 4260     		str	r2, [r0, #4]
 301:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1538              		.loc 1 301 3 is_stmt 1 view .LVU519
 301:Core/Src/main.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1539              		.loc 1 301 25 is_stmt 0 view .LVU520
 1540 001a 8360     		str	r3, [r0, #8]
 302:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 1541              		.loc 1 302 3 is_stmt 1 view .LVU521
 302:Core/Src/main.c ****   hadc3.Init.ContinuousConvMode = ENABLE;
 1542              		.loc 1 302 27 is_stmt 0 view .LVU522
 1543 001c 0361     		str	r3, [r0, #16]
 303:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1544              		.loc 1 303 3 is_stmt 1 view .LVU523
 303:Core/Src/main.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 1545              		.loc 1 303 33 is_stmt 0 view .LVU524
 1546 001e 0122     		movs	r2, #1
 1547 0020 8261     		str	r2, [r0, #24]
 304:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1548              		.loc 1 304 3 is_stmt 1 view .LVU525
 304:Core/Src/main.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1549              		.loc 1 304 36 is_stmt 0 view .LVU526
 1550 0022 80F82030 		strb	r3, [r0, #32]
 305:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1551              		.loc 1 305 3 is_stmt 1 view .LVU527
 305:Core/Src/main.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1552              		.loc 1 305 35 is_stmt 0 view .LVU528
 1553 0026 C362     		str	r3, [r0, #44]
 306:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1554              		.loc 1 306 3 is_stmt 1 view .LVU529
 306:Core/Src/main.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1555              		.loc 1 306 31 is_stmt 0 view .LVU530
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 59


 1556 0028 0F49     		ldr	r1, .L44+8
 1557 002a 8162     		str	r1, [r0, #40]
 307:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1558              		.loc 1 307 3 is_stmt 1 view .LVU531
 307:Core/Src/main.c ****   hadc3.Init.NbrOfConversion = 1;
 1559              		.loc 1 307 24 is_stmt 0 view .LVU532
 1560 002c C360     		str	r3, [r0, #12]
 308:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1561              		.loc 1 308 3 is_stmt 1 view .LVU533
 308:Core/Src/main.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 1562              		.loc 1 308 30 is_stmt 0 view .LVU534
 1563 002e C261     		str	r2, [r0, #28]
 309:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1564              		.loc 1 309 3 is_stmt 1 view .LVU535
 309:Core/Src/main.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1565              		.loc 1 309 36 is_stmt 0 view .LVU536
 1566 0030 80F83030 		strb	r3, [r0, #48]
 310:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1567              		.loc 1 310 3 is_stmt 1 view .LVU537
 310:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 1568              		.loc 1 310 27 is_stmt 0 view .LVU538
 1569 0034 4261     		str	r2, [r0, #20]
 311:Core/Src/main.c ****   {
 1570              		.loc 1 311 3 is_stmt 1 view .LVU539
 311:Core/Src/main.c ****   {
 1571              		.loc 1 311 7 is_stmt 0 view .LVU540
 1572 0036 FFF7FEFF 		bl	HAL_ADC_Init
 1573              	.LVL87:
 311:Core/Src/main.c ****   {
 1574              		.loc 1 311 6 view .LVU541
 1575 003a 68B9     		cbnz	r0, .L42
 317:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1576              		.loc 1 317 3 is_stmt 1 view .LVU542
 317:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1577              		.loc 1 317 19 is_stmt 0 view .LVU543
 1578 003c 0423     		movs	r3, #4
 1579 003e 0093     		str	r3, [sp]
 318:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1580              		.loc 1 318 3 is_stmt 1 view .LVU544
 318:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1581              		.loc 1 318 16 is_stmt 0 view .LVU545
 1582 0040 0123     		movs	r3, #1
 1583 0042 0193     		str	r3, [sp, #4]
 319:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1584              		.loc 1 319 3 is_stmt 1 view .LVU546
 319:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 1585              		.loc 1 319 24 is_stmt 0 view .LVU547
 1586 0044 0023     		movs	r3, #0
 1587 0046 0293     		str	r3, [sp, #8]
 320:Core/Src/main.c ****   {
 1588              		.loc 1 320 3 is_stmt 1 view .LVU548
 320:Core/Src/main.c ****   {
 1589              		.loc 1 320 7 is_stmt 0 view .LVU549
 1590 0048 6946     		mov	r1, sp
 1591 004a 0548     		ldr	r0, .L44
 1592 004c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1593              	.LVL88:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 60


 320:Core/Src/main.c ****   {
 1594              		.loc 1 320 6 view .LVU550
 1595 0050 20B9     		cbnz	r0, .L43
 328:Core/Src/main.c **** 
 1596              		.loc 1 328 1 view .LVU551
 1597 0052 05B0     		add	sp, sp, #20
 1598              	.LCFI12:
 1599              		.cfi_remember_state
 1600              		.cfi_def_cfa_offset 4
 1601              		@ sp needed
 1602 0054 5DF804FB 		ldr	pc, [sp], #4
 1603              	.L42:
 1604              	.LCFI13:
 1605              		.cfi_restore_state
 313:Core/Src/main.c ****   }
 1606              		.loc 1 313 5 is_stmt 1 view .LVU552
 1607 0058 FFF7FEFF 		bl	Error_Handler
 1608              	.LVL89:
 1609              	.L43:
 322:Core/Src/main.c ****   }
 1610              		.loc 1 322 5 view .LVU553
 1611 005c FFF7FEFF 		bl	Error_Handler
 1612              	.LVL90:
 1613              	.L45:
 1614              		.align	2
 1615              	.L44:
 1616 0060 00000000 		.word	.LANCHOR4
 1617 0064 00220140 		.word	1073816064
 1618 0068 0100000F 		.word	251658241
 1619              		.cfi_endproc
 1620              	.LFE151:
 1622              		.section	.text.MX_CRC_Init,"ax",%progbits
 1623              		.align	1
 1624              		.syntax unified
 1625              		.thumb
 1626              		.thumb_func
 1627              		.fpu fpv5-sp-d16
 1629              	MX_CRC_Init:
 1630              	.LFB152:
 336:Core/Src/main.c **** 
 1631              		.loc 1 336 1 view -0
 1632              		.cfi_startproc
 1633              		@ args = 0, pretend = 0, frame = 0
 1634              		@ frame_needed = 0, uses_anonymous_args = 0
 1635 0000 08B5     		push	{r3, lr}
 1636              	.LCFI14:
 1637              		.cfi_def_cfa_offset 8
 1638              		.cfi_offset 3, -8
 1639              		.cfi_offset 14, -4
 345:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1640              		.loc 1 345 3 view .LVU555
 345:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 1641              		.loc 1 345 17 is_stmt 0 view .LVU556
 1642 0002 0848     		ldr	r0, .L50
 1643 0004 084B     		ldr	r3, .L50+4
 1644 0006 0360     		str	r3, [r0]
 346:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 61


 1645              		.loc 1 346 3 is_stmt 1 view .LVU557
 346:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 1646              		.loc 1 346 34 is_stmt 0 view .LVU558
 1647 0008 0023     		movs	r3, #0
 1648 000a 0371     		strb	r3, [r0, #4]
 347:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1649              		.loc 1 347 3 is_stmt 1 view .LVU559
 347:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 1650              		.loc 1 347 33 is_stmt 0 view .LVU560
 1651 000c 4371     		strb	r3, [r0, #5]
 348:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1652              		.loc 1 348 3 is_stmt 1 view .LVU561
 348:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 1653              		.loc 1 348 36 is_stmt 0 view .LVU562
 1654 000e 4361     		str	r3, [r0, #20]
 349:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1655              		.loc 1 349 3 is_stmt 1 view .LVU563
 349:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 1656              		.loc 1 349 37 is_stmt 0 view .LVU564
 1657 0010 8361     		str	r3, [r0, #24]
 350:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1658              		.loc 1 350 3 is_stmt 1 view .LVU565
 350:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1659              		.loc 1 350 24 is_stmt 0 view .LVU566
 1660 0012 0123     		movs	r3, #1
 1661 0014 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   {
 1662              		.loc 1 351 3 is_stmt 1 view .LVU567
 351:Core/Src/main.c ****   {
 1663              		.loc 1 351 7 is_stmt 0 view .LVU568
 1664 0016 FFF7FEFF 		bl	HAL_CRC_Init
 1665              	.LVL91:
 351:Core/Src/main.c ****   {
 1666              		.loc 1 351 6 view .LVU569
 1667 001a 00B9     		cbnz	r0, .L49
 359:Core/Src/main.c **** 
 1668              		.loc 1 359 1 view .LVU570
 1669 001c 08BD     		pop	{r3, pc}
 1670              	.L49:
 353:Core/Src/main.c ****   }
 1671              		.loc 1 353 5 is_stmt 1 view .LVU571
 1672 001e FFF7FEFF 		bl	Error_Handler
 1673              	.LVL92:
 1674              	.L51:
 1675 0022 00BF     		.align	2
 1676              	.L50:
 1677 0024 00000000 		.word	.LANCHOR6
 1678 0028 00300240 		.word	1073885184
 1679              		.cfi_endproc
 1680              	.LFE152:
 1682              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 1683              		.align	1
 1684              		.syntax unified
 1685              		.thumb
 1686              		.thumb_func
 1687              		.fpu fpv5-sp-d16
 1689              	MX_DMA2D_Init:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 62


 1690              	.LFB153:
 367:Core/Src/main.c **** 
 1691              		.loc 1 367 1 view -0
 1692              		.cfi_startproc
 1693              		@ args = 0, pretend = 0, frame = 0
 1694              		@ frame_needed = 0, uses_anonymous_args = 0
 1695 0000 08B5     		push	{r3, lr}
 1696              	.LCFI15:
 1697              		.cfi_def_cfa_offset 8
 1698              		.cfi_offset 3, -8
 1699              		.cfi_offset 14, -4
 376:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1700              		.loc 1 376 3 view .LVU573
 376:Core/Src/main.c ****   hdma2d.Init.Mode = DMA2D_M2M;
 1701              		.loc 1 376 19 is_stmt 0 view .LVU574
 1702 0002 0C48     		ldr	r0, .L58
 1703 0004 0C4B     		ldr	r3, .L58+4
 1704 0006 0360     		str	r3, [r0]
 377:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1705              		.loc 1 377 3 is_stmt 1 view .LVU575
 377:Core/Src/main.c ****   hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 1706              		.loc 1 377 20 is_stmt 0 view .LVU576
 1707 0008 0023     		movs	r3, #0
 1708 000a 4360     		str	r3, [r0, #4]
 378:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1709              		.loc 1 378 3 is_stmt 1 view .LVU577
 378:Core/Src/main.c ****   hdma2d.Init.OutputOffset = 0;
 1710              		.loc 1 378 25 is_stmt 0 view .LVU578
 1711 000c 8360     		str	r3, [r0, #8]
 379:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1712              		.loc 1 379 3 is_stmt 1 view .LVU579
 379:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputOffset = 0;
 1713              		.loc 1 379 28 is_stmt 0 view .LVU580
 1714 000e C360     		str	r3, [r0, #12]
 380:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1715              		.loc 1 380 3 is_stmt 1 view .LVU581
 380:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 1716              		.loc 1 380 34 is_stmt 0 view .LVU582
 1717 0010 8362     		str	r3, [r0, #40]
 381:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1718              		.loc 1 381 3 is_stmt 1 view .LVU583
 381:Core/Src/main.c ****   hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 1719              		.loc 1 381 37 is_stmt 0 view .LVU584
 1720 0012 C362     		str	r3, [r0, #44]
 382:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1721              		.loc 1 382 3 is_stmt 1 view .LVU585
 382:Core/Src/main.c ****   hdma2d.LayerCfg[1].InputAlpha = 0;
 1722              		.loc 1 382 32 is_stmt 0 view .LVU586
 1723 0014 0363     		str	r3, [r0, #48]
 383:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1724              		.loc 1 383 3 is_stmt 1 view .LVU587
 383:Core/Src/main.c ****   if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 1725              		.loc 1 383 33 is_stmt 0 view .LVU588
 1726 0016 4363     		str	r3, [r0, #52]
 384:Core/Src/main.c ****   {
 1727              		.loc 1 384 3 is_stmt 1 view .LVU589
 384:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 63


 1728              		.loc 1 384 7 is_stmt 0 view .LVU590
 1729 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 1730              	.LVL93:
 384:Core/Src/main.c ****   {
 1731              		.loc 1 384 6 view .LVU591
 1732 001c 28B9     		cbnz	r0, .L56
 388:Core/Src/main.c ****   {
 1733              		.loc 1 388 3 is_stmt 1 view .LVU592
 388:Core/Src/main.c ****   {
 1734              		.loc 1 388 7 is_stmt 0 view .LVU593
 1735 001e 0121     		movs	r1, #1
 1736 0020 0448     		ldr	r0, .L58
 1737 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 1738              	.LVL94:
 388:Core/Src/main.c ****   {
 1739              		.loc 1 388 6 view .LVU594
 1740 0026 10B9     		cbnz	r0, .L57
 396:Core/Src/main.c **** 
 1741              		.loc 1 396 1 view .LVU595
 1742 0028 08BD     		pop	{r3, pc}
 1743              	.L56:
 386:Core/Src/main.c ****   }
 1744              		.loc 1 386 5 is_stmt 1 view .LVU596
 1745 002a FFF7FEFF 		bl	Error_Handler
 1746              	.LVL95:
 1747              	.L57:
 390:Core/Src/main.c ****   }
 1748              		.loc 1 390 5 view .LVU597
 1749 002e FFF7FEFF 		bl	Error_Handler
 1750              	.LVL96:
 1751              	.L59:
 1752 0032 00BF     		.align	2
 1753              	.L58:
 1754 0034 00000000 		.word	.LANCHOR7
 1755 0038 00B00240 		.word	1073917952
 1756              		.cfi_endproc
 1757              	.LFE153:
 1759              		.section	.text.MX_FMC_Init,"ax",%progbits
 1760              		.align	1
 1761              		.syntax unified
 1762              		.thumb
 1763              		.thumb_func
 1764              		.fpu fpv5-sp-d16
 1766              	MX_FMC_Init:
 1767              	.LFB167:
1066:Core/Src/main.c **** 
 1768              		.loc 1 1066 1 view -0
 1769              		.cfi_startproc
 1770              		@ args = 0, pretend = 0, frame = 32
 1771              		@ frame_needed = 0, uses_anonymous_args = 0
 1772 0000 00B5     		push	{lr}
 1773              	.LCFI16:
 1774              		.cfi_def_cfa_offset 4
 1775              		.cfi_offset 14, -4
 1776 0002 89B0     		sub	sp, sp, #36
 1777              	.LCFI17:
 1778              		.cfi_def_cfa_offset 40
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 64


1072:Core/Src/main.c **** 
 1779              		.loc 1 1072 3 view .LVU599
1072:Core/Src/main.c **** 
 1780              		.loc 1 1072 27 is_stmt 0 view .LVU600
 1781 0004 0023     		movs	r3, #0
 1782 0006 0193     		str	r3, [sp, #4]
 1783 0008 0293     		str	r3, [sp, #8]
 1784 000a 0393     		str	r3, [sp, #12]
 1785 000c 0493     		str	r3, [sp, #16]
 1786 000e 0593     		str	r3, [sp, #20]
 1787 0010 0693     		str	r3, [sp, #24]
 1788 0012 0793     		str	r3, [sp, #28]
1080:Core/Src/main.c ****   /* hsdram1.Init */
 1789              		.loc 1 1080 3 is_stmt 1 view .LVU601
1080:Core/Src/main.c ****   /* hsdram1.Init */
 1790              		.loc 1 1080 20 is_stmt 0 view .LVU602
 1791 0014 1448     		ldr	r0, .L64
 1792 0016 154A     		ldr	r2, .L64+4
 1793 0018 0260     		str	r2, [r0]
1082:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1794              		.loc 1 1082 3 is_stmt 1 view .LVU603
1082:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1795              		.loc 1 1082 23 is_stmt 0 view .LVU604
 1796 001a 4360     		str	r3, [r0, #4]
1083:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1797              		.loc 1 1083 3 is_stmt 1 view .LVU605
1083:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 1798              		.loc 1 1083 33 is_stmt 0 view .LVU606
 1799 001c 8360     		str	r3, [r0, #8]
1084:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1800              		.loc 1 1084 3 is_stmt 1 view .LVU607
1084:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 1801              		.loc 1 1084 30 is_stmt 0 view .LVU608
 1802 001e 0421     		movs	r1, #4
 1803 0020 C160     		str	r1, [r0, #12]
1085:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1804              		.loc 1 1085 3 is_stmt 1 view .LVU609
1085:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1805              		.loc 1 1085 32 is_stmt 0 view .LVU610
 1806 0022 1022     		movs	r2, #16
 1807 0024 0261     		str	r2, [r0, #16]
1086:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1808              		.loc 1 1086 3 is_stmt 1 view .LVU611
1086:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 1809              		.loc 1 1086 35 is_stmt 0 view .LVU612
 1810 0026 4022     		movs	r2, #64
 1811 0028 4261     		str	r2, [r0, #20]
1087:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1812              		.loc 1 1087 3 is_stmt 1 view .LVU613
1087:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1813              		.loc 1 1087 27 is_stmt 0 view .LVU614
 1814 002a 4FF4C072 		mov	r2, #384
 1815 002e 8261     		str	r2, [r0, #24]
1088:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1816              		.loc 1 1088 3 is_stmt 1 view .LVU615
1088:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 1817              		.loc 1 1088 32 is_stmt 0 view .LVU616
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 65


 1818 0030 C361     		str	r3, [r0, #28]
1089:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1819              		.loc 1 1089 3 is_stmt 1 view .LVU617
1089:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 1820              		.loc 1 1089 30 is_stmt 0 view .LVU618
 1821 0032 4FF40062 		mov	r2, #2048
 1822 0036 0262     		str	r2, [r0, #32]
1090:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1823              		.loc 1 1090 3 is_stmt 1 view .LVU619
1090:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1824              		.loc 1 1090 26 is_stmt 0 view .LVU620
 1825 0038 4FF48052 		mov	r2, #4096
 1826 003c 4262     		str	r2, [r0, #36]
1091:Core/Src/main.c ****   /* SdramTiming */
 1827              		.loc 1 1091 3 is_stmt 1 view .LVU621
1091:Core/Src/main.c ****   /* SdramTiming */
 1828              		.loc 1 1091 30 is_stmt 0 view .LVU622
 1829 003e 8362     		str	r3, [r0, #40]
1093:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1830              		.loc 1 1093 3 is_stmt 1 view .LVU623
1093:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 7;
 1831              		.loc 1 1093 33 is_stmt 0 view .LVU624
 1832 0040 0223     		movs	r3, #2
 1833 0042 0193     		str	r3, [sp, #4]
1094:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1834              		.loc 1 1094 3 is_stmt 1 view .LVU625
1094:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 4;
 1835              		.loc 1 1094 36 is_stmt 0 view .LVU626
 1836 0044 0722     		movs	r2, #7
 1837 0046 0292     		str	r2, [sp, #8]
1095:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1838              		.loc 1 1095 3 is_stmt 1 view .LVU627
1095:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 7;
 1839              		.loc 1 1095 31 is_stmt 0 view .LVU628
 1840 0048 0391     		str	r1, [sp, #12]
1096:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1841              		.loc 1 1096 3 is_stmt 1 view .LVU629
1096:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 3;
 1842              		.loc 1 1096 29 is_stmt 0 view .LVU630
 1843 004a 0492     		str	r2, [sp, #16]
1097:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1844              		.loc 1 1097 3 is_stmt 1 view .LVU631
1097:Core/Src/main.c ****   SdramTiming.RPDelay = 2;
 1845              		.loc 1 1097 33 is_stmt 0 view .LVU632
 1846 004c 0322     		movs	r2, #3
 1847 004e 0592     		str	r2, [sp, #20]
1098:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1848              		.loc 1 1098 3 is_stmt 1 view .LVU633
1098:Core/Src/main.c ****   SdramTiming.RCDDelay = 2;
 1849              		.loc 1 1098 23 is_stmt 0 view .LVU634
 1850 0050 0693     		str	r3, [sp, #24]
1099:Core/Src/main.c **** 
 1851              		.loc 1 1099 3 is_stmt 1 view .LVU635
1099:Core/Src/main.c **** 
 1852              		.loc 1 1099 24 is_stmt 0 view .LVU636
 1853 0052 0793     		str	r3, [sp, #28]
1101:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 66


 1854              		.loc 1 1101 3 is_stmt 1 view .LVU637
1101:Core/Src/main.c ****   {
 1855              		.loc 1 1101 7 is_stmt 0 view .LVU638
 1856 0054 6944     		add	r1, sp, r1
 1857 0056 FFF7FEFF 		bl	HAL_SDRAM_Init
 1858              	.LVL97:
1101:Core/Src/main.c ****   {
 1859              		.loc 1 1101 6 view .LVU639
 1860 005a 10B9     		cbnz	r0, .L63
1109:Core/Src/main.c **** 
 1861              		.loc 1 1109 1 view .LVU640
 1862 005c 09B0     		add	sp, sp, #36
 1863              	.LCFI18:
 1864              		.cfi_remember_state
 1865              		.cfi_def_cfa_offset 4
 1866              		@ sp needed
 1867 005e 5DF804FB 		ldr	pc, [sp], #4
 1868              	.L63:
 1869              	.LCFI19:
 1870              		.cfi_restore_state
1103:Core/Src/main.c ****   }
 1871              		.loc 1 1103 5 is_stmt 1 view .LVU641
 1872 0062 FFF7FEFF 		bl	Error_Handler
 1873              	.LVL98:
 1874              	.L65:
 1875 0066 00BF     		.align	2
 1876              	.L64:
 1877 0068 00000000 		.word	.LANCHOR8
 1878 006c 400100A0 		.word	-1610612416
 1879              		.cfi_endproc
 1880              	.LFE167:
 1882              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1883              		.align	1
 1884              		.syntax unified
 1885              		.thumb
 1886              		.thumb_func
 1887              		.fpu fpv5-sp-d16
 1889              	MX_I2C3_Init:
 1890              	.LFB154:
 404:Core/Src/main.c **** 
 1891              		.loc 1 404 1 view -0
 1892              		.cfi_startproc
 1893              		@ args = 0, pretend = 0, frame = 0
 1894              		@ frame_needed = 0, uses_anonymous_args = 0
 1895 0000 08B5     		push	{r3, lr}
 1896              	.LCFI20:
 1897              		.cfi_def_cfa_offset 8
 1898              		.cfi_offset 3, -8
 1899              		.cfi_offset 14, -4
 413:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1900              		.loc 1 413 3 view .LVU643
 413:Core/Src/main.c ****   hi2c3.Init.Timing = 0x00C0EAFF;
 1901              		.loc 1 413 18 is_stmt 0 view .LVU644
 1902 0002 1148     		ldr	r0, .L74
 1903 0004 114B     		ldr	r3, .L74+4
 1904 0006 0360     		str	r3, [r0]
 414:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 67


 1905              		.loc 1 414 3 is_stmt 1 view .LVU645
 414:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1906              		.loc 1 414 21 is_stmt 0 view .LVU646
 1907 0008 114B     		ldr	r3, .L74+8
 1908 000a 4360     		str	r3, [r0, #4]
 415:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1909              		.loc 1 415 3 is_stmt 1 view .LVU647
 415:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1910              		.loc 1 415 26 is_stmt 0 view .LVU648
 1911 000c 0023     		movs	r3, #0
 1912 000e 8360     		str	r3, [r0, #8]
 416:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1913              		.loc 1 416 3 is_stmt 1 view .LVU649
 416:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1914              		.loc 1 416 29 is_stmt 0 view .LVU650
 1915 0010 0122     		movs	r2, #1
 1916 0012 C260     		str	r2, [r0, #12]
 417:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1917              		.loc 1 417 3 is_stmt 1 view .LVU651
 417:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1918              		.loc 1 417 30 is_stmt 0 view .LVU652
 1919 0014 0361     		str	r3, [r0, #16]
 418:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1920              		.loc 1 418 3 is_stmt 1 view .LVU653
 418:Core/Src/main.c ****   hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1921              		.loc 1 418 26 is_stmt 0 view .LVU654
 1922 0016 4361     		str	r3, [r0, #20]
 419:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1923              		.loc 1 419 3 is_stmt 1 view .LVU655
 419:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1924              		.loc 1 419 31 is_stmt 0 view .LVU656
 1925 0018 8361     		str	r3, [r0, #24]
 420:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1926              		.loc 1 420 3 is_stmt 1 view .LVU657
 420:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1927              		.loc 1 420 30 is_stmt 0 view .LVU658
 1928 001a C361     		str	r3, [r0, #28]
 421:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1929              		.loc 1 421 3 is_stmt 1 view .LVU659
 421:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1930              		.loc 1 421 28 is_stmt 0 view .LVU660
 1931 001c 0362     		str	r3, [r0, #32]
 422:Core/Src/main.c ****   {
 1932              		.loc 1 422 3 is_stmt 1 view .LVU661
 422:Core/Src/main.c ****   {
 1933              		.loc 1 422 7 is_stmt 0 view .LVU662
 1934 001e FFF7FEFF 		bl	HAL_I2C_Init
 1935              	.LVL99:
 422:Core/Src/main.c ****   {
 1936              		.loc 1 422 6 view .LVU663
 1937 0022 50B9     		cbnz	r0, .L71
 428:Core/Src/main.c ****   {
 1938              		.loc 1 428 3 is_stmt 1 view .LVU664
 428:Core/Src/main.c ****   {
 1939              		.loc 1 428 7 is_stmt 0 view .LVU665
 1940 0024 0021     		movs	r1, #0
 1941 0026 0848     		ldr	r0, .L74
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 68


 1942 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1943              	.LVL100:
 428:Core/Src/main.c ****   {
 1944              		.loc 1 428 6 view .LVU666
 1945 002c 38B9     		cbnz	r0, .L72
 434:Core/Src/main.c ****   {
 1946              		.loc 1 434 3 is_stmt 1 view .LVU667
 434:Core/Src/main.c ****   {
 1947              		.loc 1 434 7 is_stmt 0 view .LVU668
 1948 002e 0021     		movs	r1, #0
 1949 0030 0548     		ldr	r0, .L74
 1950 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1951              	.LVL101:
 434:Core/Src/main.c ****   {
 1952              		.loc 1 434 6 view .LVU669
 1953 0036 20B9     		cbnz	r0, .L73
 442:Core/Src/main.c **** 
 1954              		.loc 1 442 1 view .LVU670
 1955 0038 08BD     		pop	{r3, pc}
 1956              	.L71:
 424:Core/Src/main.c ****   }
 1957              		.loc 1 424 5 is_stmt 1 view .LVU671
 1958 003a FFF7FEFF 		bl	Error_Handler
 1959              	.LVL102:
 1960              	.L72:
 430:Core/Src/main.c ****   }
 1961              		.loc 1 430 5 view .LVU672
 1962 003e FFF7FEFF 		bl	Error_Handler
 1963              	.LVL103:
 1964              	.L73:
 436:Core/Src/main.c ****   }
 1965              		.loc 1 436 5 view .LVU673
 1966 0042 FFF7FEFF 		bl	Error_Handler
 1967              	.LVL104:
 1968              	.L75:
 1969 0046 00BF     		.align	2
 1970              	.L74:
 1971 0048 00000000 		.word	.LANCHOR9
 1972 004c 005C0040 		.word	1073765376
 1973 0050 FFEAC000 		.word	12643071
 1974              		.cfi_endproc
 1975              	.LFE154:
 1977              		.section	.text.MX_LTDC_Init,"ax",%progbits
 1978              		.align	1
 1979              		.syntax unified
 1980              		.thumb
 1981              		.thumb_func
 1982              		.fpu fpv5-sp-d16
 1984              	MX_LTDC_Init:
 1985              	.LFB155:
 450:Core/Src/main.c **** 
 1986              		.loc 1 450 1 view -0
 1987              		.cfi_startproc
 1988              		@ args = 0, pretend = 0, frame = 56
 1989              		@ frame_needed = 0, uses_anonymous_args = 0
 1990 0000 00B5     		push	{lr}
 1991              	.LCFI21:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 69


 1992              		.cfi_def_cfa_offset 4
 1993              		.cfi_offset 14, -4
 1994 0002 8FB0     		sub	sp, sp, #60
 1995              	.LCFI22:
 1996              		.cfi_def_cfa_offset 64
 456:Core/Src/main.c **** 
 1997              		.loc 1 456 3 view .LVU675
 456:Core/Src/main.c **** 
 1998              		.loc 1 456 24 is_stmt 0 view .LVU676
 1999 0004 3422     		movs	r2, #52
 2000 0006 0021     		movs	r1, #0
 2001 0008 01A8     		add	r0, sp, #4
 2002 000a FFF7FEFF 		bl	memset
 2003              	.LVL105:
 461:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2004              		.loc 1 461 3 is_stmt 1 view .LVU677
 461:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 2005              		.loc 1 461 18 is_stmt 0 view .LVU678
 2006 000e 2748     		ldr	r0, .L82
 2007 0010 274B     		ldr	r3, .L82+4
 2008 0012 0360     		str	r3, [r0]
 462:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2009              		.loc 1 462 3 is_stmt 1 view .LVU679
 462:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 2010              		.loc 1 462 25 is_stmt 0 view .LVU680
 2011 0014 0023     		movs	r3, #0
 2012 0016 4360     		str	r3, [r0, #4]
 463:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2013              		.loc 1 463 3 is_stmt 1 view .LVU681
 463:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 2014              		.loc 1 463 25 is_stmt 0 view .LVU682
 2015 0018 8360     		str	r3, [r0, #8]
 464:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2016              		.loc 1 464 3 is_stmt 1 view .LVU683
 464:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 2017              		.loc 1 464 25 is_stmt 0 view .LVU684
 2018 001a C360     		str	r3, [r0, #12]
 465:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2019              		.loc 1 465 3 is_stmt 1 view .LVU685
 465:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 40;
 2020              		.loc 1 465 25 is_stmt 0 view .LVU686
 2021 001c 0361     		str	r3, [r0, #16]
 466:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2022              		.loc 1 466 3 is_stmt 1 view .LVU687
 466:Core/Src/main.c ****   hltdc.Init.VerticalSync = 9;
 2023              		.loc 1 466 29 is_stmt 0 view .LVU688
 2024 001e 2822     		movs	r2, #40
 2025 0020 4261     		str	r2, [r0, #20]
 467:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2026              		.loc 1 467 3 is_stmt 1 view .LVU689
 467:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 53;
 2027              		.loc 1 467 27 is_stmt 0 view .LVU690
 2028 0022 0922     		movs	r2, #9
 2029 0024 8261     		str	r2, [r0, #24]
 468:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
 2030              		.loc 1 468 3 is_stmt 1 view .LVU691
 468:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 11;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 70


 2031              		.loc 1 468 29 is_stmt 0 view .LVU692
 2032 0026 3522     		movs	r2, #53
 2033 0028 C261     		str	r2, [r0, #28]
 469:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2034              		.loc 1 469 3 is_stmt 1 view .LVU693
 469:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 533;
 2035              		.loc 1 469 29 is_stmt 0 view .LVU694
 2036 002a 0B22     		movs	r2, #11
 2037 002c 0262     		str	r2, [r0, #32]
 470:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2038              		.loc 1 470 3 is_stmt 1 view .LVU695
 470:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 283;
 2039              		.loc 1 470 33 is_stmt 0 view .LVU696
 2040 002e 40F21522 		movw	r2, #533
 2041 0032 4262     		str	r2, [r0, #36]
 471:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2042              		.loc 1 471 3 is_stmt 1 view .LVU697
 471:Core/Src/main.c ****   hltdc.Init.TotalWidth = 565;
 2043              		.loc 1 471 33 is_stmt 0 view .LVU698
 2044 0034 40F21B12 		movw	r2, #283
 2045 0038 8262     		str	r2, [r0, #40]
 472:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2046              		.loc 1 472 3 is_stmt 1 view .LVU699
 472:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 285;
 2047              		.loc 1 472 25 is_stmt 0 view .LVU700
 2048 003a 40F23522 		movw	r2, #565
 2049 003e C262     		str	r2, [r0, #44]
 473:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2050              		.loc 1 473 3 is_stmt 1 view .LVU701
 473:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 2051              		.loc 1 473 25 is_stmt 0 view .LVU702
 2052 0040 40F21D12 		movw	r2, #285
 2053 0044 0263     		str	r2, [r0, #48]
 474:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2054              		.loc 1 474 3 is_stmt 1 view .LVU703
 474:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 2055              		.loc 1 474 29 is_stmt 0 view .LVU704
 2056 0046 80F83430 		strb	r3, [r0, #52]
 475:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2057              		.loc 1 475 3 is_stmt 1 view .LVU705
 475:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 2058              		.loc 1 475 30 is_stmt 0 view .LVU706
 2059 004a 80F83530 		strb	r3, [r0, #53]
 476:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2060              		.loc 1 476 3 is_stmt 1 view .LVU707
 476:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 2061              		.loc 1 476 28 is_stmt 0 view .LVU708
 2062 004e 80F83630 		strb	r3, [r0, #54]
 477:Core/Src/main.c ****   {
 2063              		.loc 1 477 3 is_stmt 1 view .LVU709
 477:Core/Src/main.c ****   {
 2064              		.loc 1 477 7 is_stmt 0 view .LVU710
 2065 0052 FFF7FEFF 		bl	HAL_LTDC_Init
 2066              	.LVL106:
 477:Core/Src/main.c ****   {
 2067              		.loc 1 477 6 view .LVU711
 2068 0056 28BB     		cbnz	r0, .L80
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 71


 481:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2069              		.loc 1 481 3 is_stmt 1 view .LVU712
 481:Core/Src/main.c ****   pLayerCfg.WindowX1 = 480;
 2070              		.loc 1 481 22 is_stmt 0 view .LVU713
 2071 0058 0022     		movs	r2, #0
 2072 005a 0192     		str	r2, [sp, #4]
 482:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2073              		.loc 1 482 3 is_stmt 1 view .LVU714
 482:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 2074              		.loc 1 482 22 is_stmt 0 view .LVU715
 2075 005c 4FF4F071 		mov	r1, #480
 2076 0060 0291     		str	r1, [sp, #8]
 483:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2077              		.loc 1 483 3 is_stmt 1 view .LVU716
 483:Core/Src/main.c ****   pLayerCfg.WindowY1 = 272;
 2078              		.loc 1 483 22 is_stmt 0 view .LVU717
 2079 0062 0392     		str	r2, [sp, #12]
 484:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2080              		.loc 1 484 3 is_stmt 1 view .LVU718
 484:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 2081              		.loc 1 484 22 is_stmt 0 view .LVU719
 2082 0064 4FF48873 		mov	r3, #272
 2083 0068 0493     		str	r3, [sp, #16]
 485:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2084              		.loc 1 485 3 is_stmt 1 view .LVU720
 485:Core/Src/main.c ****   pLayerCfg.Alpha = 255;
 2085              		.loc 1 485 25 is_stmt 0 view .LVU721
 2086 006a 0220     		movs	r0, #2
 2087 006c 0590     		str	r0, [sp, #20]
 486:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2088              		.loc 1 486 3 is_stmt 1 view .LVU722
 486:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 2089              		.loc 1 486 19 is_stmt 0 view .LVU723
 2090 006e FF20     		movs	r0, #255
 2091 0070 0690     		str	r0, [sp, #24]
 487:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2092              		.loc 1 487 3 is_stmt 1 view .LVU724
 487:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 2093              		.loc 1 487 20 is_stmt 0 view .LVU725
 2094 0072 0792     		str	r2, [sp, #28]
 488:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2095              		.loc 1 488 3 is_stmt 1 view .LVU726
 488:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 2096              		.loc 1 488 29 is_stmt 0 view .LVU727
 2097 0074 4FF4C060 		mov	r0, #1536
 2098 0078 0890     		str	r0, [sp, #32]
 489:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2099              		.loc 1 489 3 is_stmt 1 view .LVU728
 489:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0xC0000000;
 2100              		.loc 1 489 29 is_stmt 0 view .LVU729
 2101 007a 0720     		movs	r0, #7
 2102 007c 0990     		str	r0, [sp, #36]
 490:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2103              		.loc 1 490 3 is_stmt 1 view .LVU730
 490:Core/Src/main.c ****   pLayerCfg.ImageWidth = 480;
 2104              		.loc 1 490 27 is_stmt 0 view .LVU731
 2105 007e 4FF04040 		mov	r0, #-1073741824
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 72


 2106 0082 0A90     		str	r0, [sp, #40]
 491:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2107              		.loc 1 491 3 is_stmt 1 view .LVU732
 491:Core/Src/main.c ****   pLayerCfg.ImageHeight = 272;
 2108              		.loc 1 491 24 is_stmt 0 view .LVU733
 2109 0084 0B91     		str	r1, [sp, #44]
 492:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2110              		.loc 1 492 3 is_stmt 1 view .LVU734
 492:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 2111              		.loc 1 492 25 is_stmt 0 view .LVU735
 2112 0086 0C93     		str	r3, [sp, #48]
 493:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2113              		.loc 1 493 3 is_stmt 1 view .LVU736
 493:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 2114              		.loc 1 493 28 is_stmt 0 view .LVU737
 2115 0088 8DF83420 		strb	r2, [sp, #52]
 494:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2116              		.loc 1 494 3 is_stmt 1 view .LVU738
 494:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 2117              		.loc 1 494 29 is_stmt 0 view .LVU739
 2118 008c 8DF83520 		strb	r2, [sp, #53]
 495:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2119              		.loc 1 495 3 is_stmt 1 view .LVU740
 495:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 2120              		.loc 1 495 27 is_stmt 0 view .LVU741
 2121 0090 8DF83620 		strb	r2, [sp, #54]
 496:Core/Src/main.c ****   {
 2122              		.loc 1 496 3 is_stmt 1 view .LVU742
 496:Core/Src/main.c ****   {
 2123              		.loc 1 496 7 is_stmt 0 view .LVU743
 2124 0094 01A9     		add	r1, sp, #4
 2125 0096 0548     		ldr	r0, .L82
 2126 0098 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 2127              	.LVL107:
 496:Core/Src/main.c ****   {
 2128              		.loc 1 496 6 view .LVU744
 2129 009c 20B9     		cbnz	r0, .L81
 504:Core/Src/main.c **** 
 2130              		.loc 1 504 1 view .LVU745
 2131 009e 0FB0     		add	sp, sp, #60
 2132              	.LCFI23:
 2133              		.cfi_remember_state
 2134              		.cfi_def_cfa_offset 4
 2135              		@ sp needed
 2136 00a0 5DF804FB 		ldr	pc, [sp], #4
 2137              	.L80:
 2138              	.LCFI24:
 2139              		.cfi_restore_state
 479:Core/Src/main.c ****   }
 2140              		.loc 1 479 5 is_stmt 1 view .LVU746
 2141 00a4 FFF7FEFF 		bl	Error_Handler
 2142              	.LVL108:
 2143              	.L81:
 498:Core/Src/main.c ****   }
 2144              		.loc 1 498 5 view .LVU747
 2145 00a8 FFF7FEFF 		bl	Error_Handler
 2146              	.LVL109:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 73


 2147              	.L83:
 2148              		.align	2
 2149              	.L82:
 2150 00ac 00000000 		.word	.LANCHOR10
 2151 00b0 00680140 		.word	1073833984
 2152              		.cfi_endproc
 2153              	.LFE155:
 2155              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 2156              		.align	1
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2160              		.fpu fpv5-sp-d16
 2162              	MX_QUADSPI_Init:
 2163              	.LFB156:
 512:Core/Src/main.c **** 
 2164              		.loc 1 512 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 0
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168 0000 08B5     		push	{r3, lr}
 2169              	.LCFI25:
 2170              		.cfi_def_cfa_offset 8
 2171              		.cfi_offset 3, -8
 2172              		.cfi_offset 14, -4
 522:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2173              		.loc 1 522 3 view .LVU749
 522:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 1;
 2174              		.loc 1 522 18 is_stmt 0 view .LVU750
 2175 0002 0C48     		ldr	r0, .L88
 2176 0004 0C4B     		ldr	r3, .L88+4
 2177 0006 0360     		str	r3, [r0]
 523:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2178              		.loc 1 523 3 is_stmt 1 view .LVU751
 523:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 4;
 2179              		.loc 1 523 29 is_stmt 0 view .LVU752
 2180 0008 0123     		movs	r3, #1
 2181 000a 4360     		str	r3, [r0, #4]
 524:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2182              		.loc 1 524 3 is_stmt 1 view .LVU753
 524:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 2183              		.loc 1 524 28 is_stmt 0 view .LVU754
 2184 000c 0423     		movs	r3, #4
 2185 000e 8360     		str	r3, [r0, #8]
 525:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2186              		.loc 1 525 3 is_stmt 1 view .LVU755
 525:Core/Src/main.c ****   hqspi.Init.FlashSize = 24;
 2187              		.loc 1 525 29 is_stmt 0 view .LVU756
 2188 0010 1023     		movs	r3, #16
 2189 0012 C360     		str	r3, [r0, #12]
 526:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2190              		.loc 1 526 3 is_stmt 1 view .LVU757
 526:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 2191              		.loc 1 526 24 is_stmt 0 view .LVU758
 2192 0014 1823     		movs	r3, #24
 2193 0016 0361     		str	r3, [r0, #16]
 527:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 74


 2194              		.loc 1 527 3 is_stmt 1 view .LVU759
 527:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 2195              		.loc 1 527 33 is_stmt 0 view .LVU760
 2196 0018 4FF4A063 		mov	r3, #1280
 2197 001c 4361     		str	r3, [r0, #20]
 528:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2198              		.loc 1 528 3 is_stmt 1 view .LVU761
 528:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 2199              		.loc 1 528 24 is_stmt 0 view .LVU762
 2200 001e 0023     		movs	r3, #0
 2201 0020 8361     		str	r3, [r0, #24]
 529:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2202              		.loc 1 529 3 is_stmt 1 view .LVU763
 529:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 2203              		.loc 1 529 22 is_stmt 0 view .LVU764
 2204 0022 C361     		str	r3, [r0, #28]
 530:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2205              		.loc 1 530 3 is_stmt 1 view .LVU765
 530:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 2206              		.loc 1 530 24 is_stmt 0 view .LVU766
 2207 0024 0362     		str	r3, [r0, #32]
 531:Core/Src/main.c ****   {
 2208              		.loc 1 531 3 is_stmt 1 view .LVU767
 531:Core/Src/main.c ****   {
 2209              		.loc 1 531 7 is_stmt 0 view .LVU768
 2210 0026 FFF7FEFF 		bl	HAL_QSPI_Init
 2211              	.LVL110:
 531:Core/Src/main.c ****   {
 2212              		.loc 1 531 6 view .LVU769
 2213 002a 00B9     		cbnz	r0, .L87
 539:Core/Src/main.c **** 
 2214              		.loc 1 539 1 view .LVU770
 2215 002c 08BD     		pop	{r3, pc}
 2216              	.L87:
 533:Core/Src/main.c ****   }
 2217              		.loc 1 533 5 is_stmt 1 view .LVU771
 2218 002e FFF7FEFF 		bl	Error_Handler
 2219              	.LVL111:
 2220              	.L89:
 2221 0032 00BF     		.align	2
 2222              	.L88:
 2223 0034 00000000 		.word	.LANCHOR11
 2224 0038 001000A0 		.word	-1610608640
 2225              		.cfi_endproc
 2226              	.LFE156:
 2228              		.section	.text.MX_RTC_Init,"ax",%progbits
 2229              		.align	1
 2230              		.syntax unified
 2231              		.thumb
 2232              		.thumb_func
 2233              		.fpu fpv5-sp-d16
 2235              	MX_RTC_Init:
 2236              	.LFB157:
 547:Core/Src/main.c **** 
 2237              		.loc 1 547 1 view -0
 2238              		.cfi_startproc
 2239              		@ args = 0, pretend = 0, frame = 72
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 75


 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241 0000 10B5     		push	{r4, lr}
 2242              	.LCFI26:
 2243              		.cfi_def_cfa_offset 8
 2244              		.cfi_offset 4, -8
 2245              		.cfi_offset 14, -4
 2246 0002 92B0     		sub	sp, sp, #72
 2247              	.LCFI27:
 2248              		.cfi_def_cfa_offset 80
 553:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2249              		.loc 1 553 3 view .LVU773
 553:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 2250              		.loc 1 553 19 is_stmt 0 view .LVU774
 2251 0004 0024     		movs	r4, #0
 2252 0006 0C94     		str	r4, [sp, #48]
 2253 0008 0D94     		str	r4, [sp, #52]
 2254 000a 0E94     		str	r4, [sp, #56]
 2255 000c 0F94     		str	r4, [sp, #60]
 2256 000e 1094     		str	r4, [sp, #64]
 2257 0010 1194     		str	r4, [sp, #68]
 554:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2258              		.loc 1 554 3 is_stmt 1 view .LVU775
 554:Core/Src/main.c ****   RTC_AlarmTypeDef sAlarm = {0};
 2259              		.loc 1 554 19 is_stmt 0 view .LVU776
 2260 0012 0B94     		str	r4, [sp, #44]
 555:Core/Src/main.c **** 
 2261              		.loc 1 555 3 is_stmt 1 view .LVU777
 555:Core/Src/main.c **** 
 2262              		.loc 1 555 20 is_stmt 0 view .LVU778
 2263 0014 2C22     		movs	r2, #44
 2264 0016 2146     		mov	r1, r4
 2265 0018 6846     		mov	r0, sp
 2266 001a FFF7FEFF 		bl	memset
 2267              	.LVL112:
 562:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2268              		.loc 1 562 3 is_stmt 1 view .LVU779
 562:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 2269              		.loc 1 562 17 is_stmt 0 view .LVU780
 2270 001e 3148     		ldr	r0, .L104
 2271 0020 314B     		ldr	r3, .L104+4
 2272 0022 0360     		str	r3, [r0]
 563:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2273              		.loc 1 563 3 is_stmt 1 view .LVU781
 563:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 2274              		.loc 1 563 24 is_stmt 0 view .LVU782
 2275 0024 4460     		str	r4, [r0, #4]
 564:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2276              		.loc 1 564 3 is_stmt 1 view .LVU783
 564:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 2277              		.loc 1 564 26 is_stmt 0 view .LVU784
 2278 0026 7F23     		movs	r3, #127
 2279 0028 8360     		str	r3, [r0, #8]
 565:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2280              		.loc 1 565 3 is_stmt 1 view .LVU785
 565:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 2281              		.loc 1 565 25 is_stmt 0 view .LVU786
 2282 002a FF23     		movs	r3, #255
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 76


 2283 002c C360     		str	r3, [r0, #12]
 566:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2284              		.loc 1 566 3 is_stmt 1 view .LVU787
 566:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 2285              		.loc 1 566 20 is_stmt 0 view .LVU788
 2286 002e 0461     		str	r4, [r0, #16]
 567:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2287              		.loc 1 567 3 is_stmt 1 view .LVU789
 567:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 2288              		.loc 1 567 28 is_stmt 0 view .LVU790
 2289 0030 4461     		str	r4, [r0, #20]
 568:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2290              		.loc 1 568 3 is_stmt 1 view .LVU791
 568:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 2291              		.loc 1 568 24 is_stmt 0 view .LVU792
 2292 0032 8461     		str	r4, [r0, #24]
 569:Core/Src/main.c ****   {
 2293              		.loc 1 569 3 is_stmt 1 view .LVU793
 569:Core/Src/main.c ****   {
 2294              		.loc 1 569 7 is_stmt 0 view .LVU794
 2295 0034 FFF7FEFF 		bl	HAL_RTC_Init
 2296              	.LVL113:
 569:Core/Src/main.c ****   {
 2297              		.loc 1 569 6 view .LVU795
 2298 0038 0028     		cmp	r0, #0
 2299 003a 47D1     		bne	.L98
 580:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2300              		.loc 1 580 3 is_stmt 1 view .LVU796
 580:Core/Src/main.c ****   sTime.Minutes = 0x0;
 2301              		.loc 1 580 15 is_stmt 0 view .LVU797
 2302 003c 0023     		movs	r3, #0
 2303 003e 8DF83030 		strb	r3, [sp, #48]
 581:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2304              		.loc 1 581 3 is_stmt 1 view .LVU798
 581:Core/Src/main.c ****   sTime.Seconds = 0x0;
 2305              		.loc 1 581 17 is_stmt 0 view .LVU799
 2306 0042 8DF83130 		strb	r3, [sp, #49]
 582:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2307              		.loc 1 582 3 is_stmt 1 view .LVU800
 582:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2308              		.loc 1 582 17 is_stmt 0 view .LVU801
 2309 0046 8DF83230 		strb	r3, [sp, #50]
 583:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2310              		.loc 1 583 3 is_stmt 1 view .LVU802
 583:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2311              		.loc 1 583 24 is_stmt 0 view .LVU803
 2312 004a 1093     		str	r3, [sp, #64]
 584:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2313              		.loc 1 584 3 is_stmt 1 view .LVU804
 584:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 2314              		.loc 1 584 24 is_stmt 0 view .LVU805
 2315 004c 1193     		str	r3, [sp, #68]
 585:Core/Src/main.c ****   {
 2316              		.loc 1 585 3 is_stmt 1 view .LVU806
 585:Core/Src/main.c ****   {
 2317              		.loc 1 585 7 is_stmt 0 view .LVU807
 2318 004e 0122     		movs	r2, #1
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 77


 2319 0050 0CA9     		add	r1, sp, #48
 2320 0052 2448     		ldr	r0, .L104
 2321 0054 FFF7FEFF 		bl	HAL_RTC_SetTime
 2322              	.LVL114:
 585:Core/Src/main.c ****   {
 2323              		.loc 1 585 6 view .LVU808
 2324 0058 0028     		cmp	r0, #0
 2325 005a 39D1     		bne	.L99
 589:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2326              		.loc 1 589 3 is_stmt 1 view .LVU809
 589:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 2327              		.loc 1 589 17 is_stmt 0 view .LVU810
 2328 005c 0122     		movs	r2, #1
 2329 005e 8DF82C20 		strb	r2, [sp, #44]
 590:Core/Src/main.c ****   sDate.Date = 0x1;
 2330              		.loc 1 590 3 is_stmt 1 view .LVU811
 590:Core/Src/main.c ****   sDate.Date = 0x1;
 2331              		.loc 1 590 15 is_stmt 0 view .LVU812
 2332 0062 8DF82D20 		strb	r2, [sp, #45]
 591:Core/Src/main.c ****   sDate.Year = 0x0;
 2333              		.loc 1 591 3 is_stmt 1 view .LVU813
 591:Core/Src/main.c ****   sDate.Year = 0x0;
 2334              		.loc 1 591 14 is_stmt 0 view .LVU814
 2335 0066 8DF82E20 		strb	r2, [sp, #46]
 592:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2336              		.loc 1 592 3 is_stmt 1 view .LVU815
 592:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 2337              		.loc 1 592 14 is_stmt 0 view .LVU816
 2338 006a 0023     		movs	r3, #0
 2339 006c 8DF82F30 		strb	r3, [sp, #47]
 593:Core/Src/main.c ****   {
 2340              		.loc 1 593 3 is_stmt 1 view .LVU817
 593:Core/Src/main.c ****   {
 2341              		.loc 1 593 7 is_stmt 0 view .LVU818
 2342 0070 0BA9     		add	r1, sp, #44
 2343 0072 1C48     		ldr	r0, .L104
 2344 0074 FFF7FEFF 		bl	HAL_RTC_SetDate
 2345              	.LVL115:
 593:Core/Src/main.c ****   {
 2346              		.loc 1 593 6 view .LVU819
 2347 0078 60BB     		cbnz	r0, .L100
 599:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2348              		.loc 1 599 3 is_stmt 1 view .LVU820
 599:Core/Src/main.c ****   sAlarm.AlarmTime.Minutes = 0x0;
 2349              		.loc 1 599 26 is_stmt 0 view .LVU821
 2350 007a 0023     		movs	r3, #0
 2351 007c 8DF80030 		strb	r3, [sp]
 600:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2352              		.loc 1 600 3 is_stmt 1 view .LVU822
 600:Core/Src/main.c ****   sAlarm.AlarmTime.Seconds = 0x0;
 2353              		.loc 1 600 28 is_stmt 0 view .LVU823
 2354 0080 8DF80130 		strb	r3, [sp, #1]
 601:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2355              		.loc 1 601 3 is_stmt 1 view .LVU824
 601:Core/Src/main.c ****   sAlarm.AlarmTime.SubSeconds = 0x0;
 2356              		.loc 1 601 28 is_stmt 0 view .LVU825
 2357 0084 8DF80230 		strb	r3, [sp, #2]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 78


 602:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2358              		.loc 1 602 3 is_stmt 1 view .LVU826
 602:Core/Src/main.c ****   sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 2359              		.loc 1 602 31 is_stmt 0 view .LVU827
 2360 0088 0193     		str	r3, [sp, #4]
 603:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2361              		.loc 1 603 3 is_stmt 1 view .LVU828
 603:Core/Src/main.c ****   sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 2362              		.loc 1 603 35 is_stmt 0 view .LVU829
 2363 008a 0493     		str	r3, [sp, #16]
 604:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2364              		.loc 1 604 3 is_stmt 1 view .LVU830
 604:Core/Src/main.c ****   sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 2365              		.loc 1 604 35 is_stmt 0 view .LVU831
 2366 008c 0593     		str	r3, [sp, #20]
 605:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2367              		.loc 1 605 3 is_stmt 1 view .LVU832
 605:Core/Src/main.c ****   sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 2368              		.loc 1 605 20 is_stmt 0 view .LVU833
 2369 008e 0693     		str	r3, [sp, #24]
 606:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2370              		.loc 1 606 3 is_stmt 1 view .LVU834
 606:Core/Src/main.c ****   sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 2371              		.loc 1 606 29 is_stmt 0 view .LVU835
 2372 0090 0793     		str	r3, [sp, #28]
 607:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2373              		.loc 1 607 3 is_stmt 1 view .LVU836
 607:Core/Src/main.c ****   sAlarm.AlarmDateWeekDay = 0x1;
 2374              		.loc 1 607 30 is_stmt 0 view .LVU837
 2375 0092 0893     		str	r3, [sp, #32]
 608:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2376              		.loc 1 608 3 is_stmt 1 view .LVU838
 608:Core/Src/main.c ****   sAlarm.Alarm = RTC_ALARM_A;
 2377              		.loc 1 608 27 is_stmt 0 view .LVU839
 2378 0094 0122     		movs	r2, #1
 2379 0096 8DF82420 		strb	r2, [sp, #36]
 609:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2380              		.loc 1 609 3 is_stmt 1 view .LVU840
 609:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2381              		.loc 1 609 16 is_stmt 0 view .LVU841
 2382 009a 4FF48073 		mov	r3, #256
 2383 009e 0A93     		str	r3, [sp, #40]
 610:Core/Src/main.c ****   {
 2384              		.loc 1 610 3 is_stmt 1 view .LVU842
 610:Core/Src/main.c ****   {
 2385              		.loc 1 610 7 is_stmt 0 view .LVU843
 2386 00a0 6946     		mov	r1, sp
 2387 00a2 1048     		ldr	r0, .L104
 2388 00a4 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2389              	.LVL116:
 610:Core/Src/main.c ****   {
 2390              		.loc 1 610 6 view .LVU844
 2391 00a8 B0B9     		cbnz	r0, .L101
 616:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2392              		.loc 1 616 3 is_stmt 1 view .LVU845
 616:Core/Src/main.c ****   if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 2393              		.loc 1 616 16 is_stmt 0 view .LVU846
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 79


 2394 00aa 4FF40073 		mov	r3, #512
 2395 00ae 0A93     		str	r3, [sp, #40]
 617:Core/Src/main.c ****   {
 2396              		.loc 1 617 3 is_stmt 1 view .LVU847
 617:Core/Src/main.c ****   {
 2397              		.loc 1 617 7 is_stmt 0 view .LVU848
 2398 00b0 0122     		movs	r2, #1
 2399 00b2 6946     		mov	r1, sp
 2400 00b4 0B48     		ldr	r0, .L104
 2401 00b6 FFF7FEFF 		bl	HAL_RTC_SetAlarm
 2402              	.LVL117:
 617:Core/Src/main.c ****   {
 2403              		.loc 1 617 6 view .LVU849
 2404 00ba 78B9     		cbnz	r0, .L102
 623:Core/Src/main.c ****   {
 2405              		.loc 1 623 3 is_stmt 1 view .LVU850
 623:Core/Src/main.c ****   {
 2406              		.loc 1 623 7 is_stmt 0 view .LVU851
 2407 00bc 0222     		movs	r2, #2
 2408 00be 0021     		movs	r1, #0
 2409 00c0 0848     		ldr	r0, .L104
 2410 00c2 FFF7FEFF 		bl	HAL_RTCEx_SetTimeStamp
 2411              	.LVL118:
 623:Core/Src/main.c ****   {
 2412              		.loc 1 623 6 view .LVU852
 2413 00c6 58B9     		cbnz	r0, .L103
 631:Core/Src/main.c **** 
 2414              		.loc 1 631 1 view .LVU853
 2415 00c8 12B0     		add	sp, sp, #72
 2416              	.LCFI28:
 2417              		.cfi_remember_state
 2418              		.cfi_def_cfa_offset 8
 2419              		@ sp needed
 2420 00ca 10BD     		pop	{r4, pc}
 2421              	.L98:
 2422              	.LCFI29:
 2423              		.cfi_restore_state
 571:Core/Src/main.c ****   }
 2424              		.loc 1 571 5 is_stmt 1 view .LVU854
 2425 00cc FFF7FEFF 		bl	Error_Handler
 2426              	.LVL119:
 2427              	.L99:
 587:Core/Src/main.c ****   }
 2428              		.loc 1 587 5 view .LVU855
 2429 00d0 FFF7FEFF 		bl	Error_Handler
 2430              	.LVL120:
 2431              	.L100:
 595:Core/Src/main.c ****   }
 2432              		.loc 1 595 5 view .LVU856
 2433 00d4 FFF7FEFF 		bl	Error_Handler
 2434              	.LVL121:
 2435              	.L101:
 612:Core/Src/main.c ****   }
 2436              		.loc 1 612 5 view .LVU857
 2437 00d8 FFF7FEFF 		bl	Error_Handler
 2438              	.LVL122:
 2439              	.L102:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 80


 619:Core/Src/main.c ****   }
 2440              		.loc 1 619 5 view .LVU858
 2441 00dc FFF7FEFF 		bl	Error_Handler
 2442              	.LVL123:
 2443              	.L103:
 625:Core/Src/main.c ****   }
 2444              		.loc 1 625 5 view .LVU859
 2445 00e0 FFF7FEFF 		bl	Error_Handler
 2446              	.LVL124:
 2447              	.L105:
 2448              		.align	2
 2449              	.L104:
 2450 00e4 00000000 		.word	.LANCHOR12
 2451 00e8 00280040 		.word	1073752064
 2452              		.cfi_endproc
 2453              	.LFE157:
 2455              		.section	.text.MX_TIM1_Init,"ax",%progbits
 2456              		.align	1
 2457              		.syntax unified
 2458              		.thumb
 2459              		.thumb_func
 2460              		.fpu fpv5-sp-d16
 2462              	MX_TIM1_Init:
 2463              	.LFB159:
 667:Core/Src/main.c **** 
 2464              		.loc 1 667 1 view -0
 2465              		.cfi_startproc
 2466              		@ args = 0, pretend = 0, frame = 104
 2467              		@ frame_needed = 0, uses_anonymous_args = 0
 2468 0000 10B5     		push	{r4, lr}
 2469              	.LCFI30:
 2470              		.cfi_def_cfa_offset 8
 2471              		.cfi_offset 4, -8
 2472              		.cfi_offset 14, -4
 2473 0002 9AB0     		sub	sp, sp, #104
 2474              	.LCFI31:
 2475              		.cfi_def_cfa_offset 112
 673:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2476              		.loc 1 673 3 view .LVU861
 673:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2477              		.loc 1 673 26 is_stmt 0 view .LVU862
 2478 0004 0024     		movs	r4, #0
 2479 0006 1694     		str	r4, [sp, #88]
 2480 0008 1794     		str	r4, [sp, #92]
 2481 000a 1894     		str	r4, [sp, #96]
 2482 000c 1994     		str	r4, [sp, #100]
 674:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2483              		.loc 1 674 3 is_stmt 1 view .LVU863
 674:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2484              		.loc 1 674 27 is_stmt 0 view .LVU864
 2485 000e 1394     		str	r4, [sp, #76]
 2486 0010 1494     		str	r4, [sp, #80]
 2487 0012 1594     		str	r4, [sp, #84]
 675:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2488              		.loc 1 675 3 is_stmt 1 view .LVU865
 675:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 2489              		.loc 1 675 22 is_stmt 0 view .LVU866
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 81


 2490 0014 0C94     		str	r4, [sp, #48]
 2491 0016 0D94     		str	r4, [sp, #52]
 2492 0018 0E94     		str	r4, [sp, #56]
 2493 001a 0F94     		str	r4, [sp, #60]
 2494 001c 1094     		str	r4, [sp, #64]
 2495 001e 1194     		str	r4, [sp, #68]
 2496 0020 1294     		str	r4, [sp, #72]
 676:Core/Src/main.c **** 
 2497              		.loc 1 676 3 is_stmt 1 view .LVU867
 676:Core/Src/main.c **** 
 2498              		.loc 1 676 34 is_stmt 0 view .LVU868
 2499 0022 2C22     		movs	r2, #44
 2500 0024 2146     		mov	r1, r4
 2501 0026 01A8     		add	r0, sp, #4
 2502 0028 FFF7FEFF 		bl	memset
 2503              	.LVL125:
 681:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2504              		.loc 1 681 3 is_stmt 1 view .LVU869
 681:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 2505              		.loc 1 681 18 is_stmt 0 view .LVU870
 2506 002c 2D48     		ldr	r0, .L120
 2507 002e 2E4B     		ldr	r3, .L120+4
 2508 0030 0360     		str	r3, [r0]
 682:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2509              		.loc 1 682 3 is_stmt 1 view .LVU871
 682:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 2510              		.loc 1 682 24 is_stmt 0 view .LVU872
 2511 0032 4460     		str	r4, [r0, #4]
 683:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2512              		.loc 1 683 3 is_stmt 1 view .LVU873
 683:Core/Src/main.c ****   htim1.Init.Period = 65535;
 2513              		.loc 1 683 26 is_stmt 0 view .LVU874
 2514 0034 8460     		str	r4, [r0, #8]
 684:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2515              		.loc 1 684 3 is_stmt 1 view .LVU875
 684:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2516              		.loc 1 684 21 is_stmt 0 view .LVU876
 2517 0036 4FF6FF73 		movw	r3, #65535
 2518 003a C360     		str	r3, [r0, #12]
 685:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2519              		.loc 1 685 3 is_stmt 1 view .LVU877
 685:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 2520              		.loc 1 685 28 is_stmt 0 view .LVU878
 2521 003c 0461     		str	r4, [r0, #16]
 686:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2522              		.loc 1 686 3 is_stmt 1 view .LVU879
 686:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2523              		.loc 1 686 32 is_stmt 0 view .LVU880
 2524 003e 4461     		str	r4, [r0, #20]
 687:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2525              		.loc 1 687 3 is_stmt 1 view .LVU881
 687:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 2526              		.loc 1 687 32 is_stmt 0 view .LVU882
 2527 0040 8461     		str	r4, [r0, #24]
 688:Core/Src/main.c ****   {
 2528              		.loc 1 688 3 is_stmt 1 view .LVU883
 688:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 82


 2529              		.loc 1 688 7 is_stmt 0 view .LVU884
 2530 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2531              	.LVL126:
 688:Core/Src/main.c ****   {
 2532              		.loc 1 688 6 view .LVU885
 2533 0046 0028     		cmp	r0, #0
 2534 0048 3FD1     		bne	.L114
 692:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2535              		.loc 1 692 3 is_stmt 1 view .LVU886
 692:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 2536              		.loc 1 692 34 is_stmt 0 view .LVU887
 2537 004a 4FF48053 		mov	r3, #4096
 2538 004e 1693     		str	r3, [sp, #88]
 693:Core/Src/main.c ****   {
 2539              		.loc 1 693 3 is_stmt 1 view .LVU888
 693:Core/Src/main.c ****   {
 2540              		.loc 1 693 7 is_stmt 0 view .LVU889
 2541 0050 16A9     		add	r1, sp, #88
 2542 0052 2448     		ldr	r0, .L120
 2543 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2544              	.LVL127:
 693:Core/Src/main.c ****   {
 2545              		.loc 1 693 6 view .LVU890
 2546 0058 0028     		cmp	r0, #0
 2547 005a 38D1     		bne	.L115
 697:Core/Src/main.c ****   {
 2548              		.loc 1 697 3 is_stmt 1 view .LVU891
 697:Core/Src/main.c ****   {
 2549              		.loc 1 697 7 is_stmt 0 view .LVU892
 2550 005c 2148     		ldr	r0, .L120
 2551 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2552              	.LVL128:
 697:Core/Src/main.c ****   {
 2553              		.loc 1 697 6 view .LVU893
 2554 0062 0028     		cmp	r0, #0
 2555 0064 35D1     		bne	.L116
 701:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2556              		.loc 1 701 3 is_stmt 1 view .LVU894
 701:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 2557              		.loc 1 701 37 is_stmt 0 view .LVU895
 2558 0066 0023     		movs	r3, #0
 2559 0068 1393     		str	r3, [sp, #76]
 702:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2560              		.loc 1 702 3 is_stmt 1 view .LVU896
 702:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2561              		.loc 1 702 38 is_stmt 0 view .LVU897
 2562 006a 1493     		str	r3, [sp, #80]
 703:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2563              		.loc 1 703 3 is_stmt 1 view .LVU898
 703:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 2564              		.loc 1 703 33 is_stmt 0 view .LVU899
 2565 006c 1593     		str	r3, [sp, #84]
 704:Core/Src/main.c ****   {
 2566              		.loc 1 704 3 is_stmt 1 view .LVU900
 704:Core/Src/main.c ****   {
 2567              		.loc 1 704 7 is_stmt 0 view .LVU901
 2568 006e 13A9     		add	r1, sp, #76
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 83


 2569 0070 1C48     		ldr	r0, .L120
 2570 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2571              	.LVL129:
 704:Core/Src/main.c ****   {
 2572              		.loc 1 704 6 view .LVU902
 2573 0076 0028     		cmp	r0, #0
 2574 0078 2DD1     		bne	.L117
 708:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2575              		.loc 1 708 3 is_stmt 1 view .LVU903
 708:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2576              		.loc 1 708 20 is_stmt 0 view .LVU904
 2577 007a 6023     		movs	r3, #96
 2578 007c 0C93     		str	r3, [sp, #48]
 709:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2579              		.loc 1 709 3 is_stmt 1 view .LVU905
 709:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2580              		.loc 1 709 19 is_stmt 0 view .LVU906
 2581 007e 0022     		movs	r2, #0
 2582 0080 0D92     		str	r2, [sp, #52]
 710:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2583              		.loc 1 710 3 is_stmt 1 view .LVU907
 710:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 2584              		.loc 1 710 24 is_stmt 0 view .LVU908
 2585 0082 0E92     		str	r2, [sp, #56]
 711:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2586              		.loc 1 711 3 is_stmt 1 view .LVU909
 711:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2587              		.loc 1 711 25 is_stmt 0 view .LVU910
 2588 0084 0F92     		str	r2, [sp, #60]
 712:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2589              		.loc 1 712 3 is_stmt 1 view .LVU911
 712:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 2590              		.loc 1 712 24 is_stmt 0 view .LVU912
 2591 0086 1092     		str	r2, [sp, #64]
 713:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2592              		.loc 1 713 3 is_stmt 1 view .LVU913
 713:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 2593              		.loc 1 713 25 is_stmt 0 view .LVU914
 2594 0088 1192     		str	r2, [sp, #68]
 714:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2595              		.loc 1 714 3 is_stmt 1 view .LVU915
 714:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2596              		.loc 1 714 26 is_stmt 0 view .LVU916
 2597 008a 1292     		str	r2, [sp, #72]
 715:Core/Src/main.c ****   {
 2598              		.loc 1 715 3 is_stmt 1 view .LVU917
 715:Core/Src/main.c ****   {
 2599              		.loc 1 715 7 is_stmt 0 view .LVU918
 2600 008c 0CA9     		add	r1, sp, #48
 2601 008e 1548     		ldr	r0, .L120
 2602 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2603              	.LVL130:
 715:Core/Src/main.c ****   {
 2604              		.loc 1 715 6 view .LVU919
 2605 0094 08BB     		cbnz	r0, .L118
 719:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2606              		.loc 1 719 3 is_stmt 1 view .LVU920
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 84


 719:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 2607              		.loc 1 719 40 is_stmt 0 view .LVU921
 2608 0096 0023     		movs	r3, #0
 2609 0098 0193     		str	r3, [sp, #4]
 720:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2610              		.loc 1 720 3 is_stmt 1 view .LVU922
 720:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 2611              		.loc 1 720 41 is_stmt 0 view .LVU923
 2612 009a 0293     		str	r3, [sp, #8]
 721:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2613              		.loc 1 721 3 is_stmt 1 view .LVU924
 721:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 2614              		.loc 1 721 34 is_stmt 0 view .LVU925
 2615 009c 0393     		str	r3, [sp, #12]
 722:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2616              		.loc 1 722 3 is_stmt 1 view .LVU926
 722:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 2617              		.loc 1 722 33 is_stmt 0 view .LVU927
 2618 009e 0493     		str	r3, [sp, #16]
 723:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2619              		.loc 1 723 3 is_stmt 1 view .LVU928
 723:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 2620              		.loc 1 723 35 is_stmt 0 view .LVU929
 2621 00a0 0593     		str	r3, [sp, #20]
 724:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2622              		.loc 1 724 3 is_stmt 1 view .LVU930
 724:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 2623              		.loc 1 724 38 is_stmt 0 view .LVU931
 2624 00a2 4FF40052 		mov	r2, #8192
 2625 00a6 0692     		str	r2, [sp, #24]
 725:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 2626              		.loc 1 725 3 is_stmt 1 view .LVU932
 725:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 2627              		.loc 1 725 36 is_stmt 0 view .LVU933
 2628 00a8 0793     		str	r3, [sp, #28]
 726:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 2629              		.loc 1 726 3 is_stmt 1 view .LVU934
 726:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 2630              		.loc 1 726 36 is_stmt 0 view .LVU935
 2631 00aa 0893     		str	r3, [sp, #32]
 727:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2632              		.loc 1 727 3 is_stmt 1 view .LVU936
 727:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2633              		.loc 1 727 39 is_stmt 0 view .LVU937
 2634 00ac 4FF00072 		mov	r2, #33554432
 2635 00b0 0992     		str	r2, [sp, #36]
 728:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2636              		.loc 1 728 3 is_stmt 1 view .LVU938
 728:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2637              		.loc 1 728 37 is_stmt 0 view .LVU939
 2638 00b2 0A93     		str	r3, [sp, #40]
 729:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 2639              		.loc 1 729 3 is_stmt 1 view .LVU940
 729:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 2640              		.loc 1 729 40 is_stmt 0 view .LVU941
 2641 00b4 0B93     		str	r3, [sp, #44]
 730:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 85


 2642              		.loc 1 730 3 is_stmt 1 view .LVU942
 730:Core/Src/main.c ****   {
 2643              		.loc 1 730 7 is_stmt 0 view .LVU943
 2644 00b6 01A9     		add	r1, sp, #4
 2645 00b8 0A48     		ldr	r0, .L120
 2646 00ba FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2647              	.LVL131:
 730:Core/Src/main.c ****   {
 2648              		.loc 1 730 6 view .LVU944
 2649 00be 70B9     		cbnz	r0, .L119
 737:Core/Src/main.c **** 
 2650              		.loc 1 737 3 is_stmt 1 view .LVU945
 2651 00c0 0848     		ldr	r0, .L120
 2652 00c2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2653              	.LVL132:
 739:Core/Src/main.c **** 
 2654              		.loc 1 739 1 is_stmt 0 view .LVU946
 2655 00c6 1AB0     		add	sp, sp, #104
 2656              	.LCFI32:
 2657              		.cfi_remember_state
 2658              		.cfi_def_cfa_offset 8
 2659              		@ sp needed
 2660 00c8 10BD     		pop	{r4, pc}
 2661              	.L114:
 2662              	.LCFI33:
 2663              		.cfi_restore_state
 690:Core/Src/main.c ****   }
 2664              		.loc 1 690 5 is_stmt 1 view .LVU947
 2665 00ca FFF7FEFF 		bl	Error_Handler
 2666              	.LVL133:
 2667              	.L115:
 695:Core/Src/main.c ****   }
 2668              		.loc 1 695 5 view .LVU948
 2669 00ce FFF7FEFF 		bl	Error_Handler
 2670              	.LVL134:
 2671              	.L116:
 699:Core/Src/main.c ****   }
 2672              		.loc 1 699 5 view .LVU949
 2673 00d2 FFF7FEFF 		bl	Error_Handler
 2674              	.LVL135:
 2675              	.L117:
 706:Core/Src/main.c ****   }
 2676              		.loc 1 706 5 view .LVU950
 2677 00d6 FFF7FEFF 		bl	Error_Handler
 2678              	.LVL136:
 2679              	.L118:
 717:Core/Src/main.c ****   }
 2680              		.loc 1 717 5 view .LVU951
 2681 00da FFF7FEFF 		bl	Error_Handler
 2682              	.LVL137:
 2683              	.L119:
 732:Core/Src/main.c ****   }
 2684              		.loc 1 732 5 view .LVU952
 2685 00de FFF7FEFF 		bl	Error_Handler
 2686              	.LVL138:
 2687              	.L121:
 2688 00e2 00BF     		.align	2
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 86


 2689              	.L120:
 2690 00e4 00000000 		.word	.LANCHOR13
 2691 00e8 00000140 		.word	1073807360
 2692              		.cfi_endproc
 2693              	.LFE159:
 2695              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2696              		.align	1
 2697              		.syntax unified
 2698              		.thumb
 2699              		.thumb_func
 2700              		.fpu fpv5-sp-d16
 2702              	MX_TIM2_Init:
 2703              	.LFB160:
 747:Core/Src/main.c **** 
 2704              		.loc 1 747 1 view -0
 2705              		.cfi_startproc
 2706              		@ args = 0, pretend = 0, frame = 56
 2707              		@ frame_needed = 0, uses_anonymous_args = 0
 2708 0000 00B5     		push	{lr}
 2709              	.LCFI34:
 2710              		.cfi_def_cfa_offset 4
 2711              		.cfi_offset 14, -4
 2712 0002 8FB0     		sub	sp, sp, #60
 2713              	.LCFI35:
 2714              		.cfi_def_cfa_offset 64
 753:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2715              		.loc 1 753 3 view .LVU954
 753:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2716              		.loc 1 753 26 is_stmt 0 view .LVU955
 2717 0004 0023     		movs	r3, #0
 2718 0006 0A93     		str	r3, [sp, #40]
 2719 0008 0B93     		str	r3, [sp, #44]
 2720 000a 0C93     		str	r3, [sp, #48]
 2721 000c 0D93     		str	r3, [sp, #52]
 754:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2722              		.loc 1 754 3 is_stmt 1 view .LVU956
 754:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2723              		.loc 1 754 27 is_stmt 0 view .LVU957
 2724 000e 0793     		str	r3, [sp, #28]
 2725 0010 0893     		str	r3, [sp, #32]
 2726 0012 0993     		str	r3, [sp, #36]
 755:Core/Src/main.c **** 
 2727              		.loc 1 755 3 is_stmt 1 view .LVU958
 755:Core/Src/main.c **** 
 2728              		.loc 1 755 22 is_stmt 0 view .LVU959
 2729 0014 0093     		str	r3, [sp]
 2730 0016 0193     		str	r3, [sp, #4]
 2731 0018 0293     		str	r3, [sp, #8]
 2732 001a 0393     		str	r3, [sp, #12]
 2733 001c 0493     		str	r3, [sp, #16]
 2734 001e 0593     		str	r3, [sp, #20]
 2735 0020 0693     		str	r3, [sp, #24]
 760:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 2736              		.loc 1 760 3 is_stmt 1 view .LVU960
 760:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 2737              		.loc 1 760 18 is_stmt 0 view .LVU961
 2738 0022 1E48     		ldr	r0, .L134
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 87


 2739 0024 4FF08042 		mov	r2, #1073741824
 2740 0028 0260     		str	r2, [r0]
 761:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2741              		.loc 1 761 3 is_stmt 1 view .LVU962
 761:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2742              		.loc 1 761 24 is_stmt 0 view .LVU963
 2743 002a 4360     		str	r3, [r0, #4]
 762:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 2744              		.loc 1 762 3 is_stmt 1 view .LVU964
 762:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 2745              		.loc 1 762 26 is_stmt 0 view .LVU965
 2746 002c 8360     		str	r3, [r0, #8]
 763:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2747              		.loc 1 763 3 is_stmt 1 view .LVU966
 763:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2748              		.loc 1 763 21 is_stmt 0 view .LVU967
 2749 002e 4FF0FF32 		mov	r2, #-1
 2750 0032 C260     		str	r2, [r0, #12]
 764:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2751              		.loc 1 764 3 is_stmt 1 view .LVU968
 764:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2752              		.loc 1 764 28 is_stmt 0 view .LVU969
 2753 0034 0361     		str	r3, [r0, #16]
 765:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2754              		.loc 1 765 3 is_stmt 1 view .LVU970
 765:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 2755              		.loc 1 765 32 is_stmt 0 view .LVU971
 2756 0036 8361     		str	r3, [r0, #24]
 766:Core/Src/main.c ****   {
 2757              		.loc 1 766 3 is_stmt 1 view .LVU972
 766:Core/Src/main.c ****   {
 2758              		.loc 1 766 7 is_stmt 0 view .LVU973
 2759 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2760              	.LVL139:
 766:Core/Src/main.c ****   {
 2761              		.loc 1 766 6 view .LVU974
 2762 003c 20BB     		cbnz	r0, .L129
 770:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2763              		.loc 1 770 3 is_stmt 1 view .LVU975
 770:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 2764              		.loc 1 770 34 is_stmt 0 view .LVU976
 2765 003e 4FF48053 		mov	r3, #4096
 2766 0042 0A93     		str	r3, [sp, #40]
 771:Core/Src/main.c ****   {
 2767              		.loc 1 771 3 is_stmt 1 view .LVU977
 771:Core/Src/main.c ****   {
 2768              		.loc 1 771 7 is_stmt 0 view .LVU978
 2769 0044 0AA9     		add	r1, sp, #40
 2770 0046 1548     		ldr	r0, .L134
 2771 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2772              	.LVL140:
 771:Core/Src/main.c ****   {
 2773              		.loc 1 771 6 view .LVU979
 2774 004c F0B9     		cbnz	r0, .L130
 775:Core/Src/main.c ****   {
 2775              		.loc 1 775 3 is_stmt 1 view .LVU980
 775:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 88


 2776              		.loc 1 775 7 is_stmt 0 view .LVU981
 2777 004e 1348     		ldr	r0, .L134
 2778 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2779              	.LVL141:
 775:Core/Src/main.c ****   {
 2780              		.loc 1 775 6 view .LVU982
 2781 0054 E0B9     		cbnz	r0, .L131
 779:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2782              		.loc 1 779 3 is_stmt 1 view .LVU983
 779:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2783              		.loc 1 779 37 is_stmt 0 view .LVU984
 2784 0056 0023     		movs	r3, #0
 2785 0058 0793     		str	r3, [sp, #28]
 780:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2786              		.loc 1 780 3 is_stmt 1 view .LVU985
 780:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2787              		.loc 1 780 33 is_stmt 0 view .LVU986
 2788 005a 0993     		str	r3, [sp, #36]
 781:Core/Src/main.c ****   {
 2789              		.loc 1 781 3 is_stmt 1 view .LVU987
 781:Core/Src/main.c ****   {
 2790              		.loc 1 781 7 is_stmt 0 view .LVU988
 2791 005c 07A9     		add	r1, sp, #28
 2792 005e 0F48     		ldr	r0, .L134
 2793 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2794              	.LVL142:
 781:Core/Src/main.c ****   {
 2795              		.loc 1 781 6 view .LVU989
 2796 0064 B0B9     		cbnz	r0, .L132
 785:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2797              		.loc 1 785 3 is_stmt 1 view .LVU990
 785:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2798              		.loc 1 785 20 is_stmt 0 view .LVU991
 2799 0066 6023     		movs	r3, #96
 2800 0068 0093     		str	r3, [sp]
 786:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2801              		.loc 1 786 3 is_stmt 1 view .LVU992
 786:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2802              		.loc 1 786 19 is_stmt 0 view .LVU993
 2803 006a 0022     		movs	r2, #0
 2804 006c 0192     		str	r2, [sp, #4]
 787:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2805              		.loc 1 787 3 is_stmt 1 view .LVU994
 787:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2806              		.loc 1 787 24 is_stmt 0 view .LVU995
 2807 006e 0292     		str	r2, [sp, #8]
 788:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2808              		.loc 1 788 3 is_stmt 1 view .LVU996
 788:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2809              		.loc 1 788 24 is_stmt 0 view .LVU997
 2810 0070 0492     		str	r2, [sp, #16]
 789:Core/Src/main.c ****   {
 2811              		.loc 1 789 3 is_stmt 1 view .LVU998
 789:Core/Src/main.c ****   {
 2812              		.loc 1 789 7 is_stmt 0 view .LVU999
 2813 0072 6946     		mov	r1, sp
 2814 0074 0948     		ldr	r0, .L134
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 89


 2815 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2816              	.LVL143:
 789:Core/Src/main.c ****   {
 2817              		.loc 1 789 6 view .LVU1000
 2818 007a 68B9     		cbnz	r0, .L133
 796:Core/Src/main.c **** 
 2819              		.loc 1 796 3 is_stmt 1 view .LVU1001
 2820 007c 0748     		ldr	r0, .L134
 2821 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2822              	.LVL144:
 798:Core/Src/main.c **** 
 2823              		.loc 1 798 1 is_stmt 0 view .LVU1002
 2824 0082 0FB0     		add	sp, sp, #60
 2825              	.LCFI36:
 2826              		.cfi_remember_state
 2827              		.cfi_def_cfa_offset 4
 2828              		@ sp needed
 2829 0084 5DF804FB 		ldr	pc, [sp], #4
 2830              	.L129:
 2831              	.LCFI37:
 2832              		.cfi_restore_state
 768:Core/Src/main.c ****   }
 2833              		.loc 1 768 5 is_stmt 1 view .LVU1003
 2834 0088 FFF7FEFF 		bl	Error_Handler
 2835              	.LVL145:
 2836              	.L130:
 773:Core/Src/main.c ****   }
 2837              		.loc 1 773 5 view .LVU1004
 2838 008c FFF7FEFF 		bl	Error_Handler
 2839              	.LVL146:
 2840              	.L131:
 777:Core/Src/main.c ****   }
 2841              		.loc 1 777 5 view .LVU1005
 2842 0090 FFF7FEFF 		bl	Error_Handler
 2843              	.LVL147:
 2844              	.L132:
 783:Core/Src/main.c ****   }
 2845              		.loc 1 783 5 view .LVU1006
 2846 0094 FFF7FEFF 		bl	Error_Handler
 2847              	.LVL148:
 2848              	.L133:
 791:Core/Src/main.c ****   }
 2849              		.loc 1 791 5 view .LVU1007
 2850 0098 FFF7FEFF 		bl	Error_Handler
 2851              	.LVL149:
 2852              	.L135:
 2853              		.align	2
 2854              	.L134:
 2855 009c 00000000 		.word	.LANCHOR14
 2856              		.cfi_endproc
 2857              	.LFE160:
 2859              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2860              		.align	1
 2861              		.syntax unified
 2862              		.thumb
 2863              		.thumb_func
 2864              		.fpu fpv5-sp-d16
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 90


 2866              	MX_TIM3_Init:
 2867              	.LFB161:
 806:Core/Src/main.c **** 
 2868              		.loc 1 806 1 view -0
 2869              		.cfi_startproc
 2870              		@ args = 0, pretend = 0, frame = 56
 2871              		@ frame_needed = 0, uses_anonymous_args = 0
 2872 0000 00B5     		push	{lr}
 2873              	.LCFI38:
 2874              		.cfi_def_cfa_offset 4
 2875              		.cfi_offset 14, -4
 2876 0002 8FB0     		sub	sp, sp, #60
 2877              	.LCFI39:
 2878              		.cfi_def_cfa_offset 64
 812:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2879              		.loc 1 812 3 view .LVU1009
 812:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2880              		.loc 1 812 26 is_stmt 0 view .LVU1010
 2881 0004 0023     		movs	r3, #0
 2882 0006 0A93     		str	r3, [sp, #40]
 2883 0008 0B93     		str	r3, [sp, #44]
 2884 000a 0C93     		str	r3, [sp, #48]
 2885 000c 0D93     		str	r3, [sp, #52]
 813:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2886              		.loc 1 813 3 is_stmt 1 view .LVU1011
 813:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2887              		.loc 1 813 27 is_stmt 0 view .LVU1012
 2888 000e 0793     		str	r3, [sp, #28]
 2889 0010 0893     		str	r3, [sp, #32]
 2890 0012 0993     		str	r3, [sp, #36]
 814:Core/Src/main.c **** 
 2891              		.loc 1 814 3 is_stmt 1 view .LVU1013
 814:Core/Src/main.c **** 
 2892              		.loc 1 814 22 is_stmt 0 view .LVU1014
 2893 0014 0093     		str	r3, [sp]
 2894 0016 0193     		str	r3, [sp, #4]
 2895 0018 0293     		str	r3, [sp, #8]
 2896 001a 0393     		str	r3, [sp, #12]
 2897 001c 0493     		str	r3, [sp, #16]
 2898 001e 0593     		str	r3, [sp, #20]
 2899 0020 0693     		str	r3, [sp, #24]
 819:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 2900              		.loc 1 819 3 is_stmt 1 view .LVU1015
 819:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 2901              		.loc 1 819 18 is_stmt 0 view .LVU1016
 2902 0022 1E48     		ldr	r0, .L148
 2903 0024 1E4A     		ldr	r2, .L148+4
 2904 0026 0260     		str	r2, [r0]
 820:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2905              		.loc 1 820 3 is_stmt 1 view .LVU1017
 820:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2906              		.loc 1 820 24 is_stmt 0 view .LVU1018
 2907 0028 4360     		str	r3, [r0, #4]
 821:Core/Src/main.c ****   htim3.Init.Period = 65535;
 2908              		.loc 1 821 3 is_stmt 1 view .LVU1019
 821:Core/Src/main.c ****   htim3.Init.Period = 65535;
 2909              		.loc 1 821 26 is_stmt 0 view .LVU1020
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 91


 2910 002a 8360     		str	r3, [r0, #8]
 822:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2911              		.loc 1 822 3 is_stmt 1 view .LVU1021
 822:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2912              		.loc 1 822 21 is_stmt 0 view .LVU1022
 2913 002c 4FF6FF72 		movw	r2, #65535
 2914 0030 C260     		str	r2, [r0, #12]
 823:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2915              		.loc 1 823 3 is_stmt 1 view .LVU1023
 823:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2916              		.loc 1 823 28 is_stmt 0 view .LVU1024
 2917 0032 0361     		str	r3, [r0, #16]
 824:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2918              		.loc 1 824 3 is_stmt 1 view .LVU1025
 824:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2919              		.loc 1 824 32 is_stmt 0 view .LVU1026
 2920 0034 8361     		str	r3, [r0, #24]
 825:Core/Src/main.c ****   {
 2921              		.loc 1 825 3 is_stmt 1 view .LVU1027
 825:Core/Src/main.c ****   {
 2922              		.loc 1 825 7 is_stmt 0 view .LVU1028
 2923 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2924              	.LVL150:
 825:Core/Src/main.c ****   {
 2925              		.loc 1 825 6 view .LVU1029
 2926 003a 20BB     		cbnz	r0, .L143
 829:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2927              		.loc 1 829 3 is_stmt 1 view .LVU1030
 829:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2928              		.loc 1 829 34 is_stmt 0 view .LVU1031
 2929 003c 4FF48053 		mov	r3, #4096
 2930 0040 0A93     		str	r3, [sp, #40]
 830:Core/Src/main.c ****   {
 2931              		.loc 1 830 3 is_stmt 1 view .LVU1032
 830:Core/Src/main.c ****   {
 2932              		.loc 1 830 7 is_stmt 0 view .LVU1033
 2933 0042 0AA9     		add	r1, sp, #40
 2934 0044 1548     		ldr	r0, .L148
 2935 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2936              	.LVL151:
 830:Core/Src/main.c ****   {
 2937              		.loc 1 830 6 view .LVU1034
 2938 004a F0B9     		cbnz	r0, .L144
 834:Core/Src/main.c ****   {
 2939              		.loc 1 834 3 is_stmt 1 view .LVU1035
 834:Core/Src/main.c ****   {
 2940              		.loc 1 834 7 is_stmt 0 view .LVU1036
 2941 004c 1348     		ldr	r0, .L148
 2942 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2943              	.LVL152:
 834:Core/Src/main.c ****   {
 2944              		.loc 1 834 6 view .LVU1037
 2945 0052 E0B9     		cbnz	r0, .L145
 838:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2946              		.loc 1 838 3 is_stmt 1 view .LVU1038
 838:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2947              		.loc 1 838 37 is_stmt 0 view .LVU1039
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 92


 2948 0054 0023     		movs	r3, #0
 2949 0056 0793     		str	r3, [sp, #28]
 839:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2950              		.loc 1 839 3 is_stmt 1 view .LVU1040
 839:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2951              		.loc 1 839 33 is_stmt 0 view .LVU1041
 2952 0058 0993     		str	r3, [sp, #36]
 840:Core/Src/main.c ****   {
 2953              		.loc 1 840 3 is_stmt 1 view .LVU1042
 840:Core/Src/main.c ****   {
 2954              		.loc 1 840 7 is_stmt 0 view .LVU1043
 2955 005a 07A9     		add	r1, sp, #28
 2956 005c 0F48     		ldr	r0, .L148
 2957 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2958              	.LVL153:
 840:Core/Src/main.c ****   {
 2959              		.loc 1 840 6 view .LVU1044
 2960 0062 B0B9     		cbnz	r0, .L146
 844:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2961              		.loc 1 844 3 is_stmt 1 view .LVU1045
 844:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 2962              		.loc 1 844 20 is_stmt 0 view .LVU1046
 2963 0064 6023     		movs	r3, #96
 2964 0066 0093     		str	r3, [sp]
 845:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2965              		.loc 1 845 3 is_stmt 1 view .LVU1047
 845:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2966              		.loc 1 845 19 is_stmt 0 view .LVU1048
 2967 0068 0022     		movs	r2, #0
 2968 006a 0192     		str	r2, [sp, #4]
 846:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2969              		.loc 1 846 3 is_stmt 1 view .LVU1049
 846:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2970              		.loc 1 846 24 is_stmt 0 view .LVU1050
 2971 006c 0292     		str	r2, [sp, #8]
 847:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2972              		.loc 1 847 3 is_stmt 1 view .LVU1051
 847:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2973              		.loc 1 847 24 is_stmt 0 view .LVU1052
 2974 006e 0492     		str	r2, [sp, #16]
 848:Core/Src/main.c ****   {
 2975              		.loc 1 848 3 is_stmt 1 view .LVU1053
 848:Core/Src/main.c ****   {
 2976              		.loc 1 848 7 is_stmt 0 view .LVU1054
 2977 0070 6946     		mov	r1, sp
 2978 0072 0A48     		ldr	r0, .L148
 2979 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2980              	.LVL154:
 848:Core/Src/main.c ****   {
 2981              		.loc 1 848 6 view .LVU1055
 2982 0078 68B9     		cbnz	r0, .L147
 855:Core/Src/main.c **** 
 2983              		.loc 1 855 3 is_stmt 1 view .LVU1056
 2984 007a 0848     		ldr	r0, .L148
 2985 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2986              	.LVL155:
 857:Core/Src/main.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 93


 2987              		.loc 1 857 1 is_stmt 0 view .LVU1057
 2988 0080 0FB0     		add	sp, sp, #60
 2989              	.LCFI40:
 2990              		.cfi_remember_state
 2991              		.cfi_def_cfa_offset 4
 2992              		@ sp needed
 2993 0082 5DF804FB 		ldr	pc, [sp], #4
 2994              	.L143:
 2995              	.LCFI41:
 2996              		.cfi_restore_state
 827:Core/Src/main.c ****   }
 2997              		.loc 1 827 5 is_stmt 1 view .LVU1058
 2998 0086 FFF7FEFF 		bl	Error_Handler
 2999              	.LVL156:
 3000              	.L144:
 832:Core/Src/main.c ****   }
 3001              		.loc 1 832 5 view .LVU1059
 3002 008a FFF7FEFF 		bl	Error_Handler
 3003              	.LVL157:
 3004              	.L145:
 836:Core/Src/main.c ****   }
 3005              		.loc 1 836 5 view .LVU1060
 3006 008e FFF7FEFF 		bl	Error_Handler
 3007              	.LVL158:
 3008              	.L146:
 842:Core/Src/main.c ****   }
 3009              		.loc 1 842 5 view .LVU1061
 3010 0092 FFF7FEFF 		bl	Error_Handler
 3011              	.LVL159:
 3012              	.L147:
 850:Core/Src/main.c ****   }
 3013              		.loc 1 850 5 view .LVU1062
 3014 0096 FFF7FEFF 		bl	Error_Handler
 3015              	.LVL160:
 3016              	.L149:
 3017 009a 00BF     		.align	2
 3018              	.L148:
 3019 009c 00000000 		.word	.LANCHOR15
 3020 00a0 00040040 		.word	1073742848
 3021              		.cfi_endproc
 3022              	.LFE161:
 3024              		.section	.text.MX_TIM5_Init,"ax",%progbits
 3025              		.align	1
 3026              		.syntax unified
 3027              		.thumb
 3028              		.thumb_func
 3029              		.fpu fpv5-sp-d16
 3031              	MX_TIM5_Init:
 3032              	.LFB162:
 865:Core/Src/main.c **** 
 3033              		.loc 1 865 1 view -0
 3034              		.cfi_startproc
 3035              		@ args = 0, pretend = 0, frame = 56
 3036              		@ frame_needed = 0, uses_anonymous_args = 0
 3037 0000 00B5     		push	{lr}
 3038              	.LCFI42:
 3039              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 94


 3040              		.cfi_offset 14, -4
 3041 0002 8FB0     		sub	sp, sp, #60
 3042              	.LCFI43:
 3043              		.cfi_def_cfa_offset 64
 871:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3044              		.loc 1 871 3 view .LVU1064
 871:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3045              		.loc 1 871 26 is_stmt 0 view .LVU1065
 3046 0004 0023     		movs	r3, #0
 3047 0006 0A93     		str	r3, [sp, #40]
 3048 0008 0B93     		str	r3, [sp, #44]
 3049 000a 0C93     		str	r3, [sp, #48]
 3050 000c 0D93     		str	r3, [sp, #52]
 872:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3051              		.loc 1 872 3 is_stmt 1 view .LVU1066
 872:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3052              		.loc 1 872 27 is_stmt 0 view .LVU1067
 3053 000e 0793     		str	r3, [sp, #28]
 3054 0010 0893     		str	r3, [sp, #32]
 3055 0012 0993     		str	r3, [sp, #36]
 873:Core/Src/main.c **** 
 3056              		.loc 1 873 3 is_stmt 1 view .LVU1068
 873:Core/Src/main.c **** 
 3057              		.loc 1 873 22 is_stmt 0 view .LVU1069
 3058 0014 0093     		str	r3, [sp]
 3059 0016 0193     		str	r3, [sp, #4]
 3060 0018 0293     		str	r3, [sp, #8]
 3061 001a 0393     		str	r3, [sp, #12]
 3062 001c 0493     		str	r3, [sp, #16]
 3063 001e 0593     		str	r3, [sp, #20]
 3064 0020 0693     		str	r3, [sp, #24]
 878:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3065              		.loc 1 878 3 is_stmt 1 view .LVU1070
 878:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 3066              		.loc 1 878 18 is_stmt 0 view .LVU1071
 3067 0022 1E48     		ldr	r0, .L162
 3068 0024 1E4A     		ldr	r2, .L162+4
 3069 0026 0260     		str	r2, [r0]
 879:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3070              		.loc 1 879 3 is_stmt 1 view .LVU1072
 879:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 3071              		.loc 1 879 24 is_stmt 0 view .LVU1073
 3072 0028 4360     		str	r3, [r0, #4]
 880:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3073              		.loc 1 880 3 is_stmt 1 view .LVU1074
 880:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 3074              		.loc 1 880 26 is_stmt 0 view .LVU1075
 3075 002a 8360     		str	r3, [r0, #8]
 881:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3076              		.loc 1 881 3 is_stmt 1 view .LVU1076
 881:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3077              		.loc 1 881 21 is_stmt 0 view .LVU1077
 3078 002c 4FF0FF32 		mov	r2, #-1
 3079 0030 C260     		str	r2, [r0, #12]
 882:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3080              		.loc 1 882 3 is_stmt 1 view .LVU1078
 882:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 95


 3081              		.loc 1 882 28 is_stmt 0 view .LVU1079
 3082 0032 0361     		str	r3, [r0, #16]
 883:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3083              		.loc 1 883 3 is_stmt 1 view .LVU1080
 883:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 3084              		.loc 1 883 32 is_stmt 0 view .LVU1081
 3085 0034 8361     		str	r3, [r0, #24]
 884:Core/Src/main.c ****   {
 3086              		.loc 1 884 3 is_stmt 1 view .LVU1082
 884:Core/Src/main.c ****   {
 3087              		.loc 1 884 7 is_stmt 0 view .LVU1083
 3088 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3089              	.LVL161:
 884:Core/Src/main.c ****   {
 3090              		.loc 1 884 6 view .LVU1084
 3091 003a 28BB     		cbnz	r0, .L157
 888:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3092              		.loc 1 888 3 is_stmt 1 view .LVU1085
 888:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 3093              		.loc 1 888 34 is_stmt 0 view .LVU1086
 3094 003c 4FF48053 		mov	r3, #4096
 3095 0040 0A93     		str	r3, [sp, #40]
 889:Core/Src/main.c ****   {
 3096              		.loc 1 889 3 is_stmt 1 view .LVU1087
 889:Core/Src/main.c ****   {
 3097              		.loc 1 889 7 is_stmt 0 view .LVU1088
 3098 0042 0AA9     		add	r1, sp, #40
 3099 0044 1548     		ldr	r0, .L162
 3100 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3101              	.LVL162:
 889:Core/Src/main.c ****   {
 3102              		.loc 1 889 6 view .LVU1089
 3103 004a F8B9     		cbnz	r0, .L158
 893:Core/Src/main.c ****   {
 3104              		.loc 1 893 3 is_stmt 1 view .LVU1090
 893:Core/Src/main.c ****   {
 3105              		.loc 1 893 7 is_stmt 0 view .LVU1091
 3106 004c 1348     		ldr	r0, .L162
 3107 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3108              	.LVL163:
 893:Core/Src/main.c ****   {
 3109              		.loc 1 893 6 view .LVU1092
 3110 0052 E8B9     		cbnz	r0, .L159
 897:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3111              		.loc 1 897 3 is_stmt 1 view .LVU1093
 897:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3112              		.loc 1 897 37 is_stmt 0 view .LVU1094
 3113 0054 0023     		movs	r3, #0
 3114 0056 0793     		str	r3, [sp, #28]
 898:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3115              		.loc 1 898 3 is_stmt 1 view .LVU1095
 898:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 3116              		.loc 1 898 33 is_stmt 0 view .LVU1096
 3117 0058 0993     		str	r3, [sp, #36]
 899:Core/Src/main.c ****   {
 3118              		.loc 1 899 3 is_stmt 1 view .LVU1097
 899:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 96


 3119              		.loc 1 899 7 is_stmt 0 view .LVU1098
 3120 005a 07A9     		add	r1, sp, #28
 3121 005c 0F48     		ldr	r0, .L162
 3122 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3123              	.LVL164:
 899:Core/Src/main.c ****   {
 3124              		.loc 1 899 6 view .LVU1099
 3125 0062 B8B9     		cbnz	r0, .L160
 903:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3126              		.loc 1 903 3 is_stmt 1 view .LVU1100
 903:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3127              		.loc 1 903 20 is_stmt 0 view .LVU1101
 3128 0064 6023     		movs	r3, #96
 3129 0066 0093     		str	r3, [sp]
 904:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3130              		.loc 1 904 3 is_stmt 1 view .LVU1102
 904:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3131              		.loc 1 904 19 is_stmt 0 view .LVU1103
 3132 0068 0023     		movs	r3, #0
 3133 006a 0193     		str	r3, [sp, #4]
 905:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3134              		.loc 1 905 3 is_stmt 1 view .LVU1104
 905:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3135              		.loc 1 905 24 is_stmt 0 view .LVU1105
 3136 006c 0293     		str	r3, [sp, #8]
 906:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3137              		.loc 1 906 3 is_stmt 1 view .LVU1106
 906:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3138              		.loc 1 906 24 is_stmt 0 view .LVU1107
 3139 006e 0493     		str	r3, [sp, #16]
 907:Core/Src/main.c ****   {
 3140              		.loc 1 907 3 is_stmt 1 view .LVU1108
 907:Core/Src/main.c ****   {
 3141              		.loc 1 907 7 is_stmt 0 view .LVU1109
 3142 0070 0C22     		movs	r2, #12
 3143 0072 6946     		mov	r1, sp
 3144 0074 0948     		ldr	r0, .L162
 3145 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3146              	.LVL165:
 907:Core/Src/main.c ****   {
 3147              		.loc 1 907 6 view .LVU1110
 3148 007a 68B9     		cbnz	r0, .L161
 914:Core/Src/main.c **** 
 3149              		.loc 1 914 3 is_stmt 1 view .LVU1111
 3150 007c 0748     		ldr	r0, .L162
 3151 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3152              	.LVL166:
 916:Core/Src/main.c **** 
 3153              		.loc 1 916 1 is_stmt 0 view .LVU1112
 3154 0082 0FB0     		add	sp, sp, #60
 3155              	.LCFI44:
 3156              		.cfi_remember_state
 3157              		.cfi_def_cfa_offset 4
 3158              		@ sp needed
 3159 0084 5DF804FB 		ldr	pc, [sp], #4
 3160              	.L157:
 3161              	.LCFI45:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 97


 3162              		.cfi_restore_state
 886:Core/Src/main.c ****   }
 3163              		.loc 1 886 5 is_stmt 1 view .LVU1113
 3164 0088 FFF7FEFF 		bl	Error_Handler
 3165              	.LVL167:
 3166              	.L158:
 891:Core/Src/main.c ****   }
 3167              		.loc 1 891 5 view .LVU1114
 3168 008c FFF7FEFF 		bl	Error_Handler
 3169              	.LVL168:
 3170              	.L159:
 895:Core/Src/main.c ****   }
 3171              		.loc 1 895 5 view .LVU1115
 3172 0090 FFF7FEFF 		bl	Error_Handler
 3173              	.LVL169:
 3174              	.L160:
 901:Core/Src/main.c ****   }
 3175              		.loc 1 901 5 view .LVU1116
 3176 0094 FFF7FEFF 		bl	Error_Handler
 3177              	.LVL170:
 3178              	.L161:
 909:Core/Src/main.c ****   }
 3179              		.loc 1 909 5 view .LVU1117
 3180 0098 FFF7FEFF 		bl	Error_Handler
 3181              	.LVL171:
 3182              	.L163:
 3183              		.align	2
 3184              	.L162:
 3185 009c 00000000 		.word	.LANCHOR16
 3186 00a0 000C0040 		.word	1073744896
 3187              		.cfi_endproc
 3188              	.LFE162:
 3190              		.section	.text.MX_TIM8_Init,"ax",%progbits
 3191              		.align	1
 3192              		.syntax unified
 3193              		.thumb
 3194              		.thumb_func
 3195              		.fpu fpv5-sp-d16
 3197              	MX_TIM8_Init:
 3198              	.LFB163:
 924:Core/Src/main.c **** 
 3199              		.loc 1 924 1 view -0
 3200              		.cfi_startproc
 3201              		@ args = 0, pretend = 0, frame = 32
 3202              		@ frame_needed = 0, uses_anonymous_args = 0
 3203 0000 00B5     		push	{lr}
 3204              	.LCFI46:
 3205              		.cfi_def_cfa_offset 4
 3206              		.cfi_offset 14, -4
 3207 0002 89B0     		sub	sp, sp, #36
 3208              	.LCFI47:
 3209              		.cfi_def_cfa_offset 40
 930:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3210              		.loc 1 930 3 view .LVU1119
 930:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3211              		.loc 1 930 26 is_stmt 0 view .LVU1120
 3212 0004 0023     		movs	r3, #0
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 98


 3213 0006 0493     		str	r3, [sp, #16]
 3214 0008 0593     		str	r3, [sp, #20]
 3215 000a 0693     		str	r3, [sp, #24]
 3216 000c 0793     		str	r3, [sp, #28]
 931:Core/Src/main.c **** 
 3217              		.loc 1 931 3 is_stmt 1 view .LVU1121
 931:Core/Src/main.c **** 
 3218              		.loc 1 931 27 is_stmt 0 view .LVU1122
 3219 000e 0193     		str	r3, [sp, #4]
 3220 0010 0293     		str	r3, [sp, #8]
 3221 0012 0393     		str	r3, [sp, #12]
 936:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3222              		.loc 1 936 3 is_stmt 1 view .LVU1123
 936:Core/Src/main.c ****   htim8.Init.Prescaler = 0;
 3223              		.loc 1 936 18 is_stmt 0 view .LVU1124
 3224 0014 1348     		ldr	r0, .L172
 3225 0016 144A     		ldr	r2, .L172+4
 3226 0018 0260     		str	r2, [r0]
 937:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3227              		.loc 1 937 3 is_stmt 1 view .LVU1125
 937:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 3228              		.loc 1 937 24 is_stmt 0 view .LVU1126
 3229 001a 4360     		str	r3, [r0, #4]
 938:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3230              		.loc 1 938 3 is_stmt 1 view .LVU1127
 938:Core/Src/main.c ****   htim8.Init.Period = 65535;
 3231              		.loc 1 938 26 is_stmt 0 view .LVU1128
 3232 001c 8360     		str	r3, [r0, #8]
 939:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3233              		.loc 1 939 3 is_stmt 1 view .LVU1129
 939:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3234              		.loc 1 939 21 is_stmt 0 view .LVU1130
 3235 001e 4FF6FF72 		movw	r2, #65535
 3236 0022 C260     		str	r2, [r0, #12]
 940:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3237              		.loc 1 940 3 is_stmt 1 view .LVU1131
 940:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 3238              		.loc 1 940 28 is_stmt 0 view .LVU1132
 3239 0024 0361     		str	r3, [r0, #16]
 941:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3240              		.loc 1 941 3 is_stmt 1 view .LVU1133
 941:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3241              		.loc 1 941 32 is_stmt 0 view .LVU1134
 3242 0026 4361     		str	r3, [r0, #20]
 942:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3243              		.loc 1 942 3 is_stmt 1 view .LVU1135
 942:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 3244              		.loc 1 942 32 is_stmt 0 view .LVU1136
 3245 0028 8361     		str	r3, [r0, #24]
 943:Core/Src/main.c ****   {
 3246              		.loc 1 943 3 is_stmt 1 view .LVU1137
 943:Core/Src/main.c ****   {
 3247              		.loc 1 943 7 is_stmt 0 view .LVU1138
 3248 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 3249              	.LVL172:
 943:Core/Src/main.c ****   {
 3250              		.loc 1 943 6 view .LVU1139
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 99


 3251 002e 98B9     		cbnz	r0, .L169
 947:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3252              		.loc 1 947 3 is_stmt 1 view .LVU1140
 947:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 3253              		.loc 1 947 34 is_stmt 0 view .LVU1141
 3254 0030 4FF48053 		mov	r3, #4096
 3255 0034 0493     		str	r3, [sp, #16]
 948:Core/Src/main.c ****   {
 3256              		.loc 1 948 3 is_stmt 1 view .LVU1142
 948:Core/Src/main.c ****   {
 3257              		.loc 1 948 7 is_stmt 0 view .LVU1143
 3258 0036 04A9     		add	r1, sp, #16
 3259 0038 0A48     		ldr	r0, .L172
 3260 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3261              	.LVL173:
 948:Core/Src/main.c ****   {
 3262              		.loc 1 948 6 view .LVU1144
 3263 003e 68B9     		cbnz	r0, .L170
 952:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3264              		.loc 1 952 3 is_stmt 1 view .LVU1145
 952:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 3265              		.loc 1 952 37 is_stmt 0 view .LVU1146
 3266 0040 0023     		movs	r3, #0
 3267 0042 0193     		str	r3, [sp, #4]
 953:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3268              		.loc 1 953 3 is_stmt 1 view .LVU1147
 953:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3269              		.loc 1 953 38 is_stmt 0 view .LVU1148
 3270 0044 0293     		str	r3, [sp, #8]
 954:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3271              		.loc 1 954 3 is_stmt 1 view .LVU1149
 954:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 3272              		.loc 1 954 33 is_stmt 0 view .LVU1150
 3273 0046 0393     		str	r3, [sp, #12]
 955:Core/Src/main.c ****   {
 3274              		.loc 1 955 3 is_stmt 1 view .LVU1151
 955:Core/Src/main.c ****   {
 3275              		.loc 1 955 7 is_stmt 0 view .LVU1152
 3276 0048 01A9     		add	r1, sp, #4
 3277 004a 0648     		ldr	r0, .L172
 3278 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3279              	.LVL174:
 955:Core/Src/main.c ****   {
 3280              		.loc 1 955 6 view .LVU1153
 3281 0050 30B9     		cbnz	r0, .L171
 963:Core/Src/main.c **** 
 3282              		.loc 1 963 1 view .LVU1154
 3283 0052 09B0     		add	sp, sp, #36
 3284              	.LCFI48:
 3285              		.cfi_remember_state
 3286              		.cfi_def_cfa_offset 4
 3287              		@ sp needed
 3288 0054 5DF804FB 		ldr	pc, [sp], #4
 3289              	.L169:
 3290              	.LCFI49:
 3291              		.cfi_restore_state
 945:Core/Src/main.c ****   }
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 100


 3292              		.loc 1 945 5 is_stmt 1 view .LVU1155
 3293 0058 FFF7FEFF 		bl	Error_Handler
 3294              	.LVL175:
 3295              	.L170:
 950:Core/Src/main.c ****   }
 3296              		.loc 1 950 5 view .LVU1156
 3297 005c FFF7FEFF 		bl	Error_Handler
 3298              	.LVL176:
 3299              	.L171:
 957:Core/Src/main.c ****   }
 3300              		.loc 1 957 5 view .LVU1157
 3301 0060 FFF7FEFF 		bl	Error_Handler
 3302              	.LVL177:
 3303              	.L173:
 3304              		.align	2
 3305              	.L172:
 3306 0064 00000000 		.word	.LANCHOR17
 3307 0068 00040140 		.word	1073808384
 3308              		.cfi_endproc
 3309              	.LFE163:
 3311              		.section	.text.MX_TIM12_Init,"ax",%progbits
 3312              		.align	1
 3313              		.syntax unified
 3314              		.thumb
 3315              		.thumb_func
 3316              		.fpu fpv5-sp-d16
 3318              	MX_TIM12_Init:
 3319              	.LFB164:
 971:Core/Src/main.c **** 
 3320              		.loc 1 971 1 view -0
 3321              		.cfi_startproc
 3322              		@ args = 0, pretend = 0, frame = 32
 3323              		@ frame_needed = 0, uses_anonymous_args = 0
 3324 0000 00B5     		push	{lr}
 3325              	.LCFI50:
 3326              		.cfi_def_cfa_offset 4
 3327              		.cfi_offset 14, -4
 3328 0002 89B0     		sub	sp, sp, #36
 3329              	.LCFI51:
 3330              		.cfi_def_cfa_offset 40
 977:Core/Src/main.c **** 
 3331              		.loc 1 977 3 view .LVU1159
 977:Core/Src/main.c **** 
 3332              		.loc 1 977 22 is_stmt 0 view .LVU1160
 3333 0004 0023     		movs	r3, #0
 3334 0006 0193     		str	r3, [sp, #4]
 3335 0008 0293     		str	r3, [sp, #8]
 3336 000a 0393     		str	r3, [sp, #12]
 3337 000c 0493     		str	r3, [sp, #16]
 3338 000e 0593     		str	r3, [sp, #20]
 3339 0010 0693     		str	r3, [sp, #24]
 3340 0012 0793     		str	r3, [sp, #28]
 982:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3341              		.loc 1 982 3 is_stmt 1 view .LVU1161
 982:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 3342              		.loc 1 982 19 is_stmt 0 view .LVU1162
 3343 0014 1048     		ldr	r0, .L180
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 101


 3344 0016 114A     		ldr	r2, .L180+4
 3345 0018 0260     		str	r2, [r0]
 983:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3346              		.loc 1 983 3 is_stmt 1 view .LVU1163
 983:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 3347              		.loc 1 983 25 is_stmt 0 view .LVU1164
 3348 001a 4360     		str	r3, [r0, #4]
 984:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3349              		.loc 1 984 3 is_stmt 1 view .LVU1165
 984:Core/Src/main.c ****   htim12.Init.Period = 65535;
 3350              		.loc 1 984 27 is_stmt 0 view .LVU1166
 3351 001c 8360     		str	r3, [r0, #8]
 985:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3352              		.loc 1 985 3 is_stmt 1 view .LVU1167
 985:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3353              		.loc 1 985 22 is_stmt 0 view .LVU1168
 3354 001e 4FF6FF72 		movw	r2, #65535
 3355 0022 C260     		str	r2, [r0, #12]
 986:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3356              		.loc 1 986 3 is_stmt 1 view .LVU1169
 986:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3357              		.loc 1 986 29 is_stmt 0 view .LVU1170
 3358 0024 0361     		str	r3, [r0, #16]
 987:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3359              		.loc 1 987 3 is_stmt 1 view .LVU1171
 987:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 3360              		.loc 1 987 33 is_stmt 0 view .LVU1172
 3361 0026 8361     		str	r3, [r0, #24]
 988:Core/Src/main.c ****   {
 3362              		.loc 1 988 3 is_stmt 1 view .LVU1173
 988:Core/Src/main.c ****   {
 3363              		.loc 1 988 7 is_stmt 0 view .LVU1174
 3364 0028 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3365              	.LVL178:
 988:Core/Src/main.c ****   {
 3366              		.loc 1 988 6 view .LVU1175
 3367 002c 80B9     		cbnz	r0, .L178
 992:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3368              		.loc 1 992 3 is_stmt 1 view .LVU1176
 992:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3369              		.loc 1 992 20 is_stmt 0 view .LVU1177
 3370 002e 6023     		movs	r3, #96
 3371 0030 0193     		str	r3, [sp, #4]
 993:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3372              		.loc 1 993 3 is_stmt 1 view .LVU1178
 993:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3373              		.loc 1 993 19 is_stmt 0 view .LVU1179
 3374 0032 0022     		movs	r2, #0
 3375 0034 0292     		str	r2, [sp, #8]
 994:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3376              		.loc 1 994 3 is_stmt 1 view .LVU1180
 994:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3377              		.loc 1 994 24 is_stmt 0 view .LVU1181
 3378 0036 0392     		str	r2, [sp, #12]
 995:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3379              		.loc 1 995 3 is_stmt 1 view .LVU1182
 995:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 102


 3380              		.loc 1 995 24 is_stmt 0 view .LVU1183
 3381 0038 0592     		str	r2, [sp, #20]
 996:Core/Src/main.c ****   {
 3382              		.loc 1 996 3 is_stmt 1 view .LVU1184
 996:Core/Src/main.c ****   {
 3383              		.loc 1 996 7 is_stmt 0 view .LVU1185
 3384 003a 01A9     		add	r1, sp, #4
 3385 003c 0648     		ldr	r0, .L180
 3386 003e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3387              	.LVL179:
 996:Core/Src/main.c ****   {
 3388              		.loc 1 996 6 view .LVU1186
 3389 0042 38B9     		cbnz	r0, .L179
1003:Core/Src/main.c **** 
 3390              		.loc 1 1003 3 is_stmt 1 view .LVU1187
 3391 0044 0448     		ldr	r0, .L180
 3392 0046 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3393              	.LVL180:
1005:Core/Src/main.c **** 
 3394              		.loc 1 1005 1 is_stmt 0 view .LVU1188
 3395 004a 09B0     		add	sp, sp, #36
 3396              	.LCFI52:
 3397              		.cfi_remember_state
 3398              		.cfi_def_cfa_offset 4
 3399              		@ sp needed
 3400 004c 5DF804FB 		ldr	pc, [sp], #4
 3401              	.L178:
 3402              	.LCFI53:
 3403              		.cfi_restore_state
 990:Core/Src/main.c ****   }
 3404              		.loc 1 990 5 is_stmt 1 view .LVU1189
 3405 0050 FFF7FEFF 		bl	Error_Handler
 3406              	.LVL181:
 3407              	.L179:
 998:Core/Src/main.c ****   }
 3408              		.loc 1 998 5 view .LVU1190
 3409 0054 FFF7FEFF 		bl	Error_Handler
 3410              	.LVL182:
 3411              	.L181:
 3412              		.align	2
 3413              	.L180:
 3414 0058 00000000 		.word	.LANCHOR18
 3415 005c 00180040 		.word	1073747968
 3416              		.cfi_endproc
 3417              	.LFE164:
 3419              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 3420              		.align	1
 3421              		.syntax unified
 3422              		.thumb
 3423              		.thumb_func
 3424              		.fpu fpv5-sp-d16
 3426              	MX_USART1_UART_Init:
 3427              	.LFB165:
1013:Core/Src/main.c **** 
 3428              		.loc 1 1013 1 view -0
 3429              		.cfi_startproc
 3430              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 103


 3431              		@ frame_needed = 0, uses_anonymous_args = 0
 3432 0000 08B5     		push	{r3, lr}
 3433              	.LCFI54:
 3434              		.cfi_def_cfa_offset 8
 3435              		.cfi_offset 3, -8
 3436              		.cfi_offset 14, -4
1022:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3437              		.loc 1 1022 3 view .LVU1192
1022:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 3438              		.loc 1 1022 19 is_stmt 0 view .LVU1193
 3439 0002 0B48     		ldr	r0, .L186
 3440 0004 0B4B     		ldr	r3, .L186+4
 3441 0006 0360     		str	r3, [r0]
1023:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3442              		.loc 1 1023 3 is_stmt 1 view .LVU1194
1023:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 3443              		.loc 1 1023 24 is_stmt 0 view .LVU1195
 3444 0008 4FF4E133 		mov	r3, #115200
 3445 000c 4360     		str	r3, [r0, #4]
1024:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3446              		.loc 1 1024 3 is_stmt 1 view .LVU1196
1024:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 3447              		.loc 1 1024 26 is_stmt 0 view .LVU1197
 3448 000e 0023     		movs	r3, #0
 3449 0010 8360     		str	r3, [r0, #8]
1025:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3450              		.loc 1 1025 3 is_stmt 1 view .LVU1198
1025:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 3451              		.loc 1 1025 24 is_stmt 0 view .LVU1199
 3452 0012 C360     		str	r3, [r0, #12]
1026:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3453              		.loc 1 1026 3 is_stmt 1 view .LVU1200
1026:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 3454              		.loc 1 1026 22 is_stmt 0 view .LVU1201
 3455 0014 0361     		str	r3, [r0, #16]
1027:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3456              		.loc 1 1027 3 is_stmt 1 view .LVU1202
1027:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 3457              		.loc 1 1027 20 is_stmt 0 view .LVU1203
 3458 0016 0C22     		movs	r2, #12
 3459 0018 4261     		str	r2, [r0, #20]
1028:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3460              		.loc 1 1028 3 is_stmt 1 view .LVU1204
1028:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 3461              		.loc 1 1028 25 is_stmt 0 view .LVU1205
 3462 001a 8361     		str	r3, [r0, #24]
1029:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3463              		.loc 1 1029 3 is_stmt 1 view .LVU1206
1029:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 3464              		.loc 1 1029 28 is_stmt 0 view .LVU1207
 3465 001c C361     		str	r3, [r0, #28]
1030:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3466              		.loc 1 1030 3 is_stmt 1 view .LVU1208
1030:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 3467              		.loc 1 1030 30 is_stmt 0 view .LVU1209
 3468 001e 0362     		str	r3, [r0, #32]
1031:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 104


 3469              		.loc 1 1031 3 is_stmt 1 view .LVU1210
1031:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 3470              		.loc 1 1031 38 is_stmt 0 view .LVU1211
 3471 0020 4362     		str	r3, [r0, #36]
1032:Core/Src/main.c ****   {
 3472              		.loc 1 1032 3 is_stmt 1 view .LVU1212
1032:Core/Src/main.c ****   {
 3473              		.loc 1 1032 7 is_stmt 0 view .LVU1213
 3474 0022 FFF7FEFF 		bl	HAL_UART_Init
 3475              	.LVL183:
1032:Core/Src/main.c ****   {
 3476              		.loc 1 1032 6 view .LVU1214
 3477 0026 00B9     		cbnz	r0, .L185
1040:Core/Src/main.c **** 
 3478              		.loc 1 1040 1 view .LVU1215
 3479 0028 08BD     		pop	{r3, pc}
 3480              	.L185:
1034:Core/Src/main.c ****   }
 3481              		.loc 1 1034 5 is_stmt 1 view .LVU1216
 3482 002a FFF7FEFF 		bl	Error_Handler
 3483              	.LVL184:
 3484              	.L187:
 3485 002e 00BF     		.align	2
 3486              	.L186:
 3487 0030 00000000 		.word	.LANCHOR19
 3488 0034 00100140 		.word	1073811456
 3489              		.cfi_endproc
 3490              	.LFE165:
 3492              		.section	.text.SystemClock_Config,"ax",%progbits
 3493              		.align	1
 3494              		.global	SystemClock_Config
 3495              		.syntax unified
 3496              		.thumb
 3497              		.thumb_func
 3498              		.fpu fpv5-sp-d16
 3500              	SystemClock_Config:
 3501              	.LFB150:
 213:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 3502              		.loc 1 213 1 view -0
 3503              		.cfi_startproc
 3504              		@ args = 0, pretend = 0, frame = 208
 3505              		@ frame_needed = 0, uses_anonymous_args = 0
 3506 0000 00B5     		push	{lr}
 3507              	.LCFI55:
 3508              		.cfi_def_cfa_offset 4
 3509              		.cfi_offset 14, -4
 3510 0002 B5B0     		sub	sp, sp, #212
 3511              	.LCFI56:
 3512              		.cfi_def_cfa_offset 216
 214:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3513              		.loc 1 214 3 view .LVU1218
 214:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 3514              		.loc 1 214 22 is_stmt 0 view .LVU1219
 3515 0004 3022     		movs	r2, #48
 3516 0006 0021     		movs	r1, #0
 3517 0008 28A8     		add	r0, sp, #160
 3518 000a FFF7FEFF 		bl	memset
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 105


 3519              	.LVL185:
 215:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3520              		.loc 1 215 3 is_stmt 1 view .LVU1220
 215:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3521              		.loc 1 215 22 is_stmt 0 view .LVU1221
 3522 000e 0021     		movs	r1, #0
 3523 0010 2391     		str	r1, [sp, #140]
 3524 0012 2491     		str	r1, [sp, #144]
 3525 0014 2591     		str	r1, [sp, #148]
 3526 0016 2691     		str	r1, [sp, #152]
 3527 0018 2791     		str	r1, [sp, #156]
 216:Core/Src/main.c **** 
 3528              		.loc 1 216 3 is_stmt 1 view .LVU1222
 216:Core/Src/main.c **** 
 3529              		.loc 1 216 28 is_stmt 0 view .LVU1223
 3530 001a 8422     		movs	r2, #132
 3531 001c 02A8     		add	r0, sp, #8
 3532 001e FFF7FEFF 		bl	memset
 3533              	.LVL186:
 220:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 3534              		.loc 1 220 3 is_stmt 1 view .LVU1224
 3535 0022 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 3536              	.LVL187:
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3537              		.loc 1 223 3 view .LVU1225
 3538              	.LBB18:
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3539              		.loc 1 223 3 view .LVU1226
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3540              		.loc 1 223 3 view .LVU1227
 3541 0026 354B     		ldr	r3, .L198
 3542 0028 1A6C     		ldr	r2, [r3, #64]
 3543 002a 42F08052 		orr	r2, r2, #268435456
 3544 002e 1A64     		str	r2, [r3, #64]
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3545              		.loc 1 223 3 view .LVU1228
 3546 0030 1B6C     		ldr	r3, [r3, #64]
 3547 0032 03F08053 		and	r3, r3, #268435456
 3548 0036 0093     		str	r3, [sp]
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3549              		.loc 1 223 3 view .LVU1229
 3550 0038 009B     		ldr	r3, [sp]
 3551              	.LBE18:
 223:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 3552              		.loc 1 223 3 view .LVU1230
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3553              		.loc 1 224 3 view .LVU1231
 3554              	.LBB19:
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3555              		.loc 1 224 3 view .LVU1232
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3556              		.loc 1 224 3 view .LVU1233
 3557 003a 314B     		ldr	r3, .L198+4
 3558 003c 1A68     		ldr	r2, [r3]
 3559 003e 42F44042 		orr	r2, r2, #49152
 3560 0042 1A60     		str	r2, [r3]
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 106


 3561              		.loc 1 224 3 view .LVU1234
 3562 0044 1B68     		ldr	r3, [r3]
 3563 0046 03F44043 		and	r3, r3, #49152
 3564 004a 0193     		str	r3, [sp, #4]
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3565              		.loc 1 224 3 view .LVU1235
 3566 004c 019B     		ldr	r3, [sp, #4]
 3567              	.LBE19:
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 3568              		.loc 1 224 3 view .LVU1236
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 3569              		.loc 1 228 3 view .LVU1237
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 3570              		.loc 1 228 36 is_stmt 0 view .LVU1238
 3571 004e 0923     		movs	r3, #9
 3572 0050 2893     		str	r3, [sp, #160]
 229:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 3573              		.loc 1 229 3 is_stmt 1 view .LVU1239
 229:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 3574              		.loc 1 229 30 is_stmt 0 view .LVU1240
 3575 0052 4FF48032 		mov	r2, #65536
 3576 0056 2992     		str	r2, [sp, #164]
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 3577              		.loc 1 230 3 is_stmt 1 view .LVU1241
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 3578              		.loc 1 230 30 is_stmt 0 view .LVU1242
 3579 0058 0122     		movs	r2, #1
 3580 005a 2D92     		str	r2, [sp, #180]
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 3581              		.loc 1 231 3 is_stmt 1 view .LVU1243
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 3582              		.loc 1 231 34 is_stmt 0 view .LVU1244
 3583 005c 0222     		movs	r2, #2
 3584 005e 2E92     		str	r2, [sp, #184]
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 3585              		.loc 1 232 3 is_stmt 1 view .LVU1245
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 3586              		.loc 1 232 35 is_stmt 0 view .LVU1246
 3587 0060 4FF48001 		mov	r1, #4194304
 3588 0064 2F91     		str	r1, [sp, #188]
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 3589              		.loc 1 233 3 is_stmt 1 view .LVU1247
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 400;
 3590              		.loc 1 233 30 is_stmt 0 view .LVU1248
 3591 0066 1921     		movs	r1, #25
 3592 0068 3091     		str	r1, [sp, #192]
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 3593              		.loc 1 234 3 is_stmt 1 view .LVU1249
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 3594              		.loc 1 234 30 is_stmt 0 view .LVU1250
 3595 006a 4FF4C871 		mov	r1, #400
 3596 006e 3191     		str	r1, [sp, #196]
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 3597              		.loc 1 235 3 is_stmt 1 view .LVU1251
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 3598              		.loc 1 235 30 is_stmt 0 view .LVU1252
 3599 0070 3292     		str	r2, [sp, #200]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 107


 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 3600              		.loc 1 236 3 is_stmt 1 view .LVU1253
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 3601              		.loc 1 236 30 is_stmt 0 view .LVU1254
 3602 0072 3393     		str	r3, [sp, #204]
 237:Core/Src/main.c ****   {
 3603              		.loc 1 237 3 is_stmt 1 view .LVU1255
 237:Core/Src/main.c ****   {
 3604              		.loc 1 237 7 is_stmt 0 view .LVU1256
 3605 0074 28A8     		add	r0, sp, #160
 3606 0076 FFF7FEFF 		bl	HAL_RCC_OscConfig
 3607              	.LVL188:
 237:Core/Src/main.c ****   {
 3608              		.loc 1 237 6 view .LVU1257
 3609 007a 0028     		cmp	r0, #0
 3610 007c 35D1     		bne	.L194
 243:Core/Src/main.c ****   {
 3611              		.loc 1 243 3 is_stmt 1 view .LVU1258
 243:Core/Src/main.c ****   {
 3612              		.loc 1 243 7 is_stmt 0 view .LVU1259
 3613 007e FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 3614              	.LVL189:
 243:Core/Src/main.c ****   {
 3615              		.loc 1 243 6 view .LVU1260
 3616 0082 0028     		cmp	r0, #0
 3617 0084 33D1     		bne	.L195
 249:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 3618              		.loc 1 249 3 is_stmt 1 view .LVU1261
 249:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 3619              		.loc 1 249 31 is_stmt 0 view .LVU1262
 3620 0086 0F23     		movs	r3, #15
 3621 0088 2393     		str	r3, [sp, #140]
 251:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 3622              		.loc 1 251 3 is_stmt 1 view .LVU1263
 251:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 3623              		.loc 1 251 34 is_stmt 0 view .LVU1264
 3624 008a 0223     		movs	r3, #2
 3625 008c 2493     		str	r3, [sp, #144]
 252:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 3626              		.loc 1 252 3 is_stmt 1 view .LVU1265
 252:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 3627              		.loc 1 252 35 is_stmt 0 view .LVU1266
 3628 008e 0023     		movs	r3, #0
 3629 0090 2593     		str	r3, [sp, #148]
 253:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 3630              		.loc 1 253 3 is_stmt 1 view .LVU1267
 253:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 3631              		.loc 1 253 36 is_stmt 0 view .LVU1268
 3632 0092 4FF4A053 		mov	r3, #5120
 3633 0096 2693     		str	r3, [sp, #152]
 254:Core/Src/main.c **** 
 3634              		.loc 1 254 3 is_stmt 1 view .LVU1269
 254:Core/Src/main.c **** 
 3635              		.loc 1 254 36 is_stmt 0 view .LVU1270
 3636 0098 4FF48053 		mov	r3, #4096
 3637 009c 2793     		str	r3, [sp, #156]
 256:Core/Src/main.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 108


 3638              		.loc 1 256 3 is_stmt 1 view .LVU1271
 256:Core/Src/main.c ****   {
 3639              		.loc 1 256 7 is_stmt 0 view .LVU1272
 3640 009e 0621     		movs	r1, #6
 3641 00a0 23A8     		add	r0, sp, #140
 3642 00a2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 3643              	.LVL190:
 256:Core/Src/main.c ****   {
 3644              		.loc 1 256 6 view .LVU1273
 3645 00a6 20BB     		cbnz	r0, .L196
 260:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 3646              		.loc 1 260 3 is_stmt 1 view .LVU1274
 260:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 3647              		.loc 1 260 44 is_stmt 0 view .LVU1275
 3648 00a8 164B     		ldr	r3, .L198+8
 3649 00aa 0293     		str	r3, [sp, #8]
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 3650              		.loc 1 263 3 is_stmt 1 view .LVU1276
 263:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 3651              		.loc 1 263 38 is_stmt 0 view .LVU1277
 3652 00ac 4FF4C073 		mov	r3, #384
 3653 00b0 0793     		str	r3, [sp, #28]
 264:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 3654              		.loc 1 264 3 is_stmt 1 view .LVU1278
 264:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 3655              		.loc 1 264 38 is_stmt 0 view .LVU1279
 3656 00b2 0523     		movs	r3, #5
 3657 00b4 0993     		str	r3, [sp, #36]
 265:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 3658              		.loc 1 265 3 is_stmt 1 view .LVU1280
 265:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 3659              		.loc 1 265 38 is_stmt 0 view .LVU1281
 3660 00b6 0223     		movs	r3, #2
 3661 00b8 0893     		str	r3, [sp, #32]
 266:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 3662              		.loc 1 266 3 is_stmt 1 view .LVU1282
 266:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivQ = 1;
 3663              		.loc 1 266 38 is_stmt 0 view .LVU1283
 3664 00ba 0323     		movs	r3, #3
 3665 00bc 0A93     		str	r3, [sp, #40]
 267:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 3666              		.loc 1 267 3 is_stmt 1 view .LVU1284
 267:Core/Src/main.c ****   PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 3667              		.loc 1 267 34 is_stmt 0 view .LVU1285
 3668 00be 0123     		movs	r3, #1
 3669 00c0 0C93     		str	r3, [sp, #48]
 268:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 3670              		.loc 1 268 3 is_stmt 1 view .LVU1286
 268:Core/Src/main.c ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 3671              		.loc 1 268 34 is_stmt 0 view .LVU1287
 3672 00c2 4FF40033 		mov	r3, #131072
 3673 00c6 0D93     		str	r3, [sp, #52]
 269:Core/Src/main.c ****   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 3674              		.loc 1 269 3 is_stmt 1 view .LVU1288
 269:Core/Src/main.c ****   PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 3675              		.loc 1 269 41 is_stmt 0 view .LVU1289
 3676 00c8 4FF40073 		mov	r3, #512
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 109


 3677 00cc 0E93     		str	r3, [sp, #56]
 270:Core/Src/main.c ****   PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 3678              		.loc 1 270 3 is_stmt 1 view .LVU1290
 270:Core/Src/main.c ****   PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 3679              		.loc 1 270 44 is_stmt 0 view .LVU1291
 3680 00ce 0023     		movs	r3, #0
 3681 00d0 1393     		str	r3, [sp, #76]
 271:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 3682              		.loc 1 271 3 is_stmt 1 view .LVU1292
 271:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 3683              		.loc 1 271 42 is_stmt 0 view .LVU1293
 3684 00d2 1D93     		str	r3, [sp, #116]
 272:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 3685              		.loc 1 272 3 is_stmt 1 view .LVU1294
 272:Core/Src/main.c ****   PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 3686              		.loc 1 272 43 is_stmt 0 view .LVU1295
 3687 00d4 4FF00062 		mov	r2, #134217728
 3688 00d8 2192     		str	r2, [sp, #132]
 273:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3689              		.loc 1 273 3 is_stmt 1 view .LVU1296
 273:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3690              		.loc 1 273 44 is_stmt 0 view .LVU1297
 3691 00da 2293     		str	r3, [sp, #136]
 274:Core/Src/main.c ****   {
 3692              		.loc 1 274 3 is_stmt 1 view .LVU1298
 274:Core/Src/main.c ****   {
 3693              		.loc 1 274 7 is_stmt 0 view .LVU1299
 3694 00dc 02A8     		add	r0, sp, #8
 3695 00de FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3696              	.LVL191:
 274:Core/Src/main.c ****   {
 3697              		.loc 1 274 6 view .LVU1300
 3698 00e2 40B9     		cbnz	r0, .L197
 278:Core/Src/main.c **** 
 3699              		.loc 1 278 1 view .LVU1301
 3700 00e4 35B0     		add	sp, sp, #212
 3701              	.LCFI57:
 3702              		.cfi_remember_state
 3703              		.cfi_def_cfa_offset 4
 3704              		@ sp needed
 3705 00e6 5DF804FB 		ldr	pc, [sp], #4
 3706              	.L194:
 3707              	.LCFI58:
 3708              		.cfi_restore_state
 239:Core/Src/main.c ****   }
 3709              		.loc 1 239 5 is_stmt 1 view .LVU1302
 3710 00ea FFF7FEFF 		bl	Error_Handler
 3711              	.LVL192:
 3712              	.L195:
 245:Core/Src/main.c ****   }
 3713              		.loc 1 245 5 view .LVU1303
 3714 00ee FFF7FEFF 		bl	Error_Handler
 3715              	.LVL193:
 3716              	.L196:
 258:Core/Src/main.c ****   }
 3717              		.loc 1 258 5 view .LVU1304
 3718 00f2 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 110


 3719              	.LVL194:
 3720              	.L197:
 276:Core/Src/main.c ****   }
 3721              		.loc 1 276 5 view .LVU1305
 3722 00f6 FFF7FEFF 		bl	Error_Handler
 3723              	.LVL195:
 3724              	.L199:
 3725 00fa 00BF     		.align	2
 3726              	.L198:
 3727 00fc 00380240 		.word	1073887232
 3728 0100 00700040 		.word	1073770496
 3729 0104 6800A100 		.word	10551400
 3730              		.cfi_endproc
 3731              	.LFE150:
 3733              		.section	.text.main,"ax",%progbits
 3734              		.align	1
 3735              		.global	main
 3736              		.syntax unified
 3737              		.thumb
 3738              		.thumb_func
 3739              		.fpu fpv5-sp-d16
 3741              	main:
 3742              	.LFB149:
 118:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 3743              		.loc 1 118 1 view -0
 3744              		.cfi_startproc
 3745              		@ Volatile: function does not return.
 3746              		@ args = 0, pretend = 0, frame = 48
 3747              		@ frame_needed = 0, uses_anonymous_args = 0
 3748 0000 00B5     		push	{lr}
 3749              	.LCFI59:
 3750              		.cfi_def_cfa_offset 4
 3751              		.cfi_offset 14, -4
 3752 0002 8DB0     		sub	sp, sp, #52
 3753              	.LCFI60:
 3754              		.cfi_def_cfa_offset 56
 126:Core/Src/main.c **** 
 3755              		.loc 1 126 3 view .LVU1307
 3756 0004 FFF7FEFF 		bl	HAL_Init
 3757              	.LVL196:
 133:Core/Src/main.c **** 
 3758              		.loc 1 133 3 view .LVU1308
 3759 0008 FFF7FEFF 		bl	SystemClock_Config
 3760              	.LVL197:
 140:Core/Src/main.c ****   MX_DMA_Init();
 3761              		.loc 1 140 3 view .LVU1309
 3762 000c FFF7FEFF 		bl	MX_GPIO_Init
 3763              	.LVL198:
 141:Core/Src/main.c ****   MX_ADC3_Init();
 3764              		.loc 1 141 3 view .LVU1310
 3765 0010 FFF7FEFF 		bl	MX_DMA_Init
 3766              	.LVL199:
 142:Core/Src/main.c ****   MX_CRC_Init();
 3767              		.loc 1 142 3 view .LVU1311
 3768 0014 FFF7FEFF 		bl	MX_ADC3_Init
 3769              	.LVL200:
 143:Core/Src/main.c ****   MX_DMA2D_Init();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 111


 3770              		.loc 1 143 3 view .LVU1312
 3771 0018 FFF7FEFF 		bl	MX_CRC_Init
 3772              	.LVL201:
 144:Core/Src/main.c ****   MX_FMC_Init();
 3773              		.loc 1 144 3 view .LVU1313
 3774 001c FFF7FEFF 		bl	MX_DMA2D_Init
 3775              	.LVL202:
 145:Core/Src/main.c ****   MX_I2C3_Init();
 3776              		.loc 1 145 3 view .LVU1314
 3777 0020 FFF7FEFF 		bl	MX_FMC_Init
 3778              	.LVL203:
 146:Core/Src/main.c ****   MX_LTDC_Init();
 3779              		.loc 1 146 3 view .LVU1315
 3780 0024 FFF7FEFF 		bl	MX_I2C3_Init
 3781              	.LVL204:
 147:Core/Src/main.c ****   MX_QUADSPI_Init();
 3782              		.loc 1 147 3 view .LVU1316
 3783 0028 FFF7FEFF 		bl	MX_LTDC_Init
 3784              	.LVL205:
 148:Core/Src/main.c ****   MX_RTC_Init();
 3785              		.loc 1 148 3 view .LVU1317
 3786 002c FFF7FEFF 		bl	MX_QUADSPI_Init
 3787              	.LVL206:
 149:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 3788              		.loc 1 149 3 view .LVU1318
 3789 0030 FFF7FEFF 		bl	MX_RTC_Init
 3790              	.LVL207:
 150:Core/Src/main.c ****   MX_TIM1_Init();
 3791              		.loc 1 150 3 view .LVU1319
 3792 0034 FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 3793              	.LVL208:
 151:Core/Src/main.c ****   MX_TIM2_Init();
 3794              		.loc 1 151 3 view .LVU1320
 3795 0038 FFF7FEFF 		bl	MX_TIM1_Init
 3796              	.LVL209:
 152:Core/Src/main.c ****   MX_TIM3_Init();
 3797              		.loc 1 152 3 view .LVU1321
 3798 003c FFF7FEFF 		bl	MX_TIM2_Init
 3799              	.LVL210:
 153:Core/Src/main.c ****   MX_TIM5_Init();
 3800              		.loc 1 153 3 view .LVU1322
 3801 0040 FFF7FEFF 		bl	MX_TIM3_Init
 3802              	.LVL211:
 154:Core/Src/main.c ****   MX_TIM8_Init();
 3803              		.loc 1 154 3 view .LVU1323
 3804 0044 FFF7FEFF 		bl	MX_TIM5_Init
 3805              	.LVL212:
 155:Core/Src/main.c ****   MX_TIM12_Init();
 3806              		.loc 1 155 3 view .LVU1324
 3807 0048 FFF7FEFF 		bl	MX_TIM8_Init
 3808              	.LVL213:
 156:Core/Src/main.c ****   MX_USART1_UART_Init();
 3809              		.loc 1 156 3 view .LVU1325
 3810 004c FFF7FEFF 		bl	MX_TIM12_Init
 3811              	.LVL214:
 157:Core/Src/main.c ****   MX_FATFS_Init();
 3812              		.loc 1 157 3 view .LVU1326
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 112


 3813 0050 FFF7FEFF 		bl	MX_USART1_UART_Init
 3814              	.LVL215:
 158:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 3815              		.loc 1 158 3 view .LVU1327
 3816 0054 FFF7FEFF 		bl	MX_FATFS_Init
 3817              	.LVL216:
 178:Core/Src/main.c ****   ADCQueueID = osMessageCreate (osMessageQ(ADC_Queue), NULL);
 3818              		.loc 1 178 3 view .LVU1328
 3819 0058 114C     		ldr	r4, .L203
 3820 005a 0DF1200C 		add	ip, sp, #32
 3821 005e 04F12003 		add	r3, r4, #32
 3822 0062 0FCB     		ldm	r3, {r0, r1, r2, r3}
 3823 0064 8CE80F00 		stm	ip, {r0, r1, r2, r3}
 179:Core/Src/main.c **** 
 3824              		.loc 1 179 3 view .LVU1329
 179:Core/Src/main.c **** 
 3825              		.loc 1 179 16 is_stmt 0 view .LVU1330
 3826 0068 0021     		movs	r1, #0
 3827 006a 6046     		mov	r0, ip
 3828 006c FFF7FEFF 		bl	osMessageCreate
 3829              	.LVL217:
 179:Core/Src/main.c **** 
 3830              		.loc 1 179 14 view .LVU1331
 3831 0070 0C4B     		ldr	r3, .L203+4
 3832 0072 1860     		str	r0, [r3]
 186:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 3833              		.loc 1 186 3 is_stmt 1 view .LVU1332
 3834 0074 0DF1040E 		add	lr, sp, #4
 3835 0078 04F1300C 		add	ip, r4, #48
 3836 007c BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 3837 0080 AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 3838 0084 9CE80700 		ldm	ip, {r0, r1, r2}
 3839 0088 8EE80700 		stm	lr, {r0, r1, r2}
 187:Core/Src/main.c **** 
 3840              		.loc 1 187 3 view .LVU1333
 187:Core/Src/main.c **** 
 3841              		.loc 1 187 23 is_stmt 0 view .LVU1334
 3842 008c 0021     		movs	r1, #0
 3843 008e 01A8     		add	r0, sp, #4
 3844 0090 FFF7FEFF 		bl	osThreadCreate
 3845              	.LVL218:
 187:Core/Src/main.c **** 
 3846              		.loc 1 187 21 view .LVU1335
 3847 0094 044B     		ldr	r3, .L203+8
 3848 0096 1860     		str	r0, [r3]
 194:Core/Src/main.c **** 
 3849              		.loc 1 194 3 is_stmt 1 view .LVU1336
 3850 0098 FFF7FEFF 		bl	osKernelStart
 3851              	.LVL219:
 3852              	.L201:
 199:Core/Src/main.c ****   {
 3853              		.loc 1 199 3 discriminator 1 view .LVU1337
 204:Core/Src/main.c ****   /* USER CODE END 3 */
 3854              		.loc 1 204 3 discriminator 1 view .LVU1338
 199:Core/Src/main.c ****   {
 3855              		.loc 1 199 9 discriminator 1 view .LVU1339
 3856 009c FEE7     		b	.L201
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 113


 3857              	.L204:
 3858 009e 00BF     		.align	2
 3859              	.L203:
 3860 00a0 00000000 		.word	.LANCHOR1
 3861 00a4 00000000 		.word	.LANCHOR5
 3862 00a8 00000000 		.word	.LANCHOR20
 3863              		.cfi_endproc
 3864              	.LFE149:
 3866              		.global	adcdata
 3867              		.global	mynewdiskPath
 3868              		.global	MyFile
 3869              		.global	mynewdiskFatFs
 3870              		.global	defaultTaskHandle
 3871              		.global	hsdram1
 3872              		.global	huart1
 3873              		.global	htim12
 3874              		.global	htim8
 3875              		.global	htim5
 3876              		.global	htim3
 3877              		.global	htim2
 3878              		.global	htim1
 3879              		.global	hdma_sdmmc1_tx
 3880              		.global	hdma_sdmmc1_rx
 3881              		.global	hsd1
 3882              		.global	hrtc
 3883              		.global	hqspi
 3884              		.global	hltdc
 3885              		.global	hi2c3
 3886              		.global	hdma2d
 3887              		.global	hcrc
 3888              		.global	hdma_adc3
 3889              		.global	hadc3
 3890              		.section	.rodata
 3891              		.align	2
 3892              		.set	.LANCHOR1,. + 0
 3893              	.LC5:
 3894 0000 73616D70 		.ascii	"sample,value\015\012\000"
 3894      6C652C76 
 3894      616C7565 
 3894      0D0A00
 3895 000f 00000000 		.space	17
 3895      00000000 
 3895      00000000 
 3895      00000000 
 3895      00
 3896              	.LC0:
 3897 0020 0A000000 		.word	10
 3898 0024 02000000 		.word	2
 3899 0028 00000000 		.word	0
 3900 002c 00000000 		.word	0
 3901              	.LC14:
 3902 0030 00000000 		.word	.LC1
 3903 0034 00000000 		.word	StartDefaultTask
 3904 0038 0000     		.short	0
 3905 003a 0000     		.space	2
 3906 003c 00000000 		.word	0
 3907 0040 00100000 		.word	4096
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 114


 3908 0044 00000000 		.word	0
 3909 0048 00000000 		.word	0
 3910              		.section	.bss.ADCQueueID,"aw",%nobits
 3911              		.align	2
 3912              		.set	.LANCHOR5,. + 0
 3915              	ADCQueueID:
 3916 0000 00000000 		.space	4
 3917              		.section	.bss.MyFile,"aw",%nobits
 3918              		.align	2
 3919              		.set	.LANCHOR3,. + 0
 3922              	MyFile:
 3923 0000 00000000 		.space	560
 3923      00000000 
 3923      00000000 
 3923      00000000 
 3923      00000000 
 3924              		.section	.bss.adcdata,"aw",%nobits
 3925              		.align	2
 3928              	adcdata:
 3929 0000 00000000 		.space	16384
 3929      00000000 
 3929      00000000 
 3929      00000000 
 3929      00000000 
 3930              		.section	.bss.defaultTaskHandle,"aw",%nobits
 3931              		.align	2
 3932              		.set	.LANCHOR20,. + 0
 3935              	defaultTaskHandle:
 3936 0000 00000000 		.space	4
 3937              		.section	.bss.hadc3,"aw",%nobits
 3938              		.align	2
 3939              		.set	.LANCHOR4,. + 0
 3942              	hadc3:
 3943 0000 00000000 		.space	72
 3943      00000000 
 3943      00000000 
 3943      00000000 
 3943      00000000 
 3944              		.section	.bss.hcrc,"aw",%nobits
 3945              		.align	2
 3946              		.set	.LANCHOR6,. + 0
 3949              	hcrc:
 3950 0000 00000000 		.space	36
 3950      00000000 
 3950      00000000 
 3950      00000000 
 3950      00000000 
 3951              		.section	.bss.hdma2d,"aw",%nobits
 3952              		.align	2
 3953              		.set	.LANCHOR7,. + 0
 3956              	hdma2d:
 3957 0000 00000000 		.space	64
 3957      00000000 
 3957      00000000 
 3957      00000000 
 3957      00000000 
 3958              		.section	.bss.hdma_adc3,"aw",%nobits
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 115


 3959              		.align	2
 3962              	hdma_adc3:
 3963 0000 00000000 		.space	96
 3963      00000000 
 3963      00000000 
 3963      00000000 
 3963      00000000 
 3964              		.section	.bss.hdma_sdmmc1_rx,"aw",%nobits
 3965              		.align	2
 3968              	hdma_sdmmc1_rx:
 3969 0000 00000000 		.space	96
 3969      00000000 
 3969      00000000 
 3969      00000000 
 3969      00000000 
 3970              		.section	.bss.hdma_sdmmc1_tx,"aw",%nobits
 3971              		.align	2
 3974              	hdma_sdmmc1_tx:
 3975 0000 00000000 		.space	96
 3975      00000000 
 3975      00000000 
 3975      00000000 
 3975      00000000 
 3976              		.section	.bss.hi2c3,"aw",%nobits
 3977              		.align	2
 3978              		.set	.LANCHOR9,. + 0
 3981              	hi2c3:
 3982 0000 00000000 		.space	76
 3982      00000000 
 3982      00000000 
 3982      00000000 
 3982      00000000 
 3983              		.section	.bss.hltdc,"aw",%nobits
 3984              		.align	2
 3985              		.set	.LANCHOR10,. + 0
 3988              	hltdc:
 3989 0000 00000000 		.space	168
 3989      00000000 
 3989      00000000 
 3989      00000000 
 3989      00000000 
 3990              		.section	.bss.hqspi,"aw",%nobits
 3991              		.align	2
 3992              		.set	.LANCHOR11,. + 0
 3995              	hqspi:
 3996 0000 00000000 		.space	76
 3996      00000000 
 3996      00000000 
 3996      00000000 
 3996      00000000 
 3997              		.section	.bss.hrtc,"aw",%nobits
 3998              		.align	2
 3999              		.set	.LANCHOR12,. + 0
 4002              	hrtc:
 4003 0000 00000000 		.space	32
 4003      00000000 
 4003      00000000 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 116


 4003      00000000 
 4003      00000000 
 4004              		.section	.bss.hsd1,"aw",%nobits
 4005              		.align	2
 4006              		.set	.LANCHOR0,. + 0
 4009              	hsd1:
 4010 0000 00000000 		.space	132
 4010      00000000 
 4010      00000000 
 4010      00000000 
 4010      00000000 
 4011              		.section	.bss.hsdram1,"aw",%nobits
 4012              		.align	2
 4013              		.set	.LANCHOR8,. + 0
 4016              	hsdram1:
 4017 0000 00000000 		.space	52
 4017      00000000 
 4017      00000000 
 4017      00000000 
 4017      00000000 
 4018              		.section	.bss.htim1,"aw",%nobits
 4019              		.align	2
 4020              		.set	.LANCHOR13,. + 0
 4023              	htim1:
 4024 0000 00000000 		.space	64
 4024      00000000 
 4024      00000000 
 4024      00000000 
 4024      00000000 
 4025              		.section	.bss.htim12,"aw",%nobits
 4026              		.align	2
 4027              		.set	.LANCHOR18,. + 0
 4030              	htim12:
 4031 0000 00000000 		.space	64
 4031      00000000 
 4031      00000000 
 4031      00000000 
 4031      00000000 
 4032              		.section	.bss.htim2,"aw",%nobits
 4033              		.align	2
 4034              		.set	.LANCHOR14,. + 0
 4037              	htim2:
 4038 0000 00000000 		.space	64
 4038      00000000 
 4038      00000000 
 4038      00000000 
 4038      00000000 
 4039              		.section	.bss.htim3,"aw",%nobits
 4040              		.align	2
 4041              		.set	.LANCHOR15,. + 0
 4044              	htim3:
 4045 0000 00000000 		.space	64
 4045      00000000 
 4045      00000000 
 4045      00000000 
 4045      00000000 
 4046              		.section	.bss.htim5,"aw",%nobits
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 117


 4047              		.align	2
 4048              		.set	.LANCHOR16,. + 0
 4051              	htim5:
 4052 0000 00000000 		.space	64
 4052      00000000 
 4052      00000000 
 4052      00000000 
 4052      00000000 
 4053              		.section	.bss.htim8,"aw",%nobits
 4054              		.align	2
 4055              		.set	.LANCHOR17,. + 0
 4058              	htim8:
 4059 0000 00000000 		.space	64
 4059      00000000 
 4059      00000000 
 4059      00000000 
 4059      00000000 
 4060              		.section	.bss.huart1,"aw",%nobits
 4061              		.align	2
 4062              		.set	.LANCHOR19,. + 0
 4065              	huart1:
 4066 0000 00000000 		.space	128
 4066      00000000 
 4066      00000000 
 4066      00000000 
 4066      00000000 
 4067              		.section	.bss.mynewdiskFatFs,"aw",%nobits
 4068              		.align	2
 4069              		.set	.LANCHOR2,. + 0
 4072              	mynewdiskFatFs:
 4073 0000 00000000 		.space	564
 4073      00000000 
 4073      00000000 
 4073      00000000 
 4073      00000000 
 4074              		.section	.bss.mynewdiskPath,"aw",%nobits
 4075              		.align	2
 4078              	mynewdiskPath:
 4079 0000 00000000 		.space	4
 4080              		.text
 4081              	.Letext0:
 4082              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 4083              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 4084              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 4085              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 4086              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 4087              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 4088              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 4089              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 4090              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 4091              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 4092              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 4093              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 4094              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 4095              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 4096              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 4097              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 118


 4098              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 4099              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 4100              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 4101              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 4102              		.file 23 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 4103              		.file 24 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 4104              		.file 25 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h"
 4105              		.file 26 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 4106              		.file 27 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 4107              		.file 28 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 4108              		.file 29 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 4109              		.file 30 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 4110              		.file 31 "Middlewares/Third_Party/FatFs/src/integer.h"
 4111              		.file 32 "Middlewares/Third_Party/FatFs/src/ff.h"
 4112              		.file 33 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 4113              		.file 34 "Drivers/RTT/SEGGER_RTT.h"
 4114              		.file 35 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\in
 4115              		.file 36 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\in
 4116              		.file 37 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 4117              		.file 38 "Core/Inc/main.h"
 4118              		.file 39 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 4119              		.file 40 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc_ex.h"
 4120              		.file 41 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 4121              		.file 42 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 4122              		.file 43 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 4123              		.file 44 "FATFS/App/fatfs.h"
 4124              		.file 45 "<built-in>"
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 119


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:15     .rodata.str1.4:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:22     .text.MX_SDMMC1_SD_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:29     .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:66     .text.MX_SDMMC1_SD_Init:00000018 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:72     .text.MX_GPIO_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:78     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:686    .text.MX_GPIO_Init:000002c4 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:698    .text.MX_GPIO_Init:000002f0 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1009   .text.MX_GPIO_Init:0000043c $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1018   .text.MX_DMA_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1024   .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1092   .text.MX_DMA_Init:00000050 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1097   .rodata.StartDefaultTask.str1.4:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1128   .text.StartDefaultTask:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1135   .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1359   .text.StartDefaultTask:00000128 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3928   .bss.adcdata:00000000 adcdata
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1379   .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1386   .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1413   .text.HAL_ADC_ConvCpltCallback:00000010 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1418   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1425   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1459   .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1464   .text.Error_Handler:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1471   .text.Error_Handler:00000000 Error_Handler
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1503   .text.MX_ADC3_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1509   .text.MX_ADC3_Init:00000000 MX_ADC3_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1616   .text.MX_ADC3_Init:00000060 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1623   .text.MX_CRC_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1629   .text.MX_CRC_Init:00000000 MX_CRC_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1677   .text.MX_CRC_Init:00000024 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1683   .text.MX_DMA2D_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1689   .text.MX_DMA2D_Init:00000000 MX_DMA2D_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1754   .text.MX_DMA2D_Init:00000034 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1760   .text.MX_FMC_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1766   .text.MX_FMC_Init:00000000 MX_FMC_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1877   .text.MX_FMC_Init:00000068 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1883   .text.MX_I2C3_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1889   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1971   .text.MX_I2C3_Init:00000048 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1978   .text.MX_LTDC_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:1984   .text.MX_LTDC_Init:00000000 MX_LTDC_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2150   .text.MX_LTDC_Init:000000ac $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2156   .text.MX_QUADSPI_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2162   .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2223   .text.MX_QUADSPI_Init:00000034 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2229   .text.MX_RTC_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2235   .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2450   .text.MX_RTC_Init:000000e4 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2456   .text.MX_TIM1_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2462   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2690   .text.MX_TIM1_Init:000000e4 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2696   .text.MX_TIM2_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2702   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2855   .text.MX_TIM2_Init:0000009c $d
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 120


C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2860   .text.MX_TIM3_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:2866   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3019   .text.MX_TIM3_Init:0000009c $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3025   .text.MX_TIM5_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3031   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3185   .text.MX_TIM5_Init:0000009c $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3191   .text.MX_TIM8_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3197   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3306   .text.MX_TIM8_Init:00000064 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3312   .text.MX_TIM12_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3318   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3414   .text.MX_TIM12_Init:00000058 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3420   .text.MX_USART1_UART_Init:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3426   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3487   .text.MX_USART1_UART_Init:00000030 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3493   .text.SystemClock_Config:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3500   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3727   .text.SystemClock_Config:000000fc $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3734   .text.main:00000000 $t
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3741   .text.main:00000000 main
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3860   .text.main:000000a0 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4078   .bss.mynewdiskPath:00000000 mynewdiskPath
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3922   .bss.MyFile:00000000 MyFile
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4072   .bss.mynewdiskFatFs:00000000 mynewdiskFatFs
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3935   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4016   .bss.hsdram1:00000000 hsdram1
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4065   .bss.huart1:00000000 huart1
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4030   .bss.htim12:00000000 htim12
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4058   .bss.htim8:00000000 htim8
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4051   .bss.htim5:00000000 htim5
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4044   .bss.htim3:00000000 htim3
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4037   .bss.htim2:00000000 htim2
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4023   .bss.htim1:00000000 htim1
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3974   .bss.hdma_sdmmc1_tx:00000000 hdma_sdmmc1_tx
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3968   .bss.hdma_sdmmc1_rx:00000000 hdma_sdmmc1_rx
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4009   .bss.hsd1:00000000 hsd1
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4002   .bss.hrtc:00000000 hrtc
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3995   .bss.hqspi:00000000 hqspi
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3988   .bss.hltdc:00000000 hltdc
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3981   .bss.hi2c3:00000000 hi2c3
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3956   .bss.hdma2d:00000000 hdma2d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3949   .bss.hcrc:00000000 hcrc
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3962   .bss.hdma_adc3:00000000 hdma_adc3
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3942   .bss.hadc3:00000000 hadc3
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3891   .rodata:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3911   .bss.ADCQueueID:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3915   .bss.ADCQueueID:00000000 ADCQueueID
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3918   .bss.MyFile:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3925   .bss.adcdata:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3931   .bss.defaultTaskHandle:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3938   .bss.hadc3:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3945   .bss.hcrc:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3952   .bss.hdma2d:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3959   .bss.hdma_adc3:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3965   .bss.hdma_sdmmc1_rx:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3971   .bss.hdma_sdmmc1_tx:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3977   .bss.hi2c3:00000000 $d
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 121


C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3984   .bss.hltdc:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3991   .bss.hqspi:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:3998   .bss.hrtc:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4005   .bss.hsd1:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4012   .bss.hsdram1:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4019   .bss.htim1:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4026   .bss.htim12:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4033   .bss.htim2:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4040   .bss.htim3:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4047   .bss.htim5:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4054   .bss.htim8:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4061   .bss.huart1:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4068   .bss.mynewdiskFatFs:00000000 $d
C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s:4075   .bss.mynewdiskPath:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
SEGGER_RTT_ConfigUpBuffer
SEGGER_RTT_printf
f_mount
osDelay
f_open
strlen
f_write
HAL_ADC_Start_DMA
f_close
osMessageGet
snprintf
osMessagePut
HAL_IncTick
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_CRC_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm
HAL_RTCEx_SetTimeStamp
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
ARM GAS  C:\Users\seblo\AppData\Local\Temp\cc69XBJw.s 			page 122


HAL_TIM_MspPostInit
HAL_UART_Init
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_FATFS_Init
osMessageCreate
osThreadCreate
osKernelStart
