<div id="pf7c" class="pf w0 h0" data-page-no="7c"><div class="pc pc7c w0 h0"><img class="bi x13 y7bb w2 h69" alt="" src="bg7c.png"/><div class="t m0 x13 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>9.<span class="_ _22"> </span>ACCESSING<span class="_ _5"> </span>PERIPHERALS</div><div class="t m0 x14 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _c"> </span>output<span class="_ _3"> </span>to<span class="_ _c"> </span>p<span class="_ _4"></span>ort<span class="_ _3"> </span>instruction,<span class="_ _f"> </span>or<span class="_ _c"> </span><span class="ff5">out</span>,<span class="_ _f"> </span>also<span class="_ _c"> </span>takes<span class="_ _3"> </span>tw<span class="_ _8"></span>o<span class="_ _c"> </span>op<span class="_ _4"></span>erands;<span class="_ _f"> </span>ho<span class="_ _1"></span>wev<span class="_ _8"></span>er,<span class="_ _f"> </span>the</div><div class="t m0 x13 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">ﬁrst<span class="_ _a"> </span>one<span class="_ _a"> </span>sp<span class="_ _4"></span>eciﬁes<span class="_ _d"> </span>the<span class="_ _3"> </span>target<span class="_ _a"> </span>I/O<span class="_ _a"> </span>p<span class="_ _4"></span>ort<span class="_ _d"> </span>and<span class="_ _3"> </span>the<span class="_ _a"> </span>second<span class="_ _a"> </span>one<span class="_ _a"> </span>the<span class="_ _a"> </span>source<span class="_ _a"> </span>CPU<span class="_ _3"> </span>register.</div><div class="t m0 x13 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">The <span class="ff5">out<span class="_ _38"> </span></span>instruction copies the v<span class="_ _8"></span>alue<span class="_ _5"> </span>from the source CPU register into the p<span class="_ _4"></span>eripheral</div><div class="t m0 x13 h7 y116 ff3 fs4 fc0 sc0 ls0 ws0">register,<span class="_ _5"> </span>or<span class="_ _5"> </span>internal<span class="_ _5"> </span>memory<span class="_ _5"> </span>word, identiﬁed<span class="_ _5"> </span>by the<span class="_ _5"> </span>I/O<span class="_ _2"> </span>port<span class="_ _2"> </span>op<span class="_ _4"></span>erand.<span class="_ _3"> </span>The<span class="_ _5"> </span>following</div><div class="t m0 x13 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">co<span class="_ _4"></span>de<span class="_ _2"> </span>shows<span class="_ _2"> </span>an<span class="_ _2"> </span>example<span class="_ _d"> </span>in<span class="_ _d"> </span>which<span class="_ _2"> </span>the<span class="_ _d"> </span><span class="ff5">out<span class="_ _d"> </span></span>instruction<span class="_ _2"> </span>is<span class="_ _d"> </span>used<span class="_ _d"> </span>to<span class="_ _d"> </span>write<span class="_ _d"> </span>the<span class="_ _2"> </span>8-bit<span class="_ _d"> </span>v<span class="_ _8"></span>alue</div><div class="t m0 x13 h7 y49d ff3 fs4 fc0 sc0 ls0 ws0">stored<span class="_ _5"> </span>at<span class="_ _2"> </span>the<span class="_ _5"> </span>CPU<span class="_ _2"> </span>register<span class="_ _5"> </span><span class="ff5">al<span class="_ _2"> </span></span>into the<span class="_ _2"> </span>p<span class="_ _4"></span>eripheral<span class="_ _5"> </span>register<span class="_ _5"> </span>(or<span class="_ _2"> </span>internal memory<span class="_ _2"> </span>word)</div><div class="t m0 x13 h7 y49e ff3 fs4 fc0 sc0 ls0 ws0">iden<span class="_ _1"></span>tiﬁed<span class="_ _2"> </span>b<span class="_ _1"></span>y<span class="_ _2"> </span>the<span class="_ _2"> </span>I/O<span class="_ _2"> </span>p<span class="_ _4"></span>ort<span class="_ _5"> </span><span class="ff5">0x70</span>.</div><div class="t m0 xd5 h8 y1491 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">out<span class="_ _e"> </span>%al,<span class="_ _11"> </span>0x70</span></div><div class="t m0 x13 ha y1492 ff6 fs6 fc0 sc0 ls0 ws0">9.2.2<span class="_ _17"> </span>Memory-mapp<span class="_ _4"></span>ed<span class="_ _3"> </span>I/O</div><div class="t m0 x13 h7 y1493 ff7 fs4 fc0 sc0 ls0 ws0">The I/O address space deﬁnes the set of<span class="_ _2"> </span>v<span class="_ _8"></span>alid I/O p<span class="_ _4"></span>ort v<span class="_ _7"></span>alues<span class="ff3">.<span class="_ _3"> </span>F<span class="_ _7"></span>or<span class="_ _5"> </span>example,</span></div><div class="t m0 x13 h7 y1494 ff3 fs4 fc0 sc0 ls0 ws0">in IA-32<span class="_ _5"> </span>ISAs,<span class="_ _5"> </span>the I/O<span class="_ _5"> </span>address space<span class="_ _5"> </span>consists<span class="_ _5"> </span>of 2</div><div class="t m0 x79 h11 y1495 ffc fs7 fc0 sc0 ls0 ws0">16</div><div class="t m0 x12c h7 y1494 ff3 fs4 fc0 sc0 ls0 ws0">(64 KB)<span class="_ _5"> </span>individually addressable</div><div class="t m0 x13 h7 y1496 ff3 fs4 fc0 sc0 ls0 ws0">8-bit<span class="_ _d"> </span>I/O<span class="_ _a"> </span>p<span class="_ _4"></span>orts,<span class="_ _d"> </span>num<span class="_ _8"></span>b<span class="_ _4"></span>ered<span class="_ _d"> </span><span class="ff5">0<span class="_ _d"> </span></span>through<span class="_ _a"> </span><span class="ff5">0xFFFF<span class="_ _d"> </span></span>[1].<span class="_ _1b"> </span>In<span class="_ _2"> </span>the<span class="_ _a"> </span>Port-mapped<span class="_ _d"> </span>I/O<span class="_ _a"> </span>metho<span class="_ _4"></span>d,</div><div class="t m0 x13 h7 y1497 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _c"> </span>I/O<span class="_ _c"> </span>address<span class="_ _c"> </span>space<span class="_ _c"> </span>is<span class="_ _c"> </span>distinct<span class="_ _c"> </span>from<span class="_ _f"> </span>the<span class="_ _c"> </span>main<span class="_ _c"> </span>memory<span class="_ _c"> </span>address<span class="_ _c"> </span>space.<span class="_ _23"> </span>In<span class="_ _c"> </span>other</div><div class="t m0 x13 h7 y1498 ff3 fs4 fc0 sc0 ls0 ws0">w<span class="_ _1"></span>ords,<span class="_ _d"> </span>a<span class="_ _2"> </span>main<span class="_ _d"> </span>memory<span class="_ _d"> </span>word<span class="_ _2"> </span>may<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _2"> </span>asso<span class="_ _4"></span>ciated<span class="_ _2"> </span>with<span class="_ _d"> </span>a<span class="_ _d"> </span>memory<span class="_ _2"> </span>address<span class="_ _d"> </span>(<span class="ff8">e.g.</span>,<span class="_ _d"> </span><span class="ff5">0x70</span>)</div><div class="t m0 x13 h7 y1499 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _d"> </span>has<span class="_ _a"> </span>the<span class="_ _d"> </span>same<span class="_ _a"> </span>v<span class="_ _8"></span>alue<span class="_ _d"> </span>of<span class="_ _a"> </span>an<span class="_ _a"> </span>I/O<span class="_ _d"> </span>p<span class="_ _4"></span>ort<span class="_ _d"> </span>(<span class="ff8">e.g.</span>,<span class="_ _a"> </span><span class="ff5">0x70</span>)<span class="_ _d"> </span>that<span class="_ _a"> </span>is<span class="_ _d"> </span>mapp<span class="_ _4"></span>ed<span class="_ _d"> </span>to<span class="_ _a"> </span>a<span class="_ _d"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x13 h7 y149a ff3 fs4 fc0 sc0 ls0 ws0">register.</div><div class="t m0 x14 h7 y149b ff7 fs4 fc0 sc0 ls0 ws0">Memory-mapp<span class="_ _4"></span>ed<span class="_ _13"> </span>I/O<span class="_ _13"> </span>is<span class="_ _13"> </span>a<span class="_ _38"> </span>metho<span class="_ _4"></span>d<span class="_ _13"> </span>of<span class="_ _13"> </span>accessing<span class="_ _38"> </span>p<span class="_ _4"></span>eripheral’s<span class="_ _13"> </span>registers<span class="_ _13"> </span>and</div><div class="t m0 x13 h7 y149c ff7 fs4 fc0 sc0 ls0 ws0">their<span class="_ _3"> </span>in<span class="_ _8"></span>ternal<span class="_ _3"> </span>memories<span class="_ _3"> </span>that<span class="_ _3"> </span>employ<span class="_ _a"> </span>regular<span class="_ _3"> </span>memory<span class="_ _3"> </span>access<span class="_ _3"> </span>instructions<span class="ff3">.</span></div><div class="t m0 x13 h7 y149d ff3 fs4 fc0 sc0 ls0 ws0">In the memory-mapped I/O method, there is a single address<span class="_ _13"> </span>space, and some subsets</div><div class="t m0 x13 h7 y149e ff3 fs4 fc0 sc0 ls0 ws0">of<span class="_ _12"> </span>this<span class="_ _12"> </span>space<span class="_ _13"> </span>are<span class="_ _12"> </span>mapp<span class="_ _4"></span>ed<span class="_ _12"> </span>to<span class="_ _12"> </span>main<span class="_ _12"> </span>memory<span class="_ _13"> </span>w<span class="_ _8"></span>ords while<span class="_ _12"> </span>others<span class="_ _12"> </span>are<span class="_ _12"> </span>mapp<span class="_ _4"></span>ed<span class="_ _12"> </span>to<span class="_ _12"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x13 h7 y149f ff3 fs4 fc0 sc0 ls0 ws0">registers<span class="_ _c"> </span>and<span class="_ _c"> </span>internal<span class="_ _c"> </span>memory<span class="_ _c"> </span>words.<span class="_ _23"> </span>In<span class="_ _c"> </span>this<span class="_ _c"> </span>context,<span class="_ _f"> </span>the<span class="_ _f"> </span>same<span class="_ _c"> </span>instructions<span class="_ _c"> </span>that</div><div class="t m0 x13 h7 y14a0 ff3 fs4 fc0 sc0 ls0 ws0">read/write data from/to the main memory (<span class="ff8">e.g.</span>, load and store instructions) are used</div><div class="t m0 x13 h7 y14a1 ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _c"> </span>read/write<span class="_ _c"> </span>data<span class="_ _c"> </span>from/to<span class="_ _c"> </span>p<span class="_ _4"></span>eripheral<span class="_ _c"> </span>registers<span class="_ _c"> </span>and<span class="_ _c"> </span>their<span class="_ _c"> </span>internal<span class="_ _c"> </span>memories.<span class="_ _3c"> </span>The</div><div class="t m0 x13 h7 y14a2 ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _5"> </span>is<span class="_ _2"> </span>the<span class="_ _5"> </span>information<span class="_ _2"> </span>that<span class="_ _5"> </span>deﬁnes<span class="_ _2"> </span>whether<span class="_ _5"> </span>a<span class="_ _2"> </span>main-memory<span class="_ _2"> </span>w<span class="_ _8"></span>ord<span class="_ _2"> </span>or<span class="_ _5"> </span>a<span class="_ _2"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x13 h7 y14a3 ff3 fs4 fc0 sc0 ls0 ws0">register or in<span class="_ _1"></span>ternal memory is accessed.<span class="_ _3"> </span>Figure 9.4 shows an address space mapped to</div><div class="t m0 x13 h7 y14a4 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>main<span class="_ _d"> </span>memory<span class="_ _d"> </span>and<span class="_ _d"> </span>multiple<span class="_ _2"> </span>p<span class="_ _4"></span>eripherals<span class="_ _2"> </span>on<span class="_ _d"> </span>a<span class="_ _2"> </span>real<span class="_ _d"> </span>computing<span class="_ _d"> </span>system</div><div class="t m0 xc7 h11 y14a5 ffc fs7 fc0 sc0 ls0 ws0">4</div><div class="t m0 x64 h7 y14a4 ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _11"> </span>Addresses</div><div class="t m0 x13 h7 y14a6 ff5 fs4 fc0 sc0 ls0 ws0">0x70000000<span class="_ _c"> </span><span class="ff3">to<span class="_ _f"> </span></span>0x80000000<span class="_ _c"> </span><span class="ff3">are<span class="_ _f"> </span>mapp<span class="_ _4"></span>ed<span class="_ _c"> </span>to<span class="_ _c"> </span>main<span class="_ _f"> </span>memory<span class="_ _f"> </span>w<span class="_ _1"></span>ords;<span class="_ _e"> </span>hence,<span class="_ _f"> </span>load<span class="_ _f"> </span>and</span></div><div class="t m0 x13 h7 y14a7 ff3 fs4 fc0 sc0 ls0 ws0">store<span class="_ _3"> </span>op<span class="_ _4"></span>erations<span class="_ _3"> </span>on<span class="_ _c"> </span>these<span class="_ _c"> </span>addresses<span class="_ _c"> </span>cause<span class="_ _3"> </span>the<span class="_ _c"> </span>CPU<span class="_ _c"> </span>to<span class="_ _c"> </span>read<span class="_ _3"> </span>and<span class="_ _c"> </span>store<span class="_ _c"> </span>data<span class="_ _c"> </span>on<span class="_ _3"> </span>the</div><div class="t m0 x13 h7 y14a8 ff3 fs4 fc0 sc0 ls0 ws0">main<span class="_ _c"> </span>memory.<span class="_ _3c"> </span>On<span class="_ _c"> </span>the<span class="_ _f"> </span>other<span class="_ _c"> </span>hand,<span class="_ _f"> </span>p<span class="_ _4"></span>erforming<span class="_ _c"> </span>a<span class="_ _c"> </span>load/store<span class="_ _c"> </span>op<span class="_ _4"></span>eration<span class="_ _c"> </span>on<span class="_ _c"> </span>address</div><div class="t m0 x13 h7 y14a9 ff5 fs4 fc0 sc0 ls0 ws0">0x53F84000<span class="_ _f"> </span><span class="ff3">causes<span class="_ _f"> </span>the<span class="_ _f"> </span>CPU<span class="_ _11"> </span>to<span class="_ _f"> </span>read/write<span class="_ _f"> </span>data<span class="_ _11"> </span>from/to<span class="_ _f"> </span>a<span class="_ _f"> </span>register<span class="_ _f"> </span>on<span class="_ _11"> </span>the<span class="_ _f"> </span>GPIO</span></div><div class="t m0 x13 h7 y14aa ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>eripheral.</div><div class="c x1e y14ab w24 hc1"><div class="t m0 x37 hc2 y14ac ffab fs44 fc0 sc0 ls0 ws0">Device</div><div class="t m0 x2e hc3 y14ad ffac fs45 fc0 sc0 ls0 ws0">0000<span class="fs46"> </span>0000</div><div class="t m0 xde hc4 y14ae ffad fs44 fc0 sc0 ls0 ws0">Internal RAM</div><div class="t m0 x139 hc4 y14af ffad fs44 fc0 sc0 ls0 ws0">(boot memory)</div><div class="t m0 x2e hc3 y14b0 ffac fs45 fc0 sc0 ls0 ws0">0001<span class="fs46"> </span>0000</div><div class="t m0 x125 hc5 y14b1 ffac fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x111 hc4 y14b2 ffad fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x2e hc3 y14b3 ffac fs45 fc0 sc0 ls0 ws0">53FB<span class="fs46"> </span>C000</div><div class="t m0 x30 hc4 y14b4 ffad fs44 fc0 sc0 ls0 ws0">UAR<span class="_ _8"></span>T<span class="_ _7"></span>-1 </div><div class="t m0 x2e hc3 y14b5 ffac fs45 fc0 sc0 ls0 ws0">53FB<span class="fs46"> </span>FFFF</div><div class="t m0 x125 hc5 y14b6 ffac fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x111 hc4 y14b7 ffad fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x2e hc3 y14b8 ffac fs45 fc0 sc0 ls0 ws0">53FA<span class="fs46"> </span>0000</div><div class="t m0 x108 hc4 y14b9 ffad fs44 fc0 sc0 ls0 ws0">GPT</div><div class="t m0 x2e hc3 y14ba ffac fs45 fc0 sc0 ls0 ws0">53FA<span class="fs46"> </span>3FFF</div><div class="t m0 x125 hc5 y14bb ffac fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x111 hc4 y14bc ffad fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x2e hc3 y14bd ffac fs45 fc0 sc0 ls0 ws0">53F8<span class="fs46"> </span>4000</div><div class="t m0 x100 hc4 y14be ffad fs44 fc0 sc0 ls0 ws0">GPIO</div><div class="t m0 x2e hc3 y14bf ffac fs45 fc0 sc0 ls0 ws0">53F8<span class="fs46"> </span>400B</div><div class="t m0 x125 hc5 y14c0 ffac fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x111 hc4 y14c1 ffad fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x2e hc3 y14c2 ffac fs45 fc0 sc0 ls0 ws0">0FFF<span class="fs46"> </span>C000</div><div class="t m0 x108 hc4 y14c3 ffad fs44 fc0 sc0 ls0 ws0">TZIC</div><div class="t m0 x2e hc3 y14c4 ffac fs45 fc0 sc0 ls0 ws0">0FFF<span class="fs46"> </span>FFFF</div><div class="t m0 x125 hc5 y14c5 ffac fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x111 hc4 y14c6 ffad fs44 fc0 sc0 ls0 ws0">...</div><div class="t m0 x2e hc3 y14c7 ffac fs45 fc0 sc0 ls0 ws0">7000<span class="fs46"> </span>0000</div><div class="t m0 x13c hc4 y14c8 ffad fs44 fc0 sc0 ls0 ws0">Main Memory </div><div class="t m0 x13d hc4 y14c9 ffad fs44 fc0 sc0 ls0 ws0">(off-chip DDR2)</div><div class="t m0 x2e hc3 y14ca ffac fs45 fc0 sc0 ls0 ws0">8000<span class="fs46"> </span>0000</div><div class="t m0 xd5 hc6 y14cb ffad fs47 fc0 sc0 ls0 ws0">64 KB</div><div class="t m0 xd5 hc6 y14cc ffad fs47 fc0 sc0 ls0 ws0">16 KB</div><div class="t m0 xd5 hc6 y14cd ffad fs47 fc0 sc0 ls0 ws0">16 KB</div><div class="t m0 xd5 hc6 y14ce ffad fs47 fc0 sc0 ls0 ws0">12 B</div><div class="t m0 xd5 hc6 y14cf ffad fs47 fc0 sc0 ls0 ws0">16 KB</div><div class="t m0 xd5 hc6 y14d0 ffad fs47 fc0 sc0 ls0 ws0">256 MB</div><div class="t m2 x25 hc4 y14d1 ffad fs44 fc0 sc0 ls0 ws0">Address space</div></div><div class="t m0 x13 h7 y14d2 ff3 fs4 fc0 sc0 ls0 ws0">Figure<span class="_ _2"> </span>9.4:<span class="_ _11"> </span>A<span class="_ _d"> </span>single<span class="_ _d"> </span>address<span class="_ _2"> </span>space<span class="_ _d"> </span>mapp<span class="_ _4"></span>ed<span class="_ _2"> </span>to<span class="_ _d"> </span>main<span class="_ _d"> </span>memory<span class="_ _d"> </span>(addresses<span class="_ _d"> </span><span class="ff5">0x70000000</span></div><div class="t m0 x13 h7 y14d3 ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _2"> </span><span class="ff5">0x80000000</span>)<span class="_ _2"> </span>and<span class="_ _2"> </span>m<span class="_ _1"></span>ultiple<span class="_ _2"> </span>p<span class="_ _4"></span>eripherals.</div><div class="t m0 x43 h1e y7ea ff12 fse fc0 sc0 ls0 ws0">4</div><div class="t m0 x14 h1f y4d9 ff13 fsf fc0 sc0 ls0 ws0">This is the<span class="_ _13"> </span>address<span class="_ _13"> </span>mapping<span class="_ _13"> </span>employ<span class="_ _8"></span>ed<span class="_ _13"> </span>on<span class="_ _13"> </span>the<span class="_ _13"> </span>F<span class="_ _7"></span>reescale<span class="_ _13"> </span>i.MX53<span class="_ _13"> </span>platform.<span class="_ _d"> </span>The<span class="_ _13"> </span>UAR<span class="_ _8"></span>T (Universal</div><div class="t m0 x13 h1f y21c ff13 fsf fc0 sc0 ls0 ws0">asynchronous<span class="_ _12"> </span>receiv<span class="_ _8"></span>er-transmitter),<span class="_ _13"> </span>the GPT (General Purpose Timer),<span class="_ _13"> </span>the GPIO (General-Purp<span class="_ _4"></span>ose</div><div class="t m0 x13 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">Input/Output),<span class="_ _38"> </span>and<span class="_ _38"> </span>the<span class="_ _38"> </span>TZIC<span class="_ _5"> </span>(T<span class="_ _7"></span>rusted-Zone<span class="_ _38"> </span>Interrupt<span class="_ _38"> </span>Controller)<span class="_ _13"> </span>are<span class="_ _38"> </span>p<span class="_ _4"></span>eripherals<span class="_ _13"> </span>in<span class="_ _5"> </span>the<span class="_ _38"> </span>system.</div><div class="t m0 x44 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _3"> </span>May<span class="_ _2"> </span>9,<span class="_ _2"> </span>2022)<span class="_ _c9"> </span>110</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:443.204000px;bottom:745.619000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:363.905000px;bottom:734.217000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:465.423000px;bottom:710.307000px;width:14.169000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:193.963000px;bottom:697.798000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.568000px;bottom:594.940000px;width:18.597000px;height:12.593000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:143.369000px;bottom:582.985000px;width:14.169000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf93" data-dest-detail='[147,"XYZ",90.709,640.675,null]'><div class="d m1" style="border-style:none;position:absolute;left:340.156000px;bottom:585.476000px;width:6.973000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:330.480000px;bottom:571.030000px;width:63.281000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:175.244000px;bottom:559.075000px;width:62.305000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:253.028000px;bottom:487.897000px;width:61.047000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:259.452000px;bottom:463.433000px;width:61.531000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7c" data-dest-detail='[124,"XYZ",136.063,352.825,null]'><div class="d m1" style="border-style:none;position:absolute;left:339.402000px;bottom:428.121000px;width:14.722000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:152.453000px;bottom:416.166000px;width:62.302000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7c" data-dest-detail='[124,"XYZ",151.306,99.26,null]'><div class="d m1" style="border-style:none;position:absolute;left:448.132000px;bottom:416.166000px;width:6.462000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:333.140000px;bottom:404.211000px;width:63.394000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:342.676000px;bottom:392.256000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.067000px;bottom:379.747000px;width:63.290000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:193.915000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
