strict digraph "" {
	node [label="\N"];
	"25:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f12a5f32890>",
		clk_sens=True,
		fillcolor=gold,
		label="25:AL",
		sens="['MainClock']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['InputSignalEdge', 'OutputSignal']"];
	"26:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f12a5f32950>",
		fillcolor=turquoise,
		label="26:BL
Lag <= (InputSignalEdge == 1'b1) && (OutputSignal == 1'b0);
Lead <= (InputSignalEdge == 1'b1) && (OutputSignal == 1'b1);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5f32810>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f12a5f29fd0>]",
		style=filled,
		typ=Block];
	"25:AL" -> "26:BL"	 [cond="[]",
		lineno=None];
	"Leaf_25:AL"	 [def_var="['Lag', 'Lead']",
		label="Leaf_25:AL"];
	"26:BL" -> "Leaf_25:AL"	 [cond="[]",
		lineno=None];
}
