--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml I2C_Slave_Top.twx I2C_Slave_Top.ncd -o I2C_Slave_Top.twr
I2C_Slave_Top.pcf -ucf Nexys3_master.ucf

Design file:              I2C_Slave_Top.ncd
Physical constraint file: I2C_Slave_Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SCL
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SDA         |   -1.354(R)|      FAST  |    3.263(R)|      SLOW  |SCL_IBUF_BUFG     |   0.000|
            |   -0.066(F)|      FAST  |    2.606(F)|      SLOW  |SCL_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.060(R)|      SLOW  |   -0.394(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SCL to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SDA         |        13.971(F)|      SLOW  |         6.922(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<0>     |        13.482(F)|      SLOW  |         7.586(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<1>     |        13.584(F)|      SLOW  |         7.401(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<2>     |        13.500(F)|      SLOW  |         7.538(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<3>     |        13.685(F)|      SLOW  |         7.712(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<4>     |        13.614(F)|      SLOW  |         7.760(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<5>     |        13.611(F)|      SLOW  |         7.586(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
sseg<6>     |        13.612(F)|      SLOW  |         7.726(F)|      FAST  |SCL_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anode<0>    |         9.524(R)|      SLOW  |         5.241(R)|      FAST  |clk_BUFGP         |   0.000|
anode<1>    |         9.557(R)|      SLOW  |         5.257(R)|      FAST  |clk_BUFGP         |   0.000|
anode<2>    |         9.389(R)|      SLOW  |         5.167(R)|      FAST  |clk_BUFGP         |   0.000|
anode<3>    |         9.422(R)|      SLOW  |         5.183(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<0>     |        10.946(R)|      SLOW  |         5.959(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<1>     |        10.864(R)|      SLOW  |         5.771(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<2>     |        10.833(R)|      SLOW  |         5.908(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<3>     |        11.149(R)|      SLOW  |         6.085(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<4>     |        11.155(R)|      SLOW  |         6.140(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<5>     |        10.944(R)|      SLOW  |         5.956(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<6>     |        11.153(R)|      SLOW  |         6.106(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SCL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCL            |         |         |    1.755|    2.906|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.723|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |sseg<0>        |    8.581|
sw<0>          |sseg<1>        |    8.855|
sw<0>          |sseg<2>        |    8.771|
sw<0>          |sseg<3>        |    8.784|
sw<0>          |sseg<4>        |    8.864|
sw<0>          |sseg<5>        |    8.882|
sw<0>          |sseg<6>        |    8.862|
sw<1>          |sseg<0>        |    9.557|
sw<1>          |sseg<1>        |    9.435|
sw<1>          |sseg<2>        |    9.395|
sw<1>          |sseg<3>        |    9.760|
sw<1>          |sseg<4>        |    9.689|
sw<1>          |sseg<5>        |    9.506|
sw<1>          |sseg<6>        |    9.687|
sw<2>          |sseg<0>        |    9.015|
sw<2>          |sseg<1>        |    8.894|
sw<2>          |sseg<2>        |    9.042|
sw<2>          |sseg<3>        |    9.218|
sw<2>          |sseg<4>        |    9.364|
sw<2>          |sseg<5>        |    9.153|
sw<2>          |sseg<6>        |    9.362|
sw<3>          |sseg<0>        |    9.235|
sw<3>          |sseg<1>        |    8.988|
sw<3>          |sseg<2>        |    9.193|
sw<3>          |sseg<3>        |    9.438|
sw<3>          |sseg<4>        |    9.577|
sw<3>          |sseg<5>        |    9.304|
sw<3>          |sseg<6>        |    9.575|
sw<4>          |sseg<0>        |    9.227|
sw<4>          |sseg<1>        |    9.501|
sw<4>          |sseg<2>        |    9.417|
sw<4>          |sseg<3>        |    9.430|
sw<4>          |sseg<4>        |    9.510|
sw<4>          |sseg<5>        |    9.528|
sw<4>          |sseg<6>        |    9.508|
sw<5>          |sseg<0>        |    9.204|
sw<5>          |sseg<1>        |    9.082|
sw<5>          |sseg<2>        |    9.042|
sw<5>          |sseg<3>        |    9.407|
sw<5>          |sseg<4>        |    9.336|
sw<5>          |sseg<5>        |    9.153|
sw<5>          |sseg<6>        |    9.334|
sw<6>          |sseg<0>        |    8.732|
sw<6>          |sseg<1>        |    8.611|
sw<6>          |sseg<2>        |    8.759|
sw<6>          |sseg<3>        |    8.935|
sw<6>          |sseg<4>        |    9.081|
sw<6>          |sseg<5>        |    8.870|
sw<6>          |sseg<6>        |    9.079|
---------------+---------------+---------+


Analysis completed Sun Nov 11 18:31:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



