
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.48

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.27 source latency y[10]$_SDFFE_PP0P_/CLK ^
  -0.27 target latency y[10]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     8    0.12    0.24    0.20    0.40 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2 (net)
                  0.24    0.00    0.40 ^ _137_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.07    0.05    0.44 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _001_ (net)
                  0.07    0.00    0.44 v y[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     5    0.04    0.09    0.15    0.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.27 ^ y[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.27   clock reconvergence pessimism
                          0.09    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[4] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[4] (in)
                                         x[4] (net)
                  0.00    0.00    0.20 v input13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     4    0.04    0.25    0.77    0.97 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.25    0.00    0.97 v _117_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     4    0.04    0.18    0.36    1.34 v _117_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _056_ (net)
                  0.18    0.00    1.34 v _119_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.19    0.41    1.74 v _119_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.19    0.00    1.74 v _162_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.24    0.18    1.92 ^ _162_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _098_ (net)
                  0.24    0.00    1.92 ^ _163_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.14    2.06 v _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.18    0.00    2.06 v _178_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.06    0.17    0.27    2.33 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _013_ (net)
                  0.17    0.00    2.33 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.42    0.25    2.58 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.42    0.00    2.58 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.19    0.09    2.68 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.19    0.00    2.68 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.68   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     5    0.04    0.10    0.15   10.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00   10.27 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.27   clock reconvergence pessimism
                         -0.11   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[4] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[4] (in)
                                         x[4] (net)
                  0.00    0.00    0.20 v input13/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     4    0.04    0.25    0.77    0.97 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.25    0.00    0.97 v _117_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     4    0.04    0.18    0.36    1.34 v _117_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _056_ (net)
                  0.18    0.00    1.34 v _119_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.04    0.19    0.41    1.74 v _119_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.19    0.00    1.74 v _162_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.24    0.18    1.92 ^ _162_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _098_ (net)
                  0.24    0.00    1.92 ^ _163_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.14    2.06 v _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.18    0.00    2.06 v _178_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.06    0.17    0.27    2.33 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _013_ (net)
                  0.17    0.00    2.33 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.42    0.25    2.58 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.42    0.00    2.58 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.19    0.09    2.68 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.19    0.00    2.68 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.68   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     5    0.04    0.10    0.15   10.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.10    0.00   10.27 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00   10.27   clock reconvergence pessimism
                         -0.11   10.16   library setup time
                                 10.16   data required time
-----------------------------------------------------------------------------
                                 10.16   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.48   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.133052110671997

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7618

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2715053856372833

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9301

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[8]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[8]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.15    0.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.27 ^ y[8]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.65 ^ y[8]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.73 v _211_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.17    0.90 ^ _212_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    0.90 ^ y[8]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.90   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.15   10.27 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.27 ^ y[8]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.27   clock reconvergence pessimism
  -0.13   10.14   library setup time
          10.14   data required time
---------------------------------------------------------
          10.14   data required time
          -0.90   data arrival time
---------------------------------------------------------
           9.24   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[7]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.15    0.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.27 ^ y[7]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.67 v y[7]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.75 ^ _203_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.81 v _204_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.81 v y[7]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.81   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.15    0.27 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.27 ^ y[7]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.27   clock reconvergence pessimism
   0.09    0.36   library hold time
           0.36   data required time
---------------------------------------------------------
           0.36   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2712

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2694

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.6765

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.4836

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
279.603960

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.95e-04   1.51e-05   5.34e-09   8.10e-04  32.9%
Combinational          4.89e-04   4.22e-04   2.96e-08   9.11e-04  37.0%
Clock                  4.23e-04   3.21e-04   6.17e-09   7.44e-04  30.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.71e-03   7.58e-04   4.11e-08   2.46e-03 100.0%
                          69.2%      30.8%       0.0%
