
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module lab3(

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// LED //////////
	output		     [9:0]		LEDR
);



//=======================================================
//  REG/WIRE declarations
//=======================================================

ALU_1 a1(SW[3:0], SW[7:4], SW[8], LEDR[6:0]);


//=======================================================
//  Structural coding
//=======================================================



endmodule
