---
dateCreated: 2025-02-27
dateModified: 2025-07-22
---
# ğŸ“œ A High Performance Computing Explorer's Atlas | Ongoing Learning Repository

**Status**: Actively Curating (Knowledge lava cooling into crystallized notes)

> *"Standing on the shoulders of giants and occasionally peeking through their notes"*
> â€” An evolving handbook for hardware-centric learning

---

## ğŸ“œ Repository Manifesto

> *"Where nanoseconds meet neurons"*
This repository archives my (**not well organized**) learning journey through **VLSI Digital IC design**, incorporating:

- ğŸ§  **Heterogeneous Computing**: GPU/FPGA/CGRA workload partitioning
- âš™ï¸ **AI-Tailored Architectures**: Tensor cores to neuromorphic accelerators
- ğŸ”— **RISC-V Ecosystem**: Custom extension development (Vector, AI/ML)
- ğŸš¨ **VLSI-Scale Verification**: Formal methods for billion-gate designs

**Ethical Note**: Contains reconstructed knowledge from cited sources - strictly for educational purposes.

---

## ğŸŒ Knowledge Matrix

```bash
.
â”œâ”€â”€ AIsys
â”‚Â Â  â”œâ”€â”€ AI ç¼–è¯‘å™¨
â”‚Â Â  â”œâ”€â”€ AIsys
â”‚Â Â  â”œâ”€â”€ GPU
â”‚Â Â  â”œâ”€â”€ HPC
â”‚Â Â  â”œâ”€â”€ ML_notes
â”‚Â Â  â”œâ”€â”€ job interview
â”‚Â Â  â”œâ”€â”€ quant
â”‚Â Â  â””â”€â”€ typicalModel
â”œâ”€â”€ CSarch
â”‚Â Â  â”œâ”€â”€ GPUarch
â”‚Â Â  â”œâ”€â”€ assets
â”‚Â Â  â”œâ”€â”€ book - CSAPP
â”‚Â Â  â”œâ”€â”€ book - SuperScalarProcessor
â”‚Â Â  â”œâ”€â”€ book - computer architecture
â”‚Â Â  â”œâ”€â”€ book - cs organization riscv
â”‚Â Â  â”œâ”€â”€ comp arch paper
â”œâ”€â”€ CV
â”‚Â Â  â”œâ”€â”€ GPUhw
â”‚Â Â  â”œâ”€â”€ assets
â”‚Â Â  â”œâ”€â”€ coding
â”‚Â Â  â””â”€â”€ rayTracing
â”œâ”€â”€ IC
â”‚Â Â  â”œâ”€â”€ DSP
â”‚Â Â  â”œâ”€â”€ EDA
â”‚Â Â  â”œâ”€â”€ FPGA
â”‚Â Â  â”œâ”€â”€ IP
â”‚Â Â  â”œâ”€â”€ STA
â”‚Â Â  â”œâ”€â”€ asic flow
â”‚Â Â  â”œâ”€â”€ cgra
â”‚Â Â  â”œâ”€â”€ jobinterview
â”‚Â Â  â”œâ”€â”€ program
â”‚Â Â  â”œâ”€â”€ protocal
â”‚Â Â  â”œâ”€â”€ sv
â”‚Â Â  â””â”€â”€ verification
â”œâ”€â”€ SoC
â”‚Â Â  â”œâ”€â”€ RFFPGA
â”‚Â Â  â”œâ”€â”€ cache
â”‚Â Â  â”œâ”€â”€ deep_in_riscv_debug-master
â”‚Â Â  â”œâ”€â”€ embeded
â”‚Â Â  â”œâ”€â”€ pulp VLSI
â”‚Â Â  â””â”€â”€ riscv
â”œâ”€â”€ algorithm
â”‚Â Â  â”œâ”€â”€ compression
â”‚Â Â  â”œâ”€â”€ encryption
â”‚Â Â  â”œâ”€â”€ hdc
â”‚Â Â  â””â”€â”€ ç®—æ³•
â”œâ”€â”€ language
â”œâ”€â”€ medicine
â”‚Â Â  â””â”€â”€ assets
â”œâ”€â”€ music
â”‚Â Â  â””â”€â”€ assets
â”œâ”€â”€ tool
â”‚Â Â  â””â”€â”€ assets
â””â”€â”€ ysyx
    â”œâ”€â”€ PA åˆ†æ
    â”œâ”€â”€ assets
    â”œâ”€â”€ ç¨‹åºæ„é€ 
    â””â”€â”€ è®¡ç®—æœºç³»ç»ŸåŸºç¡€
```

## ğŸ› ï¸ Usage & Navigation

- Highlight
1. Roadmap of YSYXï¼ˆä¸€ç”Ÿä¸€èŠ¯ï¼‰
`Soc/ysys/`

- Recommended Exploration Paths

1. **Hardware Accelerator Design**
    `IC/CGRA/ â†’ AIsys/GPU/ â†’ algorithm/hdc/`
2. **Full-Stack System Optimization**
    `ysyx/PA_analysis/ â†’ SoC/cache/ â†’ AIsys/HPC/`
3. **Silicon Implementation Flow**
    `IC/asic_flow/ â†’ IC/STA/ â†’ SoC/pulp_VLSI/`

## ğŸ” License Matrix

<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a>

## ğŸŒŸ Roadmap to Enlightenment
