# running in test/src/
# 读取并综合多个 Verilog 文件
read_verilog vscale_csr_addr_map.vh
read_verilog vscale_ctrl_constants.vh
read_verilog vscale_hasti_constants.vh
read_verilog vscale_multicore_constants.vh
read_verilog rv32_opcodes.vh
read_verilog vscale_sim_top_unmod.v

# 选择顶层模块
prep -top vscale_sim_top_unmod
synth -top vscale_sim_top_unmod

hierarchy -smtcheck
rename -witness
write_jny -no-connections ../model/design.json
write_rtlil ../model/design.il
