{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556931687575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556931687584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  3 18:01:27 2019 " "Processing started: Fri May  3 18:01:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556931687584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556931687584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556931687585 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556931688437 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" top.v(2) " "Verilog HDL syntax error at top.v(2) near text \";\";  expecting \")\"" {  } { { "rtl/top.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/top.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1556931688721 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.v(1) " "Ignored design unit \"top\" at top.v(1) due to previous errors" {  } { { "rtl/top.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1556931688722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556931688728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/testbench_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/testbench_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_top " "Found entity 1: testbench_top" {  } { { "rtl/testbench_top.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/testbench_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931688774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556931688774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_system_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_system_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_up_clocks_0 " "Found entity 1: sdram_system_up_clocks_0" {  } { { "rtl/sdram_system_up_clocks_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/sdram_system_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931688815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556931688815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file rtl/sdram_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_system_new_sdram_controller_0_input_efifo_module" {  } { { "rtl/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/sdram_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931688836 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_system_new_sdram_controller_0 " "Found entity 2: sdram_system_new_sdram_controller_0" {  } { { "rtl/sdram_system_new_sdram_controller_0.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/sdram_system_new_sdram_controller_0.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931688836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556931688836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_sdram_partner_module.v(168) " "Verilog HDL warning at altera_sdram_partner_module.v(168): extended using \"x\" or \"z\"" {  } { { "rtl/altera_sdram_partner_module.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_sdram_partner_module.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931688845 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_sdram_partner_module.v(169) " "Verilog HDL warning at altera_sdram_partner_module.v(169): extended using \"x\" or \"z\"" {  } { { "rtl/altera_sdram_partner_module.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_sdram_partner_module.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931688846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altera_sdram_partner_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/altera_sdram_partner_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_sdram_partner_module " "Found entity 1: altera_sdram_partner_module" {  } { { "rtl/altera_sdram_partner_module.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_sdram_partner_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931688848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556931688848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(2283) " "Verilog HDL information at altera_mf.v(2283): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(2360) " "Verilog HDL information at altera_mf.v(2360): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2360 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(2459) " "Verilog HDL information at altera_mf.v(2459): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2459 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688914 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(4700) " "Verilog HDL information at altera_mf.v(4700): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 4700 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688928 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "altera_mf.v(4982) " "Verilog HDL Event Control warning at altera_mf.v(4982): Event Control contains a complex event expression" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 4982 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1556931688932 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "altera_mf.v(5017) " "Verilog HDL Event Control warning at altera_mf.v(5017): Event Control contains a complex event expression" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 5017 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1556931688933 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(5074) " "Verilog HDL information at altera_mf.v(5074): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 5074 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688934 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(5166) " "Verilog HDL information at altera_mf.v(5166): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 5166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(5782) " "Verilog HDL information at altera_mf.v(5782): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 5782 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(6074) " "Verilog HDL information at altera_mf.v(6074): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6074 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688942 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(6446) " "Verilog HDL information at altera_mf.v(6446): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6446 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688945 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(6615) " "Verilog HDL information at altera_mf.v(6615): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6615 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8773) " "Verilog HDL information at altera_mf.v(8773): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8773 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8783) " "Verilog HDL information at altera_mf.v(8783): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8783 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8807) " "Verilog HDL information at altera_mf.v(8807): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8807 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8900) " "Verilog HDL information at altera_mf.v(8900): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8900 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8928) " "Verilog HDL information at altera_mf.v(8928): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8928 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8956) " "Verilog HDL information at altera_mf.v(8956): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8956 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8983) " "Verilog HDL information at altera_mf.v(8983): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 8983 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9010) " "Verilog HDL information at altera_mf.v(9010): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 9010 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9037) " "Verilog HDL information at altera_mf.v(9037): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 9037 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9164) " "Verilog HDL information at altera_mf.v(9164): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 9164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9198) " "Verilog HDL information at altera_mf.v(9198): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 9198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9254) " "Verilog HDL information at altera_mf.v(9254): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 9254 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9760) " "Verilog HDL information at altera_mf.v(9760): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 9760 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688980 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(10017) " "Verilog HDL information at altera_mf.v(10017): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10017 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(10283) " "Verilog HDL information at altera_mf.v(10283): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(10442) " "Verilog HDL information at altera_mf.v(10442): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10442 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931688988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13068) " "Verilog HDL information at altera_mf.v(13068): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13068 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13092) " "Verilog HDL information at altera_mf.v(13092): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13092 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13141) " "Verilog HDL information at altera_mf.v(13141): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13169) " "Verilog HDL information at altera_mf.v(13169): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13197) " "Verilog HDL information at altera_mf.v(13197): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13197 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13225) " "Verilog HDL information at altera_mf.v(13225): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13225 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13252) " "Verilog HDL information at altera_mf.v(13252): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13252 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13279) " "Verilog HDL information at altera_mf.v(13279): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13279 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13306) " "Verilog HDL information at altera_mf.v(13306): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13306 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13333) " "Verilog HDL information at altera_mf.v(13333): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13333 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13360) " "Verilog HDL information at altera_mf.v(13360): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13360 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13387) " "Verilog HDL information at altera_mf.v(13387): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13387 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13421) " "Verilog HDL information at altera_mf.v(13421): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13421 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13498) " "Verilog HDL information at altera_mf.v(13498): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13498 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13555) " "Verilog HDL information at altera_mf.v(13555): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13555 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13581) " "Verilog HDL information at altera_mf.v(13581): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13581 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13800) " "Verilog HDL information at altera_mf.v(13800): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 13800 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14035) " "Verilog HDL information at altera_mf.v(14035): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14035 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14079) " "Verilog HDL information at altera_mf.v(14079): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14079 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14385) " "Verilog HDL information at altera_mf.v(14385): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14385 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14544) " "Verilog HDL information at altera_mf.v(14544): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14544 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16834) " "Verilog HDL information at altera_mf.v(16834): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 16834 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16858) " "Verilog HDL information at altera_mf.v(16858): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 16858 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16907) " "Verilog HDL information at altera_mf.v(16907): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 16907 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16935) " "Verilog HDL information at altera_mf.v(16935): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 16935 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16963) " "Verilog HDL information at altera_mf.v(16963): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 16963 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16991) " "Verilog HDL information at altera_mf.v(16991): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 16991 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17018) " "Verilog HDL information at altera_mf.v(17018): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17018 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17053) " "Verilog HDL information at altera_mf.v(17053): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17053 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17130) " "Verilog HDL information at altera_mf.v(17130): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17187) " "Verilog HDL information at altera_mf.v(17187): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17208) " "Verilog HDL information at altera_mf.v(17208): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17208 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17427) " "Verilog HDL information at altera_mf.v(17427): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17427 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17662) " "Verilog HDL information at altera_mf.v(17662): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17662 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17706) " "Verilog HDL information at altera_mf.v(17706): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17706 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17993) " "Verilog HDL information at altera_mf.v(17993): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17993 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(18152) " "Verilog HDL information at altera_mf.v(18152): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 18152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20536) " "Verilog HDL information at altera_mf.v(20536): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20536 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20560) " "Verilog HDL information at altera_mf.v(20560): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20560 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20609) " "Verilog HDL information at altera_mf.v(20609): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20609 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20637) " "Verilog HDL information at altera_mf.v(20637): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20637 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20665) " "Verilog HDL information at altera_mf.v(20665): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20665 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20693) " "Verilog HDL information at altera_mf.v(20693): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20693 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20720) " "Verilog HDL information at altera_mf.v(20720): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20720 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20755) " "Verilog HDL information at altera_mf.v(20755): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20755 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20832) " "Verilog HDL information at altera_mf.v(20832): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20832 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20889) " "Verilog HDL information at altera_mf.v(20889): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20889 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20910) " "Verilog HDL information at altera_mf.v(20910): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 20910 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(21132) " "Verilog HDL information at altera_mf.v(21132): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 21132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(21368) " "Verilog HDL information at altera_mf.v(21368): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 21368 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689057 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(21412) " "Verilog HDL information at altera_mf.v(21412): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 21412 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689058 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(25884) " "Verilog HDL information at altera_mf.v(25884): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 25884 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(26806) " "Verilog HDL information at altera_mf.v(26806): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 26806 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(29230) " "Verilog HDL information at altera_mf.v(29230): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 29230 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(29392) " "Verilog HDL information at altera_mf.v(29392): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 29392 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39794) " "Verilog HDL warning at altera_mf.v(39794): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 39794 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39798) " "Verilog HDL warning at altera_mf.v(39798): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 39798 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39894) " "Verilog HDL warning at altera_mf.v(39894): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 39894 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39896) " "Verilog HDL warning at altera_mf.v(39896): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 39896 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39898) " "Verilog HDL warning at altera_mf.v(39898): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 39898 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39900) " "Verilog HDL warning at altera_mf.v(39900): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 39900 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(46778) " "Verilog HDL information at altera_mf.v(46778): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 46778 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689168 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(46849) " "Verilog HDL warning at altera_mf.v(46849): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 46849 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689168 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(47207) " "Verilog HDL warning at altera_mf.v(47207): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 47207 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689169 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(47227) " "Verilog HDL warning at altera_mf.v(47227): extended using \"x\" or \"z\"" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 47227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1556931689169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(50380) " "Verilog HDL information at altera_mf.v(50380): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50380 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(50659) " "Verilog HDL information at altera_mf.v(50659): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50659 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1556931689187 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "lcell " "Entity \"lcell\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 34 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1556931689248 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll rtl/altera_mf.v " "Entity \"altpll\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 21686 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689249 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altlvds_rx rtl/altera_mf.v " "Entity \"altlvds_rx\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 23699 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689249 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altlvds_tx rtl/altera_mf.v " "Entity \"altlvds_tx\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 27279 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689250 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "dcfifo_mixed_widths rtl/altera_mf.v " "Entity \"dcfifo_mixed_widths\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31185 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689250 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "dcfifo rtl/altera_mf.v " "Entity \"dcfifo\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31497 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689250 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altaccumulate rtl/altera_mf.v " "Entity \"altaccumulate\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31633 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689250 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altmult_accum rtl/altera_mf.v " "Entity \"altmult_accum\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31875 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689250 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altmult_add rtl/altera_mf.v " "Entity \"altmult_add\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 34080 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altfp_mult rtl/altera_mf.v " "Entity \"altfp_mult\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 41418 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsqrt rtl/altera_mf.v " "Entity \"altsqrt\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 42103 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclklock rtl/altera_mf.v " "Entity \"altclklock\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 42305 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altddio_in rtl/altera_mf.v " "Entity \"altddio_in\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43231 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altddio_out rtl/altera_mf.v " "Entity \"altddio_out\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43494 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altddio_bidir rtl/altera_mf.v " "Entity \"altddio_bidir\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43745 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altdpram rtl/altera_mf.v " "Entity \"altdpram\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43884 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689251 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsyncram rtl/altera_mf.v " "Entity \"altsyncram\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 44415 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt3pram rtl/altera_mf.v " "Entity \"alt3pram\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 47337 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "parallel_add rtl/altera_mf.v " "Entity \"parallel_add\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 48020 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "scfifo rtl/altera_mf.v " "Entity \"scfifo\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 48189 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift_taps rtl/altera_mf.v " "Entity \"altshift_taps\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 48995 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "a_graycounter rtl/altera_mf.v " "Entity \"a_graycounter\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49128 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsquare rtl/altera_mf.v " "Entity \"altsquare\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49219 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer rtl/altera_mf.v " "Entity \"altera_std_synchronizer\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49354 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle rtl/altera_mf.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49513 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal rtl/altera_mf.v " "Entity \"alt_cal\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49548 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_mm rtl/altera_mf.v " "Entity \"alt_cal_mm\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49650 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_c3gxb rtl/altera_mf.v " "Entity \"alt_cal_c3gxb\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49775 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_sv rtl/altera_mf.v " "Entity \"alt_cal_sv\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49875 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689253 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_av rtl/altera_mf.v " "Entity \"alt_cal_av\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49972 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689260 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_aeq_s4 rtl/altera_mf.v " "Entity \"alt_aeq_s4\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50079 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689260 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_eyemon rtl/altera_mf.v " "Entity \"alt_eyemon\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50176 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689260 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_dfe rtl/altera_mf.v " "Entity \"alt_dfe\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50456 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689261 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_virtual_jtag rtl/altera_mf.v " "Entity \"sld_virtual_jtag\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52084 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689261 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_signaltap rtl/altera_mf.v " "Entity \"sld_signaltap\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52211 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689261 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altstratixii_oct rtl/altera_mf.v " "Entity \"altstratixii_oct\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52319 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689261 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altparallel_flash_loader rtl/altera_mf.v " "Entity \"altparallel_flash_loader\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52335 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689262 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altserial_flash_loader rtl/altera_mf.v " "Entity \"altserial_flash_loader\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52455 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689262 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_virtual_jtag_basic rtl/altera_mf.v " "Entity \"sld_virtual_jtag_basic\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52487 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689262 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsource_probe rtl/altera_mf.v " "Entity \"altsource_probe\" obtained from \"rtl/altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52565 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1556931689262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altera_mf.v 86 86 " "Found 86 design units, including 86 entities, in source file rtl/altera_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTERA_MF_MEMORY_INITIALIZATION " "Found entity 1: ALTERA_MF_MEMORY_INITIALIZATION" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTERA_MF_HINT_EVALUATION " "Found entity 2: ALTERA_MF_HINT_EVALUATION" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 1222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALTERA_DEVICE_FAMILIES " "Found entity 3: ALTERA_DEVICE_FAMILIES" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 1344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "4 dffp " "Found entity 4: dffp" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll_iobuf " "Found entity 5: pll_iobuf" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "6 stx_m_cntr " "Found entity 6: stx_m_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "7 stx_n_cntr " "Found entity 7: stx_n_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "8 stx_scale_cntr " "Found entity 8: stx_scale_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "9 MF_pll_reg " "Found entity 9: MF_pll_reg" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "10 MF_stratix_pll " "Found entity 10: MF_stratix_pll" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 2609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "11 arm_m_cntr " "Found entity 11: arm_m_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "12 arm_n_cntr " "Found entity 12: arm_n_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "13 arm_scale_cntr " "Found entity 13: arm_scale_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "14 MF_stratixii_pll " "Found entity 14: MF_stratixii_pll" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 6700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "15 ttn_m_cntr " "Found entity 15: ttn_m_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "16 ttn_n_cntr " "Found entity 16: ttn_n_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "17 ttn_scale_cntr " "Found entity 17: ttn_scale_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "18 MF_stratixiii_pll " "Found entity 18: MF_stratixiii_pll" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 10531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "19 cda_m_cntr " "Found entity 19: cda_m_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "20 cda_n_cntr " "Found entity 20: cda_n_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "21 cda_scale_cntr " "Found entity 21: cda_scale_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "22 MF_cycloneiii_pll " "Found entity 22: MF_cycloneiii_pll" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 14633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "23 MF_cycloneiiigl_m_cntr " "Found entity 23: MF_cycloneiiigl_m_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 17962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "24 MF_cycloneiiigl_n_cntr " "Found entity 24: MF_cycloneiiigl_n_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 18043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "25 MF_cycloneiiigl_scale_cntr " "Found entity 25: MF_cycloneiiigl_scale_cntr" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 18114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "26 cycloneiiigl_post_divider " "Found entity 26: cycloneiiigl_post_divider" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 18224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "27 MF_cycloneiiigl_pll " "Found entity 27: MF_cycloneiiigl_pll" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 18313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "28 altpll " "Found entity 28: altpll" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 21686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "29 altlvds_rx " "Found entity 29: altlvds_rx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 23699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "30 stratix_lvds_rx " "Found entity 30: stratix_lvds_rx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 24909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "31 stratixgx_dpa_lvds_rx " "Found entity 31: stratixgx_dpa_lvds_rx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 25017 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "32 stratixii_lvds_rx " "Found entity 32: stratixii_lvds_rx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 25420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "33 flexible_lvds_rx " "Found entity 33: flexible_lvds_rx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 25746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "34 stratixiii_lvds_rx " "Found entity 34: stratixiii_lvds_rx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 26219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "35 stratixiii_lvds_rx_channel " "Found entity 35: stratixiii_lvds_rx_channel" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 26401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "36 stratixiii_lvds_rx_dpa " "Found entity 36: stratixiii_lvds_rx_dpa" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 27010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "37 altlvds_tx " "Found entity 37: altlvds_tx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 27279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "38 stratixv_local_clk_divider " "Found entity 38: stratixv_local_clk_divider" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 28679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "39 stratix_tx_outclk " "Found entity 39: stratix_tx_outclk" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 28773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "40 stratixii_tx_outclk " "Found entity 40: stratixii_tx_outclk" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 28881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "41 flexible_lvds_tx " "Found entity 41: flexible_lvds_tx" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 28982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "42 dcfifo_dffpipe " "Found entity 42: dcfifo_dffpipe" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 29542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "43 dcfifo_fefifo " "Found entity 43: dcfifo_fefifo" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 29620 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "44 dcfifo_async " "Found entity 44: dcfifo_async" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 29772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "45 dcfifo_sync " "Found entity 45: dcfifo_sync" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 30258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "46 dcfifo_low_latency " "Found entity 46: dcfifo_low_latency" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 30567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "47 dcfifo_mixed_widths " "Found entity 47: dcfifo_mixed_widths" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "48 dcfifo " "Found entity 48: dcfifo" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "49 altaccumulate " "Found entity 49: altaccumulate" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "50 altmult_accum " "Found entity 50: altmult_accum" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 31875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "51 altmult_add " "Found entity 51: altmult_add" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 34080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "52 altfp_mult " "Found entity 52: altfp_mult" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 41418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "53 altsqrt " "Found entity 53: altsqrt" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 42103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "54 altclklock " "Found entity 54: altclklock" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 42305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "55 altddio_in " "Found entity 55: altddio_in" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "56 altddio_out " "Found entity 56: altddio_out" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "57 altddio_bidir " "Found entity 57: altddio_bidir" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "58 altdpram " "Found entity 58: altdpram" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 43884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""} { "Info" "ISGN_ENTITY_NAME" "59 altsyncram " "Found entity 59: altsyncram" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 44415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "60 alt3pram " "Found entity 60: alt3pram" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 47337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "61 parallel_add " "Found entity 61: parallel_add" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 48020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "62 scfifo " "Found entity 62: scfifo" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 48189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "63 altshift_taps " "Found entity 63: altshift_taps" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 48995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "64 a_graycounter " "Found entity 64: a_graycounter" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "65 altsquare " "Found entity 65: altsquare" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "66 altera_std_synchronizer " "Found entity 66: altera_std_synchronizer" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "67 altera_std_synchronizer_bundle " "Found entity 67: altera_std_synchronizer_bundle" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "68 alt_cal " "Found entity 68: alt_cal" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "69 alt_cal_mm " "Found entity 69: alt_cal_mm" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "70 alt_cal_c3gxb " "Found entity 70: alt_cal_c3gxb" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "71 alt_cal_sv " "Found entity 71: alt_cal_sv" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "72 alt_cal_av " "Found entity 72: alt_cal_av" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 49972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "73 alt_aeq_s4 " "Found entity 73: alt_aeq_s4" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "74 alt_eyemon " "Found entity 74: alt_eyemon" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "75 alt_dfe " "Found entity 75: alt_dfe" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "76 signal_gen " "Found entity 76: signal_gen" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 50803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "77 jtag_tap_controller " "Found entity 77: jtag_tap_controller" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 51370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "78 dummy_hub " "Found entity 78: dummy_hub" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 51827 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "79 sld_virtual_jtag " "Found entity 79: sld_virtual_jtag" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "80 sld_signaltap " "Found entity 80: sld_signaltap" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "81 altstratixii_oct " "Found entity 81: altstratixii_oct" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "82 altparallel_flash_loader " "Found entity 82: altparallel_flash_loader" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "83 altserial_flash_loader " "Found entity 83: altserial_flash_loader" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "84 sld_virtual_jtag_basic " "Found entity 84: sld_virtual_jtag_basic" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""} { "Info" "ISGN_ENTITY_NAME" "85 altsource_probe " "Found entity 85: altsource_probe" {  } { { "rtl/altera_mf.v" "" { Text "/media/sf_FPGA_Projects/SDRAM/rtl/altera_mf.v" 52565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556931689263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556931689262 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/sf_FPGA_Projects/SDRAM/output_files/top.map.smsg " "Generated suppressed messages file /media/sf_FPGA_Projects/SDRAM/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1556931689448 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556931689677 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  3 18:01:29 2019 " "Processing ended: Fri May  3 18:01:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556931689677 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556931689677 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556931689677 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556931689677 ""}
