#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"

/* Counter_1_CounterHW */
#define Counter_1_CounterHW__CAP0 CYDEV_TMR0_CAP0
#define Counter_1_CounterHW__CAP1 CYDEV_TMR0_CAP1
#define Counter_1_CounterHW__CFG0 CYDEV_TMR0_CFG0
#define Counter_1_CounterHW__CFG1 CYDEV_TMR0_CFG1
#define Counter_1_CounterHW__CNT_CMP0 CYDEV_TMR0_CNT_CMP0
#define Counter_1_CounterHW__CNT_CMP1 CYDEV_TMR0_CNT_CMP1
#define Counter_1_CounterHW__PER0 CYDEV_TMR0_PER0
#define Counter_1_CounterHW__PER1 CYDEV_TMR0_PER1
#define Counter_1_CounterHW__PM_ACT_CFG CYDEV_PM_ACT_CFG3
#define Counter_1_CounterHW__PM_ACT_MSK 0x01u
#define Counter_1_CounterHW__PM_STBY_CFG CYDEV_PM_STBY_CFG3
#define Counter_1_CounterHW__PM_STBY_MSK 0x01u
#define Counter_1_CounterHW__RT0 CYDEV_TMR0_RT0
#define Counter_1_CounterHW__RT1 CYDEV_TMR0_RT1
#define Counter_1_CounterHW__SR0 CYDEV_TMR0_SR0

/* Volume_ADC_ADC_SAR */
#define Volume_ADC_ADC_SAR__CLK CYDEV_ANAIF_RT_SAR0_CLK
#define Volume_ADC_ADC_SAR__CSR0 CYDEV_ANAIF_CFG_SAR0_CSR0
#define Volume_ADC_ADC_SAR__CSR1 CYDEV_ANAIF_CFG_SAR0_CSR1
#define Volume_ADC_ADC_SAR__CSR2 CYDEV_ANAIF_CFG_SAR0_CSR2
#define Volume_ADC_ADC_SAR__CSR3 CYDEV_ANAIF_CFG_SAR0_CSR3
#define Volume_ADC_ADC_SAR__CSR4 CYDEV_ANAIF_CFG_SAR0_CSR4
#define Volume_ADC_ADC_SAR__CSR5 CYDEV_ANAIF_CFG_SAR0_CSR5
#define Volume_ADC_ADC_SAR__CSR6 CYDEV_ANAIF_CFG_SAR0_CSR6
#define Volume_ADC_ADC_SAR__CSR7 CYDEV_ANAIF_CFG_SAR0_CSR7
#define Volume_ADC_ADC_SAR__PM_ACT_CFG CYDEV_PM_ACT_CFG11
#define Volume_ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define Volume_ADC_ADC_SAR__PM_STBY_CFG CYDEV_PM_STBY_CFG11
#define Volume_ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define Volume_ADC_ADC_SAR__SW0 CYDEV_ANAIF_RT_SAR0_SW0
#define Volume_ADC_ADC_SAR__SW2 CYDEV_ANAIF_RT_SAR0_SW2
#define Volume_ADC_ADC_SAR__SW3 CYDEV_ANAIF_RT_SAR0_SW3
#define Volume_ADC_ADC_SAR__SW4 CYDEV_ANAIF_RT_SAR0_SW4
#define Volume_ADC_ADC_SAR__SW6 CYDEV_ANAIF_RT_SAR0_SW6
#define Volume_ADC_ADC_SAR__TR0 CYDEV_MFGCFG_ANAIF_SAR0_TR0
#define Volume_ADC_ADC_SAR__WRK0 CYDEV_ANAIF_WRK_SAR0_WRK0
#define Volume_ADC_ADC_SAR__WRK1 CYDEV_ANAIF_WRK_SAR0_WRK1

/* Volume_ADC_theACLK */
#define Volume_ADC_theACLK__CFG0 CYDEV_CLKDIST_DCFG0_CFG0
#define Volume_ADC_theACLK__CFG1 CYDEV_CLKDIST_DCFG0_CFG1
#define Volume_ADC_theACLK__CFG2 CYDEV_CLKDIST_DCFG0_CFG2
#define Volume_ADC_theACLK__PM_ACT_CFG CYDEV_PM_ACT_CFG2
#define Volume_ADC_theACLK__PM_ACT_MSK 0x01u
#define Volume_ADC_theACLK__PM_STBY_CFG CYDEV_PM_STBY_CFG2
#define Volume_ADC_theACLK__PM_STBY_MSK 0x01u

/* LED_Control_Reg */
#define LED_Control_Reg_ctrl_reg__0__MASK 0x01u
#define LED_Control_Reg_ctrl_reg__0__POS 0
#define LED_Control_Reg_ctrl_reg__1__MASK 0x02u
#define LED_Control_Reg_ctrl_reg__1__POS 1
#define LED_Control_Reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ACTL
#define LED_Control_Reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_CONTROL_COUNT_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_COUNT_CONTROL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_COUNT_COUNT_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_MASK_MASK_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
#define LED_Control_Reg_ctrl_reg__16BIT_MASK_PERIOD_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
#define LED_Control_Reg_ctrl_reg__16BIT_PERIOD_MASK_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
#define LED_Control_Reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_MSK
#define LED_Control_Reg_ctrl_reg__2__MASK 0x04u
#define LED_Control_Reg_ctrl_reg__2__POS 2
#define LED_Control_Reg_ctrl_reg__3__MASK 0x08u
#define LED_Control_Reg_ctrl_reg__3__POS 3
#define LED_Control_Reg_ctrl_reg__4__MASK 0x10u
#define LED_Control_Reg_ctrl_reg__4__POS 4
#define LED_Control_Reg_ctrl_reg__5__MASK 0x20u
#define LED_Control_Reg_ctrl_reg__5__POS 5
#define LED_Control_Reg_ctrl_reg__6__MASK 0x40u
#define LED_Control_Reg_ctrl_reg__6__POS 6
#define LED_Control_Reg_ctrl_reg__7__MASK 0x80u
#define LED_Control_Reg_ctrl_reg__7__POS 7
#define LED_Control_Reg_ctrl_reg__CONTROL_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB10_ACTL
#define LED_Control_Reg_ctrl_reg__CONTROL_REG CYDEV_UWRK_UWRK8_B0_UDB10_CTL
#define LED_Control_Reg_ctrl_reg__CONTROL_ST_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
#define LED_Control_Reg_ctrl_reg__COUNT_REG CYDEV_UWRK_UWRK8_B0_UDB10_CTL
#define LED_Control_Reg_ctrl_reg__COUNT_ST_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
#define LED_Control_Reg_ctrl_reg__MASK 0xFFu
#define LED_Control_Reg_ctrl_reg__MASK_CTL_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
#define LED_Control_Reg_ctrl_reg__PER_CTL_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
#define LED_Control_Reg_ctrl_reg__PERIOD_REG CYDEV_UWRK_UWRK8_B0_UDB10_MSK

/* Volume_ADC_IRQ */
#define Volume_ADC_IRQ__INTC_CLR_EN_REG CYDEV_NVIC_CLRENA0
#define Volume_ADC_IRQ__INTC_CLR_PD_REG CYDEV_NVIC_CLRPEND0
#define Volume_ADC_IRQ__INTC_MASK 0x1000u
#define Volume_ADC_IRQ__INTC_NUMBER 12
#define Volume_ADC_IRQ__INTC_PRIOR_NUM 7
#define Volume_ADC_IRQ__INTC_PRIOR_REG CYDEV_NVIC_PRI_12
#define Volume_ADC_IRQ__INTC_SET_EN_REG CYDEV_NVIC_SETENA0
#define Volume_ADC_IRQ__INTC_SET_PD_REG CYDEV_NVIC_SETPEND0

/* UART_IntClock */
#define UART_IntClock__CFG0 CYDEV_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYDEV_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYDEV_CLKDIST_DCFG1_CFG2
#define UART_IntClock__PM_ACT_CFG CYDEV_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYDEV_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* timer_clock */
#define timer_clock__CFG0 CYDEV_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYDEV_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYDEV_CLKDIST_DCFG2_CFG2
#define timer_clock__PM_ACT_CFG CYDEV_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYDEV_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u

/* UART_BUART */
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_A0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_A0
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_A1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_A1
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_D0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_D0
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_D1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_D1
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ACTL
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_F0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_F0
#define UART_BUART_sTX_dpTXShifter_u0__16BIT_F1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_F1
#define UART_BUART_sTX_dpTXShifter_u0__A0_A1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_A0_A1
#define UART_BUART_sTX_dpTXShifter_u0__A0_REG CYDEV_UWRK_UWRK8_B0_UDB10_A0
#define UART_BUART_sTX_dpTXShifter_u0__A1_REG CYDEV_UWRK_UWRK8_B0_UDB10_A1
#define UART_BUART_sTX_dpTXShifter_u0__D0_D1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_D0_D1
#define UART_BUART_sTX_dpTXShifter_u0__D0_REG CYDEV_UWRK_UWRK8_B0_UDB10_D0
#define UART_BUART_sTX_dpTXShifter_u0__D1_REG CYDEV_UWRK_UWRK8_B0_UDB10_D1
#define UART_BUART_sTX_dpTXShifter_u0__DP_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB10_ACTL
#define UART_BUART_sTX_dpTXShifter_u0__F0_F1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_F0_F1
#define UART_BUART_sTX_dpTXShifter_u0__F0_REG CYDEV_UWRK_UWRK8_B0_UDB10_F0
#define UART_BUART_sTX_dpTXShifter_u0__F1_REG CYDEV_UWRK_UWRK8_B0_UDB10_F1
#define UART_BUART_sTX_dpTXShifter_u0__MSK_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
#define UART_BUART_sTX_dpTXShifter_u0__PER_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_A0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_A1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_D0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_D1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_DP_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_F0_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__16BIT_F1_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__A0_A1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__A0_REG CYDEV_UWRK_UWRK8_B0_UDB09_A0
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__A1_REG CYDEV_UWRK_UWRK8_B0_UDB09_A1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__D0_D1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__D0_REG CYDEV_UWRK_UWRK8_B0_UDB09_D0
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__D1_REG CYDEV_UWRK_UWRK8_B0_UDB09_D1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__DP_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__F0_F1_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__F0_REG CYDEV_UWRK_UWRK8_B0_UDB09_F0
#define UART_BUART_sTX_sCLOCK_dpTXBitClkGen_u0__F1_REG CYDEV_UWRK_UWRK8_B0_UDB09_F1
#define UART_BUART_sTX_tx_sts__0__MASK 0x01u
#define UART_BUART_sTX_tx_sts__0__POS 0
#define UART_BUART_sTX_tx_sts__1__MASK 0x02u
#define UART_BUART_sTX_tx_sts__1__POS 1
#define UART_BUART_sTX_tx_sts__16BIT_STATUS_AUX_CTL_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ACTL
#define UART_BUART_sTX_tx_sts__16BIT_STATUS_REG CYDEV_UWRK_UWRK16_DEF_B0_UDB10_11_ST
#define UART_BUART_sTX_tx_sts__2__MASK 0x04u
#define UART_BUART_sTX_tx_sts__2__POS 2
#define UART_BUART_sTX_tx_sts__3__MASK 0x08u
#define UART_BUART_sTX_tx_sts__3__POS 3
#define UART_BUART_sTX_tx_sts__MASK 0x0Fu
#define UART_BUART_sTX_tx_sts__MASK_REG CYDEV_UWRK_UWRK8_B0_UDB10_MSK
#define UART_BUART_sTX_tx_sts__MASK_ST_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
#define UART_BUART_sTX_tx_sts__PER_ST_AUX_CTL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
#define UART_BUART_sTX_tx_sts__STATUS_AUX_CTL_REG CYDEV_UWRK_UWRK8_B0_UDB10_ACTL
#define UART_BUART_sTX_tx_sts__STATUS_CNT_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
#define UART_BUART_sTX_tx_sts__STATUS_CONTROL_REG CYDEV_UWRK_UWRK16_CAT_B0_UDB10_ST_CTL
#define UART_BUART_sTX_tx_sts__STATUS_REG CYDEV_UWRK_UWRK8_B0_UDB10_ST

/* Volum_Line */
#define Volum_Line__0__MASK 0x80u
#define Volum_Line__0__PC CYDEV_IO_PC_PRT0_PC7
#define Volum_Line__0__PORT 0
#define Volum_Line__0__SHIFT 7
#define Volum_Line__AG CYDEV_IO_PRT_PRT0_AG
#define Volum_Line__AMUX CYDEV_IO_PRT_PRT0_AMUX
#define Volum_Line__BIE CYDEV_IO_PRT_PRT0_BIE
#define Volum_Line__BIT_MASK CYDEV_IO_PRT_PRT0_BIT_MASK
#define Volum_Line__BYP CYDEV_IO_PRT_PRT0_BYP
#define Volum_Line__CTL CYDEV_IO_PRT_PRT0_CTL
#define Volum_Line__DM0 CYDEV_IO_PRT_PRT0_DM0
#define Volum_Line__DM1 CYDEV_IO_PRT_PRT0_DM1
#define Volum_Line__DM2 CYDEV_IO_PRT_PRT0_DM2
#define Volum_Line__DR CYDEV_IO_PRT_PRT0_DR
#define Volum_Line__INP_DIS CYDEV_IO_PRT_PRT0_INP_DIS
#define Volum_Line__LCD_COM_SEG CYDEV_IO_PRT_PRT0_LCD_COM_SEG
#define Volum_Line__LCD_EN CYDEV_IO_PRT_PRT0_LCD_EN
#define Volum_Line__PORT 0
#define Volum_Line__PRT CYDEV_IO_PRT_PRT0_PRT
#define Volum_Line__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT0_CAPS_SEL
#define Volum_Line__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT0_DBL_SYNC_IN
#define Volum_Line__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT0_OE_SEL0
#define Volum_Line__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT0_OE_SEL1
#define Volum_Line__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT0_OUT_SEL0
#define Volum_Line__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT0_OUT_SEL1
#define Volum_Line__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT0_SYNC_OUT
#define Volum_Line__PS CYDEV_IO_PRT_PRT0_PS
#define Volum_Line__SLW CYDEV_IO_PRT_PRT0_SLW

/* dPins_LSB */
#define dPins_LSB__0__MASK 0x01u
#define dPins_LSB__0__PC CYDEV_IO_PC_PRT2_PC0
#define dPins_LSB__0__PORT 2
#define dPins_LSB__0__SHIFT 0
#define dPins_LSB__1__MASK 0x02u
#define dPins_LSB__1__PC CYDEV_IO_PC_PRT2_PC1
#define dPins_LSB__1__PORT 2
#define dPins_LSB__1__SHIFT 1
#define dPins_LSB__2__MASK 0x04u
#define dPins_LSB__2__PC CYDEV_IO_PC_PRT2_PC2
#define dPins_LSB__2__PORT 2
#define dPins_LSB__2__SHIFT 2
#define dPins_LSB__3__MASK 0x08u
#define dPins_LSB__3__PC CYDEV_IO_PC_PRT2_PC3
#define dPins_LSB__3__PORT 2
#define dPins_LSB__3__SHIFT 3
#define dPins_LSB__AG CYDEV_IO_PRT_PRT2_AG
#define dPins_LSB__AMUX CYDEV_IO_PRT_PRT2_AMUX
#define dPins_LSB__BIE CYDEV_IO_PRT_PRT2_BIE
#define dPins_LSB__BIT_MASK CYDEV_IO_PRT_PRT2_BIT_MASK
#define dPins_LSB__BYP CYDEV_IO_PRT_PRT2_BYP
#define dPins_LSB__CTL CYDEV_IO_PRT_PRT2_CTL
#define dPins_LSB__DM0 CYDEV_IO_PRT_PRT2_DM0
#define dPins_LSB__DM1 CYDEV_IO_PRT_PRT2_DM1
#define dPins_LSB__DM2 CYDEV_IO_PRT_PRT2_DM2
#define dPins_LSB__DR CYDEV_IO_PRT_PRT2_DR
#define dPins_LSB__INP_DIS CYDEV_IO_PRT_PRT2_INP_DIS
#define dPins_LSB__LCD_COM_SEG CYDEV_IO_PRT_PRT2_LCD_COM_SEG
#define dPins_LSB__LCD_EN CYDEV_IO_PRT_PRT2_LCD_EN
#define dPins_LSB__MASK 0x0Fu
#define dPins_LSB__PORT 2
#define dPins_LSB__PRT CYDEV_IO_PRT_PRT2_PRT
#define dPins_LSB__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT2_CAPS_SEL
#define dPins_LSB__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT2_DBL_SYNC_IN
#define dPins_LSB__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT2_OE_SEL0
#define dPins_LSB__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT2_OE_SEL1
#define dPins_LSB__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT2_OUT_SEL0
#define dPins_LSB__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT2_OUT_SEL1
#define dPins_LSB__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT2_SYNC_OUT
#define dPins_LSB__PS CYDEV_IO_PRT_PRT2_PS
#define dPins_LSB__SHIFT 0
#define dPins_LSB__SLW CYDEV_IO_PRT_PRT2_SLW

/* dPins_MSB */
#define dPins_MSB__0__MASK 0x01u
#define dPins_MSB__0__PC CYDEV_IO_PC_PRT4_PC0
#define dPins_MSB__0__PORT 4
#define dPins_MSB__0__SHIFT 0
#define dPins_MSB__1__MASK 0x02u
#define dPins_MSB__1__PC CYDEV_IO_PC_PRT4_PC1
#define dPins_MSB__1__PORT 4
#define dPins_MSB__1__SHIFT 1
#define dPins_MSB__2__MASK 0x04u
#define dPins_MSB__2__PC CYDEV_IO_PC_PRT4_PC2
#define dPins_MSB__2__PORT 4
#define dPins_MSB__2__SHIFT 2
#define dPins_MSB__3__MASK 0x08u
#define dPins_MSB__3__PC CYDEV_IO_PC_PRT4_PC3
#define dPins_MSB__3__PORT 4
#define dPins_MSB__3__SHIFT 3
#define dPins_MSB__AG CYDEV_IO_PRT_PRT4_AG
#define dPins_MSB__AMUX CYDEV_IO_PRT_PRT4_AMUX
#define dPins_MSB__BIE CYDEV_IO_PRT_PRT4_BIE
#define dPins_MSB__BIT_MASK CYDEV_IO_PRT_PRT4_BIT_MASK
#define dPins_MSB__BYP CYDEV_IO_PRT_PRT4_BYP
#define dPins_MSB__CTL CYDEV_IO_PRT_PRT4_CTL
#define dPins_MSB__DM0 CYDEV_IO_PRT_PRT4_DM0
#define dPins_MSB__DM1 CYDEV_IO_PRT_PRT4_DM1
#define dPins_MSB__DM2 CYDEV_IO_PRT_PRT4_DM2
#define dPins_MSB__DR CYDEV_IO_PRT_PRT4_DR
#define dPins_MSB__INP_DIS CYDEV_IO_PRT_PRT4_INP_DIS
#define dPins_MSB__LCD_COM_SEG CYDEV_IO_PRT_PRT4_LCD_COM_SEG
#define dPins_MSB__LCD_EN CYDEV_IO_PRT_PRT4_LCD_EN
#define dPins_MSB__MASK 0x0Fu
#define dPins_MSB__PORT 4
#define dPins_MSB__PRT CYDEV_IO_PRT_PRT4_PRT
#define dPins_MSB__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT4_CAPS_SEL
#define dPins_MSB__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
#define dPins_MSB__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT4_OE_SEL0
#define dPins_MSB__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT4_OE_SEL1
#define dPins_MSB__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT4_OUT_SEL0
#define dPins_MSB__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT4_OUT_SEL1
#define dPins_MSB__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT4_SYNC_OUT
#define dPins_MSB__PS CYDEV_IO_PRT_PRT4_PS
#define dPins_MSB__SHIFT 0
#define dPins_MSB__SLW CYDEV_IO_PRT_PRT4_SLW

/* Button */
#define Button__0__MASK 0x20u
#define Button__0__PC CYDEV_IO_PC_PRT0_PC5
#define Button__0__PORT 0
#define Button__0__SHIFT 5
#define Button__AG CYDEV_IO_PRT_PRT0_AG
#define Button__AMUX CYDEV_IO_PRT_PRT0_AMUX
#define Button__BIE CYDEV_IO_PRT_PRT0_BIE
#define Button__BIT_MASK CYDEV_IO_PRT_PRT0_BIT_MASK
#define Button__BYP CYDEV_IO_PRT_PRT0_BYP
#define Button__CTL CYDEV_IO_PRT_PRT0_CTL
#define Button__DM0 CYDEV_IO_PRT_PRT0_DM0
#define Button__DM1 CYDEV_IO_PRT_PRT0_DM1
#define Button__DM2 CYDEV_IO_PRT_PRT0_DM2
#define Button__DR CYDEV_IO_PRT_PRT0_DR
#define Button__INP_DIS CYDEV_IO_PRT_PRT0_INP_DIS
#define Button__LCD_COM_SEG CYDEV_IO_PRT_PRT0_LCD_COM_SEG
#define Button__LCD_EN CYDEV_IO_PRT_PRT0_LCD_EN
#define Button__MASK 0x20u
#define Button__PORT 0
#define Button__PRT CYDEV_IO_PRT_PRT0_PRT
#define Button__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT0_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT0_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT0_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT0_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT0_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT0_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT0_SYNC_OUT
#define Button__PS CYDEV_IO_PRT_PRT0_PS
#define Button__SHIFT 5
#define Button__SLW CYDEV_IO_PRT_PRT0_SLW

/* TX */
#define TX__0__MASK 0x02u
#define TX__0__PC CYDEV_IO_PC_PRT0_PC1
#define TX__0__PORT 0
#define TX__0__SHIFT 1
#define TX__AG CYDEV_IO_PRT_PRT0_AG
#define TX__AMUX CYDEV_IO_PRT_PRT0_AMUX
#define TX__BIE CYDEV_IO_PRT_PRT0_BIE
#define TX__BIT_MASK CYDEV_IO_PRT_PRT0_BIT_MASK
#define TX__BYP CYDEV_IO_PRT_PRT0_BYP
#define TX__CTL CYDEV_IO_PRT_PRT0_CTL
#define TX__DM0 CYDEV_IO_PRT_PRT0_DM0
#define TX__DM1 CYDEV_IO_PRT_PRT0_DM1
#define TX__DM2 CYDEV_IO_PRT_PRT0_DM2
#define TX__DR CYDEV_IO_PRT_PRT0_DR
#define TX__INP_DIS CYDEV_IO_PRT_PRT0_INP_DIS
#define TX__LCD_COM_SEG CYDEV_IO_PRT_PRT0_LCD_COM_SEG
#define TX__LCD_EN CYDEV_IO_PRT_PRT0_LCD_EN
#define TX__MASK 0x02u
#define TX__PORT 0
#define TX__PRT CYDEV_IO_PRT_PRT0_PRT
#define TX__PRTDSI__CAPS_SEL CYDEV_PRTDSI_PRT0_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYDEV_PRTDSI_PRT0_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYDEV_PRTDSI_PRT0_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYDEV_PRTDSI_PRT0_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYDEV_PRTDSI_PRT0_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYDEV_PRTDSI_PRT0_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYDEV_PRTDSI_PRT0_SYNC_OUT
#define TX__PS CYDEV_IO_PRT_PRT0_PS
#define TX__SHIFT 1
#define TX__SLW CYDEV_IO_PRT_PRT0_SLW

/* Miscellaneous */
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 10
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_JTAG_ID 0x0E13C069
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_ES1
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED 0
#define CYDEV_CONFIGURATION_MODE 0
#define CYDEV_DATA_CACHE_ENABLED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYDEV_MFGCFG_MLOGIC_DBG_DBE
#define CYDEV_DEBUGGING_DPS 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_VDDA 5.5
#define CYDEV_VDDA_MV 5500
#define CYDEV_VDDD 5.5
#define CYDEV_VDDD_MV 5500
#define CYDEV_VIO0 5.5
#define CYDEV_VIO0_MV 5500
#define CYDEV_VIO1 5.5
#define CYDEV_VIO1_MV 5500
#define CYDEV_VIO2 5.5
#define CYDEV_VIO2_MV 5500
#define CYDEV_VIO3 5.5
#define CYDEV_VIO3_MV 5500
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
