<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › mach-se › mach › se7780.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>se7780.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_SE7780_H</span>
<span class="cp">#define __ASM_SH_SE7780_H</span>

<span class="cm">/*</span>
<span class="cm"> * linux/include/asm-sh/se7780.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006,2007  Nobuhiro Iwamatsu</span>
<span class="cm"> *</span>
<span class="cm"> * Hitachi UL SolutionEngine 7780 Support.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cm">/* Box specific addresses.  */</span>
<span class="cp">#define SE_AREA0_WIDTH	4		</span><span class="cm">/* Area0: 32bit */</span><span class="cp"></span>
<span class="cp">#define PA_ROM		0xa0000000	</span><span class="cm">/* EPROM */</span><span class="cp"></span>
<span class="cp">#define PA_ROM_SIZE	0x00400000	</span><span class="cm">/* EPROM size 4M byte */</span><span class="cp"></span>
<span class="cp">#define PA_FROM		0xa1000000	</span><span class="cm">/* Flash-ROM */</span><span class="cp"></span>
<span class="cp">#define PA_FROM_SIZE	0x01000000	</span><span class="cm">/* Flash-ROM size 16M byte */</span><span class="cp"></span>
<span class="cp">#define PA_EXT1		0xa4000000</span>
<span class="cp">#define PA_EXT1_SIZE	0x04000000</span>
<span class="cp">#define PA_SM501	PA_EXT1		</span><span class="cm">/* Graphic IC (SM501) */</span><span class="cp"></span>
<span class="cp">#define PA_SM501_SIZE	PA_EXT1_SIZE	</span><span class="cm">/* Graphic IC (SM501) */</span><span class="cp"></span>
<span class="cp">#define PA_SDRAM	0xa8000000	</span><span class="cm">/* DDR-SDRAM(Area2/3) 128MB */</span><span class="cp"></span>
<span class="cp">#define PA_SDRAM_SIZE	0x08000000</span>

<span class="cp">#define PA_EXT4		0xb0000000</span>
<span class="cp">#define PA_EXT4_SIZE	0x04000000</span>
<span class="cp">#define PA_EXT_FLASH	PA_EXT4		</span><span class="cm">/* Expansion Flash-ROM */</span><span class="cp"></span>

<span class="cp">#define PA_PERIPHERAL	PA_AREA6_IO	</span><span class="cm">/* SW6-6=ON */</span><span class="cp"></span>

<span class="cp">#define PA_LAN		(PA_PERIPHERAL + 0)		</span><span class="cm">/* SMC LAN91C111 */</span><span class="cp"></span>
<span class="cp">#define PA_LED_DISP	(PA_PERIPHERAL + 0x02000000)	</span><span class="cm">/* 8words LED Display */</span><span class="cp"></span>
<span class="cp">#define DISP_CHAR_RAM	(7 &lt;&lt; 3)</span>
<span class="cp">#define DISP_SEL0_ADDR	(DISP_CHAR_RAM + 0)</span>
<span class="cp">#define DISP_SEL1_ADDR	(DISP_CHAR_RAM + 1)</span>
<span class="cp">#define DISP_SEL2_ADDR	(DISP_CHAR_RAM + 2)</span>
<span class="cp">#define DISP_SEL3_ADDR	(DISP_CHAR_RAM + 3)</span>
<span class="cp">#define DISP_SEL4_ADDR	(DISP_CHAR_RAM + 4)</span>
<span class="cp">#define DISP_SEL5_ADDR	(DISP_CHAR_RAM + 5)</span>
<span class="cp">#define DISP_SEL6_ADDR	(DISP_CHAR_RAM + 6)</span>
<span class="cp">#define DISP_SEL7_ADDR	(DISP_CHAR_RAM + 7)</span>

<span class="cp">#define DISP_UDC_RAM	(5 &lt;&lt; 3)</span>
<span class="cp">#define PA_FPGA		(PA_PERIPHERAL + 0x03000000) </span><span class="cm">/* FPGA base address */</span><span class="cp"></span>

<span class="cm">/* FPGA register address and bit */</span>
<span class="cp">#define FPGA_SFTRST		(PA_FPGA + 0)	</span><span class="cm">/* Soft reset register */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTMSK1		(PA_FPGA + 2)	</span><span class="cm">/* Interrupt Mask register 1 */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTMSK2		(PA_FPGA + 4)	</span><span class="cm">/* Interrupt Mask register 2 */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTSEL1		(PA_FPGA + 6)	</span><span class="cm">/* Interrupt select register 1 */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTSEL2		(PA_FPGA + 8)	</span><span class="cm">/* Interrupt select register 2 */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTSEL3		(PA_FPGA + 10)	</span><span class="cm">/* Interrupt select register 3 */</span><span class="cp"></span>
<span class="cp">#define FPGA_PCI_INTSEL1	(PA_FPGA + 12)	</span><span class="cm">/* PCI Interrupt select register 1 */</span><span class="cp"></span>
<span class="cp">#define FPGA_PCI_INTSEL2	(PA_FPGA + 14)	</span><span class="cm">/* PCI Interrupt select register 2 */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTSET		(PA_FPGA + 16)	</span><span class="cm">/* IRQ/IRL select register */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTSTS1		(PA_FPGA + 18)	</span><span class="cm">/* Interrupt status register 1 */</span><span class="cp"></span>
<span class="cp">#define FPGA_INTSTS2		(PA_FPGA + 20)	</span><span class="cm">/* Interrupt status register 2 */</span><span class="cp"></span>
<span class="cp">#define FPGA_REQSEL		(PA_FPGA + 22)	</span><span class="cm">/* REQ/GNT select register */</span><span class="cp"></span>
<span class="cp">#define FPGA_DBG_LED		(PA_FPGA + 32)	</span><span class="cm">/* Debug LED(D-LED[8:1] */</span><span class="cp"></span>
<span class="cp">#define PA_LED			FPGA_DBG_LED</span>
<span class="cp">#define FPGA_IVDRID		(PA_FPGA + 36)	</span><span class="cm">/* iVDR ID Register */</span><span class="cp"></span>
<span class="cp">#define FPGA_IVDRPW		(PA_FPGA + 38)	</span><span class="cm">/* iVDR Power ON Register */</span><span class="cp"></span>
<span class="cp">#define FPGA_MMCID		(PA_FPGA + 40)	</span><span class="cm">/* MMC ID Register */</span><span class="cp"></span>

<span class="cm">/* FPGA INTSEL position */</span>
<span class="cm">/* INTSEL1 */</span>
<span class="cp">#define IRQPOS_SMC91CX          (0 * 4)</span>
<span class="cp">#define IRQPOS_SM501            (1 * 4)</span>
<span class="cm">/* INTSEL2 */</span>
<span class="cp">#define IRQPOS_EXTINT1          (0 * 4)</span>
<span class="cp">#define IRQPOS_EXTINT2          (1 * 4)</span>
<span class="cp">#define IRQPOS_EXTINT3          (2 * 4)</span>
<span class="cp">#define IRQPOS_EXTINT4          (3 * 4)</span>
<span class="cm">/* INTSEL3 */</span>
<span class="cp">#define IRQPOS_PCCPW            (0 * 4)</span>

<span class="cm">/* IDE interrupt */</span>
<span class="cp">#define IRQ_IDE0                evt2irq(0xa60) </span><span class="cm">/* iVDR */</span><span class="cp"></span>

<span class="cm">/* SMC interrupt */</span>
<span class="cp">#define SMC_IRQ                 evt2irq(0x300)</span>

<span class="cm">/* SM501 interrupt */</span>
<span class="cp">#define SM501_IRQ               evt2irq(0x200)</span>

<span class="cm">/* interrupt pin */</span>
<span class="cp">#define IRQPIN_EXTINT1          0 </span><span class="cm">/* IRQ0 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_EXTINT2          1 </span><span class="cm">/* IRQ1 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_EXTINT3          2 </span><span class="cm">/* IRQ2 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_SMC91CX          3 </span><span class="cm">/* IRQ3 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_EXTINT4          4 </span><span class="cm">/* IRQ4 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_PCC0             5 </span><span class="cm">/* IRQ5 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_PCC2             6 </span><span class="cm">/* IRQ6 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_SM501            7 </span><span class="cm">/* IRQ7 pin */</span><span class="cp"></span>
<span class="cp">#define IRQPIN_PCCPW            7 </span><span class="cm">/* IRQ7 pin */</span><span class="cp"></span>

<span class="cm">/* arch/sh/boards/se/7780/irq.c */</span>
<span class="kt">void</span> <span class="n">init_se7780_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define __IO_PREFIX		se7780</span>
<span class="cp">#include &lt;asm/io_generic.h&gt;</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_SH_SE7780_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
