#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul  3 04:25:41 2020
# Process ID: 9320
# Current directory: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.runs/synth_2
# Command line: vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.runs/synth_2/TopLevel.vds
# Journal file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tfgg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 711.223 ; gain = 178.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:128]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:14' bound to instance 'ClockManager_0' of component 'ClockManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:35]
INFO: [Synth 8-3491] module 'MMCM' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:14' bound to instance 'MMCM_0' of component 'MMCM' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:62]
INFO: [Synth 8-638] synthesizing module 'MMCM' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:32]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_ADV_0' to cell 'MMCME2_ADV' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:55]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_ADV_1' to cell 'MMCME2_ADV' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:125]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_EXT_CLK' to cell 'IBUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:182]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_FB_0' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:188]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_0' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:194]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_90' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:200]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_180' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:206]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_270' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:212]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_125M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:218]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_500M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:224]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_25M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:230]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_6M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:236]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_66M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MMCM.vhd:32]
INFO: [Synth 8-113] binding component instance 'BUFG_6M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:86]
INFO: [Synth 8-113] binding component instance 'BUFG_AD9220_CLK' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:95]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFG_AD9220_CLK_OUT' to cell 'BUFGCE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ClockManager' (2#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ClockManager.vhd:35]
INFO: [Synth 8-3491] module 'ResetManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ResetManager.vhd:14' bound to instance 'ResetManager_0' of component 'ResetManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'ResetManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ResetManager.vhd:29]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_TcpOpecAckEdge' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ResetManager.vhd:72]
INFO: [Synth 8-638] synthesizing module 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/EdgeDetector.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'EdgeDetector' (3#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/EdgeDetector.vhd:18]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_TcpOpecAckNEdge' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ResetManager.vhd:79]
	Parameter G_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_TcpOpenAck' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ResetManager.vhd:88]
INFO: [Synth 8-638] synthesizing module 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender' (4#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ResetManager' (5#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ResetManager.vhd:29]
INFO: [Synth 8-3491] module 'WRAP_SiTCP_GMII_XC7A_32K' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19' bound to instance 'WRAP_SiTCP_GMII_XC7A_32K_0' of component 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1065]
INFO: [Synth 8-6157] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19]
	Parameter TIM_PERIOD bound to: 8'b00011001 
INFO: [Synth 8-6157] synthesizing module 'TIMER' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b00010111 
INFO: [Synth 8-6155] done synthesizing module 'TIMER' (6#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TIMER.v:13]
INFO: [Synth 8-6157] synthesizing module 'SiTCP_XC7A_32K_BBT_V70' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SiTCP_XC7A_32K_BBT_V70.v:16]
INFO: [Synth 8-6155] done synthesizing module 'SiTCP_XC7A_32K_BBT_V70' (7#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SiTCP_XC7A_32K_BBT_V70.v:16]
INFO: [Synth 8-6155] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (8#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19]
INFO: [Synth 8-3491] module 'RBCP_Distributor' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Distributor.vhd:12' bound to instance 'RBCP_Distributor_0' of component 'RBCP_Distributor' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1126]
INFO: [Synth 8-638] synthesizing module 'RBCP_Distributor' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Distributor.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RBCP_Distributor' (9#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Distributor.vhd:37]
	Parameter G_VERSION_ADDR bound to: 32'b11110000000000000000000000000000 
	Parameter G_VERSION bound to: 16'b0001010000110001 
	Parameter G_SYNTHESIZED_DATE bound to: 32'b00100000001000000000011100000001 
INFO: [Synth 8-3491] module 'Version' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Version.vhd:11' bound to instance 'Version_0' of component 'Version' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'Version' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Version.vhd:30]
	Parameter G_VERSION_ADDR bound to: -268435456 - type: integer 
	Parameter G_VERSION bound to: 16'b0001010000110001 
	Parameter G_SYNTHESIZED_DATE bound to: 538969857 - type: integer 
	Parameter G_ADDR bound to: -268435456 - type: integer 
	Parameter G_LEN bound to: 6 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Sender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:13' bound to instance 'RBCP_Sender_0' of component 'RBCP_Sender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Version.vhd:60]
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: -268435456 - type: integer 
	Parameter G_LEN bound to: 6 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender' (10#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Version' (11#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Version.vhd:30]
	Parameter G_DIRECT_CONTROL_ADDR bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'DirectControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:12' bound to instance 'DirectControl_0' of component 'DirectControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'DirectControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:55]
	Parameter G_DIRECT_CONTROL_ADDR bound to: 0 - type: integer 
	Parameter G_ADDR bound to: 0 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:140]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 0 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver' (12#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'DFF_1Shot' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DFF_1Shot.vhd:11' bound to instance 'DFF_1Shot_START_SC_CYCLE1' of component 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DFF_1Shot.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DFF_1Shot' (13#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DFF_1Shot.vhd:20]
INFO: [Synth 8-3491] module 'DFF_1Shot' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DFF_1Shot.vhd:11' bound to instance 'DFF_1Shot_START_SC_CYCLE2' of component 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:168]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_START_SC_CYCLE1' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized1' (13#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_START_SC_CYCLE2' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'DirectControl' (14#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DirectControl.vhd:55]
	Parameter G_SLOW_CONTROL1_ADDR bound to: 32'b00000000000000000000000000000011 
	Parameter G_SLOW_CONTROL2_ADDR bound to: 32'b00000000000000000000000000111101 
INFO: [Synth 8-3491] module 'GlobalSlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSlowControl.vhd:11' bound to instance 'GlobalSlowControl_0' of component 'GlobalSlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1201]
INFO: [Synth 8-638] synthesizing module 'GlobalSlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSlowControl.vhd:45]
	Parameter G_SLOW_CONTROL1_ADDR bound to: 3 - type: integer 
	Parameter G_SLOW_CONTROL2_ADDR bound to: 61 - type: integer 
	Parameter G_SLOW_CONTROL_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:12' bound to instance 'SlowControl_1' of component 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSlowControl.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 3 - type: integer 
	Parameter G_ADDR bound to: 3 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 3 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized1' (14#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'SlowControlRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControlRegister.vhd:12' bound to instance 'SlowControlRegister_0' of component 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:142]
INFO: [Synth 8-638] synthesizing module 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControlRegister.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SlowControlRegister' (15#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControlRegister.vhd:26]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Serializer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Serializer.vhd:11' bound to instance 'Serializer_0' of component 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Serializer.vhd:24]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Serializer' (16#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Serializer.vhd:24]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_StartCycle' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DoubleFFSynchronizerFF1' to cell 'FDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:31]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DoubleFFSynchronizerFF2' to cell 'FDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (17#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:23]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_SelectSC' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SlowControl' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 61 - type: integer 
INFO: [Synth 8-3491] module 'SlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:12' bound to instance 'SlowControl_2' of component 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSlowControl.vhd:91]
INFO: [Synth 8-638] synthesizing module 'SlowControl__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 61 - type: integer 
	Parameter G_ADDR bound to: 61 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized3' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 61 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized3' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'SlowControlRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControlRegister.vhd:12' bound to instance 'SlowControlRegister_0' of component 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:142]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Serializer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Serializer.vhd:11' bound to instance 'Serializer_0' of component 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:152]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_StartCycle' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:166]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_SelectSC' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SlowControl__parameterized1' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SlowControl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'GlobalSlowControl' (19#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSlowControl.vhd:45]
	Parameter G_READ_REGISTER1_ADDR bound to: 32'b00000000000000000000000000111100 
	Parameter G_READ_REGISTER2_ADDR bound to: 32'b00000000000000000000000001110110 
INFO: [Synth 8-3491] module 'GlobalReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalReadRegister.vhd:11' bound to instance 'GlobalReadRegister_0' of component 'GlobalReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1225]
INFO: [Synth 8-638] synthesizing module 'GlobalReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalReadRegister.vhd:36]
	Parameter G_READ_REGISTER1_ADDR bound to: 60 - type: integer 
	Parameter G_READ_REGISTER2_ADDR bound to: 118 - type: integer 
	Parameter G_READ_REGISTER_ADDR bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'ReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:13' bound to instance 'ReadRegister_1' of component 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalReadRegister.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 60 - type: integer 
	Parameter G_ADDR bound to: 60 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:95]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized5' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 60 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized5' (19#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_0' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:114]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'ReadRegister' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 118 - type: integer 
INFO: [Synth 8-3491] module 'ReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:13' bound to instance 'ReadRegister_2' of component 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalReadRegister.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ReadRegister__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 118 - type: integer 
	Parameter G_ADDR bound to: 118 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:95]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized7' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 118 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized7' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_0' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:114]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'ReadRegister__parameterized1' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegister.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'GlobalReadRegister' (21#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalReadRegister.vhd:36]
	Parameter G_TRIGGER_MANAGER_ADDRESS bound to: 32'b00000000000000010000000100000000 
INFO: [Synth 8-3491] module 'TriggerManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:12' bound to instance 'TriggerManager_0' of component 'TriggerManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1245]
INFO: [Synth 8-638] synthesizing module 'TriggerManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:66]
	Parameter G_TRIGGER_MANAGER_ADDRESS bound to: 65792 - type: integer 
	Parameter G_ADDR bound to: 65792 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:212]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized9' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65792 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized9' (21#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'Trig_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:254]
INFO: [Synth 8-638] synthesizing module 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TriggerDelayer' (22#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:24]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'L1_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:282]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'L2_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:299]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_HOLD' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:396]
INFO: [Synth 8-638] synthesizing module 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:20]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SynchEdgeDetector' (23#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:20]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_L1' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:403]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_L2' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:410]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_FAST_CLEAR' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:417]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_GathererBusy' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:437]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_AdcTrigger' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:513]
INFO: [Synth 8-638] synthesizing module 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:21]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_TriggerInExtended' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:52]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_ResetTriggerIn' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'InterclockTrigger' (24#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:21]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_ScalerTrigger' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:522]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_TransmitStart' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:531]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_AdcFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:540]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_TdcFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:549]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_ScalerFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:558]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_IsDaqMode' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:577]
INFO: [Synth 8-3491] module 'HoldExpander' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HoldExpander.vhd:11' bound to instance 'HoldExpander_0' of component 'HoldExpander' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:587]
INFO: [Synth 8-638] synthesizing module 'HoldExpander' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HoldExpander.vhd:25]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_HOLD' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HoldExpander.vhd:80]
	Parameter G_CLK bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'Delayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Delayer.vhd:11' bound to instance 'Delayer_0' of component 'Delayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HoldExpander.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Delayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Delayer.vhd:22]
	Parameter G_CLK bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Delayer' (25#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Delayer.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'HoldExpander' (26#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HoldExpander.vhd:25]
INFO: [Synth 8-3491] module 'BusyManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/BusyManager.vhd:11' bound to instance 'BusyManager_0' of component 'BusyManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:599]
INFO: [Synth 8-638] synthesizing module 'BusyManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/BusyManager.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BusyManager' (27#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/BusyManager.vhd:22]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_AdcTdcBusy' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:635]
INFO: [Synth 8-256] done synthesizing module 'TriggerManager' (28#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:66]
	Parameter G_STATUS_REGISTER_ADDR bound to: 32'b00000000000000000000000001110111 
INFO: [Synth 8-3491] module 'StatusRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/StatusRegister.vhd:12' bound to instance 'StatusRegister_0' of component 'StatusRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'StatusRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/StatusRegister.vhd:33]
	Parameter G_STATUS_REGISTER_ADDR bound to: 119 - type: integer 
	Parameter G_ADDR bound to: 119 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/StatusRegister.vhd:63]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized11' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 119 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized11' (28#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'StatusRegister' (29#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/StatusRegister.vhd:33]
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-3491] module 'ADC' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:12' bound to instance 'ADC_0' of component 'ADC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1307]
INFO: [Synth 8-638] synthesizing module 'ADC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:73]
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Controller' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Controller.vhd:12' bound to instance 'ADC_Controller_0' of component 'ADC_Controller' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:190]
INFO: [Synth 8-638] synthesizing module 'ADC_Controller' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Controller.vhd:38]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_0' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Controller.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ADC_Controller' (30#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Controller.vhd:38]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_HG1' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:216]
INFO: [Synth 8-638] synthesizing module 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
	Parameter G_ADDR bound to: 4096 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4096 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit' (31#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-638] synthesizing module 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam' (32#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000010000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_LG1' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4224 - type: integer 
	Parameter G_ADDR bound to: 4224 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4224 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized1' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized1' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000001000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_HG2' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:272]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized3' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4160 - type: integer 
	Parameter G_ADDR bound to: 4160 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized3' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4160 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized3' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized3' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000011000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_LG2' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:300]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized5' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4288 - type: integer 
	Parameter G_ADDR bound to: 4288 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized5' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4288 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized5' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized5' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Core.vhd:49]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_HG1' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:328]
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:12' bound to instance 'DualPortRam_0' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:90]
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:12' bound to instance 'DualPortRam_1' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:105]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SynchronizerNbit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:11' bound to instance 'Synchronizer_Wptr' of component 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:179]
INFO: [Synth 8-638] synthesizing module 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:37]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerNbit' (34#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SynchronizerNbit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:11' bound to instance 'Synchronizer_Rptr' of component 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer' (35#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_LG1' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:349]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_HG2' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:370]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_LG2' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'ADC' (36#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC.vhd:73]
INFO: [Synth 8-3491] module 'ReadRegisterSelector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegisterSelector.vhd:11' bound to instance 'ReadRegisterSelector_1' of component 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegisterSelector.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ReadRegisterSelector' (37#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegisterSelector.vhd:26]
INFO: [Synth 8-3491] module 'ReadRegisterSelector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReadRegisterSelector.vhd:11' bound to instance 'ReadRegisterSelector_2' of component 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1376]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 32'b00000000000000000000000100000000 
INFO: [Synth 8-3491] module 'MHTDC' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC.vhd:11' bound to instance 'MHTDC_0' of component 'MHTDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:1391]
INFO: [Synth 8-638] synthesizing module 'MHTDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC.vhd:49]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MHTDC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:16' bound to instance 'MHTDC_Core_0' of component 'MHTDC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MHTDC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:60]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-638] synthesizing module 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:26]
INFO: [Synth 8-3491] module 'FineCounter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/FineCounter.vhd:12' bound to instance 'FineCounter_0' of component 'FineCounter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FineCounter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/FineCounter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'FineCounter' (38#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/FineCounter.vhd:24]
INFO: [Synth 8-3491] module 'FineCounterDecoder' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/FineCounterDecoder.vhd:12' bound to instance 'FineCounterDecoder_0' of component 'FineCounterDecoder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:66]
INFO: [Synth 8-638] synthesizing module 'FineCounterDecoder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/FineCounterDecoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FineCounterDecoder' (39#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/FineCounterDecoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Counter' (40#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:26]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:193]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'MHTDC_ChannelBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_ChannelBuffer.vhd:25]
	Parameter G_WIDTH bound to: 46 - type: integer 
	Parameter G_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 46 - type: integer 
	Parameter G_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized4' (40#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_ChannelBuffer' (41#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_ChannelBuffer.vhd:25]
	Parameter G_LT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'MHTDC_Builder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Builder' (42#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MHTDC_Builder__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Builder__parameterized1' (42#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Builder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CommonStopManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/CommonStopManager.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'CommonStopManager' (43#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/CommonStopManager.vhd:27]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TimeWindowRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TimeWindowRegister.vhd:31]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
	Parameter G_ADDR bound to: 256 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized13' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 256 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized13' (43#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'TimeWindowRegister' (44#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TimeWindowRegister.vhd:31]
INFO: [Synth 8-4471] merging register 'CoarseCountTrailing_reg[42:0]' into 'CoarseCountLeading_reg[42:0]' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:263]
INFO: [Synth 8-4471] merging register 'CoarseCountCommonStop_reg[42:0]' into 'CoarseCountLeading_reg[42:0]' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element CoarseCountTrailing_reg was removed.  [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:263]
WARNING: [Synth 8-6014] Unused sequential element CoarseCountCommonStop_reg was removed.  [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Core' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_Core.vhd:60]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized6' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized2' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MHTDC' (46#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ScalerTimer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ScalerTimer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ScalerTimer' (47#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ScalerTimer.vhd:21]
INFO: [Synth 8-638] synthesizing module 'DiscriOr' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DiscriOr.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'DiscriOr' (48#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DiscriOr.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Scaler' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Scaler.vhd:37]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleScaler' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SingleScaler.vhd:25]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleScaler' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SingleScaler.vhd:25]
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized8' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized8' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized4' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DoubleBuffer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Scaler' (50#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Scaler.vhd:37]
INFO: [Synth 8-638] synthesizing module 'GlobalGatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalGatherer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ADC_Gatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Gatherer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ADC_Gatherer' (51#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ADC_Gatherer.vhd:51]
INFO: [Synth 8-638] synthesizing module 'TDC_Gatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TDC_Gatherer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TDC_Gatherer' (52#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TDC_Gatherer.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ScalerGatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ScalerGatherer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ScalerGatherer' (53#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ScalerGatherer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'GlobalGatherer' (54#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalGatherer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'GlobalSender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSender.vhd:28]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchFIFO' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchFIFO.vhd:32]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized10' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized10' (54#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'SynchFIFO' (55#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchFIFO.vhd:32]
INFO: [Synth 8-638] synthesizing module 'TCP_Sender_32bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TCP_Sender_32bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TCP_Sender_32bit' (56#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TCP_Sender_32bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'GlobalSender' (57#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalSender.vhd:28]
	Parameter G_SPI_FLASH_PROGRAMMER_ADDRESS bound to: 32'b00000000000000000010000000000000 
	Parameter G_SITCP_CLK_FREQ bound to: 25.000000 - type: float 
	Parameter G_SPI_CLK_FREQ bound to: 66.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SPI_FLASH_Programmer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SPI_FLASH_Programmer.vhd:40]
	Parameter G_SPI_FLASH_PROGRAMMER_ADDRESS bound to: 8192 - type: integer 
	Parameter G_SITCP_CLK_FREQ bound to: 25.000000 - type: float 
	Parameter G_SPI_CLK_FREQ bound to: 66.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SPI_CommandSender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SPI_CommandSender.vhd:35]
INFO: [Synth 8-638] synthesizing module 'SPI_IF' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SPI_IF.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'SPI_IF' (58#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SPI_IF.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'SPI_CommandSender' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SPI_CommandSender.vhd:35]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000011 
	Parameter G_LEN bound to: 8192 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 8195 - type: integer 
	Parameter G_LEN bound to: 8192 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized1' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000011 
	Parameter G_LEN bound to: 512 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized15' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 8195 - type: integer 
	Parameter G_LEN bound to: 512 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized15' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized12' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized12' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized14' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized14' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized3' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized3' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/PulseExtender.vhd:23]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000001 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized17' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 8193 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized17' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerNbit__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchronizerNbit__parameterized2' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SynchronizerNbit.vhd:23]
	Parameter G_RECONFIGURATION_MANAGER_ADDRESS bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ReconfigurationManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReconfigurationManager.vhd:27]
	Parameter G_RECONFIGURATION_MANAGER_ADDRESS bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationManager' (60#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/ReconfigurationManager.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SPI_FLASH_Programmer' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SPI_FLASH_Programmer.vhd:40]
	Parameter G_TRIGGER_WIDTH_ADDRESS bound to: 32'b00000000000000000000000010001000 
INFO: [Synth 8-638] synthesizing module 'TriggerWidth' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerWidth.vhd:33]
	Parameter G_TRIGGER_WIDTH_ADDRESS bound to: 136 - type: integer 
	Parameter G_ADDR bound to: 136 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized19' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 136 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized19' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Width_Adjuster' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Width_Adjuster.vhd:24]
	Parameter G_CLK bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Delayer__parameterized1' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Delayer.vhd:22]
	Parameter G_CLK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Delayer__parameterized1' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Delayer.vhd:22]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register trigger_s_reg in module Width_Adjuster. This is not a recommended register style for Xilinx devices  [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Width_Adjuster.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'Width_Adjuster' (62#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/Width_Adjuster.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TriggerWidth' (63#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerWidth.vhd:33]
	Parameter G_SELECTABLE_LOGIC_ADDRESS bound to: 32'b00000000000000000000000001111000 
INFO: [Synth 8-638] synthesizing module 'SelectableLogic' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SelectableLogic.vhd:31]
	Parameter G_SELECTABLE_LOGIC_ADDRESS bound to: 120 - type: integer 
	Parameter G_ADDR bound to: 120 - type: integer 
	Parameter G_LEN bound to: 11 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized21' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 120 - type: integer 
	Parameter G_LEN bound to: 11 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized21' (63#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SelectableLogic' (64#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SelectableLogic.vhd:31]
	Parameter G_TESTCHARGE_ADDRESS bound to: 32'b00000000000000010000001000000000 
INFO: [Synth 8-638] synthesizing module 'TestChargeInjection' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TestChargeInjection.vhd:37]
	Parameter G_TESTCHARGE_ADDRESS bound to: 66048 - type: integer 
	Parameter G_ADDR bound to: 66048 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized23' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 66048 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized23' (64#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'TestChargeInjection' (65#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TestChargeInjection.vhd:37]
	Parameter G_HV_CONTROL_ADDR bound to: 32'b00000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'HVControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HVControl.vhd:39]
	Parameter G_HV_CONTROL_ADDR bound to: 65536 - type: integer 
	Parameter G_ADDR bound to: 65536 - type: integer 
	Parameter G_LEN bound to: 4 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized25' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65536 - type: integer 
	Parameter G_LEN bound to: 4 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized25' (65#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (66#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'HVControl' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/HVControl.vhd:39]
	Parameter G_MONITOR_ADC_ADDR bound to: 32'b00000000000000010000000000010000 
	Parameter G_READ_MADC_ADDR bound to: 32'b00000000000000010000000000100000 
INFO: [Synth 8-638] synthesizing module 'MADC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MADC.vhd:40]
	Parameter G_MONITOR_ADC_ADDR bound to: 65552 - type: integer 
	Parameter G_READ_MADC_ADDR bound to: 65568 - type: integer 
	Parameter G_ADDR bound to: 65552 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized27' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65552 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized27' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65568 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized3' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 65568 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized3' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Sender.vhd:36]
INFO: [Synth 8-638] synthesizing module 'MADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MADC_Core.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MADC_Core' (68#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MADC_Core.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MADC' (69#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MADC.vhd:40]
INFO: [Synth 8-638] synthesizing module 'LEDControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/LEDControl.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'LEDControl' (70#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/LEDControl.vhd:37]
	Parameter G_USER_OUTPUT_ADDR bound to: 32'b00000000000000010000000000110000 
INFO: [Synth 8-638] synthesizing module 'UsrClkOut' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/UsrClkOut.vhd:37]
	Parameter G_USER_OUTPUT_ADDR bound to: 65584 - type: integer 
	Parameter G_ADDR bound to: 65584 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized29' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65584 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized29' (70#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UsrClkOut' (71#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/UsrClkOut.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (72#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TopLevel.vhd:128]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[31]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[30]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[29]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[28]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[27]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[26]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[25]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[24]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[23]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[22]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[21]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[20]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[19]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[18]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[17]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[16]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[15]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[14]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[13]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[12]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[11]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[10]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[9]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[8]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[7]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[6]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[5]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[4]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[3]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[2]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[1]
WARNING: [Synth 8-3331] design LEDControl has unconnected port RBCP_ADDR[0]
WARNING: [Synth 8-3331] design TestChargeInjection has unconnected port RST
WARNING: [Synth 8-3331] design Width_Adjuster has unconnected port WIDTH_cnt[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 826.676 ; gain = 294.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 826.676 ; gain = 294.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 826.676 ; gain = 294.305
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ClockManager_0/BUFG_AD9220_CLK_OUT' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ClockManager_0/MMCM_0/IBUFG_EXT_CLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ClockManager_0/BUFG_AD9220_CLK_OUT' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/pblock.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/pblock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/pblock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/timing.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/timing.xdc:13]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/constraint/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1034.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FDC => FDCE: 138 instances
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1034.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1034.414 ; gain = 502.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1034.414 ; gain = 502.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1034.414 ; gain = 502.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'Serializer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'SlowControl'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'SlowControl__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ReadRegister'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ReadRegister__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TriggerDelayer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'TriggerManager'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'RBCP_Receiver16bit'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'RBCP_Receiver16bit__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'RBCP_Receiver16bit__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'RBCP_Receiver16bit__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Core__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'MHTDC_Builder'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'MHTDC_Builder__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/MHTDC_ChannelBuffer.vhd:88]
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'Scaler'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ADC_Gatherer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'TDC_Gatherer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ScalerGatherer'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalGatherer.vhd:360]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/GlobalGatherer.vhd:354]
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'GlobalGatherer'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'TCP_Sender_32bit'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'SPI_IF'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'SPI_CommandSender'
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'ReconfigurationManager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 clk_low |                              010 |                               01
                clk_high |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'Serializer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
        start_serializer |                              010 |                               01
               wait_busy |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'SlowControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
        start_serializer |                              010 |                               01
               wait_busy |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'SlowControl__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00100 |                              000
             srin_high_0 |                            10000 |                              001
             srin_high_1 |                            01000 |                              010
                 clk_low |                            00010 |                              011
                clk_high |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ReadRegister'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00100 |                              000
             srin_high_0 |                            10000 |                              001
             srin_high_1 |                            01000 |                              010
                 clk_low |                            00010 |                              011
                clk_high |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ReadRegister__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'trigger_s_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               wait_trig |                              001 |                               00
                delaying |                              010 |                               01
                 trig_on |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'TriggerDelayer'
WARNING: [Synth 8-327] inferring latch for variable 'counter_25M_next_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'counter_next_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:44]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
        send_adc_trigger |                        000000010 |                             0001
           hold_received |                        000000100 |                             0010
             l1_received |                        000001000 |                             0011
             clear_state |                        000010000 |                             0101
      wait_gatherer_busy |                        000100000 |                             0100
     send_transmit_start |                        001000000 |                             0110
       wait_adc_tdc_busy |                        010000000 |                             0111
              reset_busy |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'TriggerManager'
WARNING: [Synth 8-327] inferring latch for variable 'GlobalSelectableTrigger_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/TriggerManager.vhd:262]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
           receive_upper |                              010 |                               01
              write_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'RBCP_Receiver16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
           wait_adc_data |                        100000000 |                             0001
         countup_channel |                        010000000 |                             0010
          write_adc_data |                        001000000 |                             0011
            write_footer |                        000100000 |                             0100
         write_data_size |                        000010000 |                             0101
               wait_full |                        000001000 |                             0110
          write_complete |                        000000100 |                             0111
                   clear |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ADC_Core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
           receive_upper |                              010 |                               01
              write_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'RBCP_Receiver16bit__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
           wait_adc_data |                        100000000 |                             0001
         countup_channel |                        010000000 |                             0010
          write_adc_data |                        001000000 |                             0011
            write_footer |                        000100000 |                             0100
         write_data_size |                        000010000 |                             0101
               wait_full |                        000001000 |                             0110
          write_complete |                        000000100 |                             0111
                   clear |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ADC_Core__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
           receive_upper |                              010 |                               01
              write_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'RBCP_Receiver16bit__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
           wait_adc_data |                        100000000 |                             0001
         countup_channel |                        010000000 |                             0010
          write_adc_data |                        001000000 |                             0011
            write_footer |                        000100000 |                             0100
         write_data_size |                        000010000 |                             0101
               wait_full |                        000001000 |                             0110
          write_complete |                        000000100 |                             0111
                   clear |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ADC_Core__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
           receive_upper |                              010 |                               01
              write_data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'RBCP_Receiver16bit__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
           wait_adc_data |                        100000000 |                             0001
         countup_channel |                        010000000 |                             0010
          write_adc_data |                        001000000 |                             0011
            write_footer |                        000100000 |                             0100
         write_data_size |                        000010000 |                             0101
               wait_full |                        000001000 |                             0110
          write_complete |                        000000100 |                             0111
                   clear |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ADC_Core__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
               read_data |                        010000000 |                             0001
              write_data |                        100000000 |                             0010
            write_footer |                        000100000 |                             0100
         write_data_size |                        000010000 |                             0101
               wait_full |                        000001000 |                             0110
          write_complete |                        000000100 |                             0111
             clear_state |                        000000001 |                             1000
            next_channel |                        001000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'MHTDC_Builder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000010 |                             0000
               read_data |                        010000000 |                             0001
              write_data |                        100000000 |                             0010
            write_footer |                        000100000 |                             0100
         write_data_size |                        000010000 |                             0101
               wait_full |                        000001000 |                             0110
          write_complete |                        000000100 |                             0111
             clear_state |                        000000001 |                             1000
            next_channel |                        001000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'MHTDC_Builder__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000010 |                              000
                 capture |                          1000000 |                              001
            reset_scaler |                          0100000 |                              010
                transmit |                          0010000 |                              011
               wait_full |                          0001000 |                              100
             write_wcomp |                          0000100 |                              101
             clear_state |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'Scaler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
              wait_ready |                        000000010 |                             0001
               read_data |                        000000100 |                             0010
              store_data |                        000001000 |                             0011
           read_complete |                        000010000 |                             1000
             inc_din_sel |                        000100000 |                             0110
             clear_raddr |                        001000000 |                             0111
               wait_full |                        010000000 |                             0100
              write_data |                        100000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'ADC_Gatherer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
              wait_ready |                        000000010 |                             0001
               read_data |                        000000100 |                             0010
              store_data |                        000001000 |                             0011
           read_complete |                        000010000 |                             1000
             inc_din_sel |                        000100000 |                             0110
             clear_raddr |                        001000000 |                             0111
               wait_full |                        010000000 |                             0100
              write_data |                        100000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'TDC_Gatherer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              wait_ready |                              001 |                              001
               read_data |                              010 |                              010
              store_data |                              011 |                              011
               wait_full |                              100 |                              100
              write_data |                              101 |                              101
           read_complete |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ScalerGatherer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000010000 |                             0000
wait_adc_tdc_scaler_ready |                  000010000000000 |                             0001
          read_data_size |                  000000000100000 |                             0010
         store_data_size |                  000000000000001 |                             0011
               wait_full |                  000000000000010 |                             0100
         write_data_size |                  000000000000100 |                             0101
      start_adc_gatherer |                  010000000000000 |                             0110
       wait_adc_gatherer |                  000100000000000 |                             0111
       adc_read_complete |                  100000000000000 |                             1000
      start_tdc_gatherer |                  001000000000000 |                             1001
       wait_tdc_gatherer |                  000001000000000 |                             1010
       tdc_read_complete |                  000000010000000 |                             1011
   start_scaler_gatherer |                  000000001000000 |                             1100
    wait_scaler_gatherer |                  000000000001000 |                             1101
    scaler_read_complete |                  000000100000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'GlobalGatherer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0110 |                             0000
          read_from_fifo |                             0101 |                             0001
             load_to_reg |                             0011 |                             0010
              first_byte |                             0001 |                             0100
             second_byte |                             0010 |                             0101
              third_byte |                             1001 |                             0110
             fourth_byte |                             0111 |                             0111
fourth_byte_with_read_from_fifo |                             0100 |                             1010
third_byte_with_read_from_fifo |                             1010 |                             1000
fourth_byte_with_load_to_reg |                             1000 |                             1001
              wait_afull |                             0000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'TCP_Sender_32bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                 prepare |                            00010 |                              001
                sclk_low |                            00100 |                              010
               sclk_high |                            01000 |                              011
                   pause |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'SPI_IF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                start_if |                             0010 |                               01
               wait_busy |                             0100 |                               10
              write_data |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'SPI_CommandSender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 state_m |                              001 |                              001
                state_mi |                              010 |                              010
               state_miw |                              011 |                              011
              state_miwa |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'ReconfigurationManager'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.414 ; gain = 502.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MMCM__GC0         |           1|        13|
|2     |ClockManager__GC0 |           1|         5|
|3     |MHTDC             |           1|     34492|
|4     |TopLevel__GCB1    |           1|     11352|
|5     |TopLevel__GCB2    |           1|     29251|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     13 Bit       Adders := 1     
	   7 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 72    
	   2 Input      7 Bit       Adders := 67    
	  17 Input      7 Bit       Adders := 2     
	  64 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 138   
	  16 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 257   
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 15    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 14    
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	             1000 Bit    Registers := 1     
	              100 Bit    Registers := 64    
	               69 Bit    Registers := 1     
	               46 Bit    Registers := 130   
	               32 Bit    Registers := 11    
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 12    
	               20 Bit    Registers := 7     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 75    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 42    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 142   
	                4 Bit    Registers := 902   
	                3 Bit    Registers := 139   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 956   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              40K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 8     
	              736 Bit         RAMs := 128   
	              512 Bit         RAMs := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 9     
	   3 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   7 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 24    
	   4 Input     21 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 7     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 13    
	   9 Input      9 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 72    
	   3 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 13    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 35    
	   2 Input      5 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 134   
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 19    
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 129   
	   2 Input      2 Bit        Muxes := 139   
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 782   
	   9 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MHTDC_Builder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module MHTDC_Builder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     46 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module FineCounter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TimeWindowRegister 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module FineCounter__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FineCounter__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FineCounter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FineCounterDecoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__93 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__94 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__95 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__96 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__97 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__98 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__99 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__100 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__101 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__102 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__103 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__104 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__105 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__106 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__107 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__108 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__109 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__110 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__111 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__112 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__113 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__114 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__115 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__116 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__117 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__118 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__119 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__120 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__121 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__122 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__123 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__124 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__125 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__126 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4__127 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
+---RAMs : 
	              736 Bit         RAMs := 1     
Module MHTDC_ChannelBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DualPortRam__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module DualPortRam__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module DoubleBuffer__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module DualPortRam__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module DoubleBuffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module DualPortRam__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module DoubleBuffer__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EdgeDetector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SingleScaler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Scaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               13 Bit    Registers := 69    
	                7 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module ADC_Gatherer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module TDC_Gatherer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module ScalerGatherer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module GlobalGatherer 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 1     
Module SynchEdgeDetector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ADC_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module RBCP_Receiver16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DualPortRam 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver16bit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DualPortRam__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver16bit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DualPortRam__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver16bit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DualPortRam__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ADC_Core__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DoubleBuffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DoubleBuffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DoubleBuffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DualPortRam__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DualPortRam__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module DoubleBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module SlowControlRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module SlowControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module SlowControlRegister__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Serializer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module SlowControl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PulseExtender__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ReadRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PulseExtender__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ReadRegister__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TriggerDelayer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module TriggerDelayer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module TriggerDelayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module SynchEdgeDetector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchEdgeDetector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchEdgeDetector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchEdgeDetector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module InterclockTrigger__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InterclockTrigger__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InterclockTrigger__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InterclockTrigger__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InterclockTrigger__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InterclockTrigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SynchEdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Delayer 
Detailed RTL Component Info : 
+---Registers : 
	             1000 Bit    Registers := 1     
Module HoldExpander 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BusyManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TriggerManager 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module StatusRegister 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module RBCP_Receiver 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module DFF_1Shot__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DFF_1Shot 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PulseExtender__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PulseExtender__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DirectControl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module ReadRegisterSelector__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ReadRegisterSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RBCP_Sender 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Version 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module ScalerTimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module RBCP_Distributor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XC7A_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module EdgeDetector__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module EdgeDetector__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module PulseExtender 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ResetManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DualPortRam__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module TCP_Sender_32bit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module SPI_IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SPI_CommandSender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module RBCP_Sender__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RBCP_Receiver__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module DualPortRam__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module DualPortRam__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module PulseExtender__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SynchEdgeDetector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RBCP_Receiver__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module ReconfigurationManager 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module SPI_FLASH_Programmer 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Delayer__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Delayer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Width_Adjuster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TriggerWidth 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module RBCP_Receiver__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module SelectableLogic 
Detailed RTL Component Info : 
+---Adders : 
	  17 Input      7 Bit       Adders := 2     
	  64 Input      7 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 131   
Module RBCP_Receiver__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module TestChargeInjection 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module RBCP_Receiver__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module shift_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HVControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module RBCP_Receiver__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module RBCP_Sender__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module MADC_Core 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 8     
	   4 Input     24 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module MADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module LEDControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module RBCP_Receiver__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module UsrClkOut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   7 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[6]
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM SynchFIFO_0/DualPortRam_0/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ReadBuf/RamData_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM WriteBuf/RamData_reg to conserve power
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[12]' (FD) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/DelayedDout_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/GlobalGatherer_0/EventNumber_reg[0]' (FDCE) to 'i_0/GlobalGatherer_0/EventNumber_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/GlobalGatherer_0/EventNumber_reg[1]' (FDCE) to 'i_0/GlobalGatherer_0/EventNumber_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/GlobalGatherer_0/EventNumber_reg[2]' (FDCE) to 'i_0/GlobalGatherer_0/SpillNumber_reg'
INFO: [Synth 8-3886] merging instance 'i_0/GlobalGatherer_0/Header_reg[12]' (FDCE) to 'i_0/GlobalGatherer_0/Header_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/GlobalGatherer_0/Header_reg[13]' (FDCE) to 'i_0/GlobalGatherer_0/Header_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/GlobalGatherer_0/Header_reg[14]' (FDCE) to 'i_0/GlobalGatherer_0/Header_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_1/GlobalReadRegister_0/ReadRegister_2/PulseExtender_0/Dff_reg[0]' (FDC) to 'i_1/GlobalReadRegister_0/ReadRegister_2/RBCP_Receiver_0/DelayedWe_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalReadRegister_0/ReadRegister_2/PulseExtender_0/Dff_reg[1]' (FDC) to 'i_1/GlobalReadRegister_0/ReadRegister_2/RBCP_Receiver_0/DelayedWe_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalReadRegister_0/ReadRegister_1/PulseExtender_0/Dff_reg[0]' (FDC) to 'i_1/GlobalReadRegister_0/ReadRegister_1/RBCP_Receiver_0/DelayedWe_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalReadRegister_0/ReadRegister_1/PulseExtender_0/Dff_reg[1]' (FDC) to 'i_1/GlobalReadRegister_0/ReadRegister_1/RBCP_Receiver_0/DelayedWe_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg_rep[0]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg_rep[1]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg_rep[2]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg_rep[3]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg_rep[4]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg_rep[5]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_2/Count_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg_rep[0]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg_rep[1]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg_rep[2]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg_rep[3]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg_rep[4]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg_rep[5]' (FDCE) to 'i_1/GlobalSlowControl_0/SlowControl_1/Count_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/HVControl_O/\dac_par_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_1/Version_0/Rd_reg[3]' (FDC) to 'i_1/Version_0/Rd_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Version_0/Rd_reg[6]' (FDC) to 'i_1/Version_0/Rd_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1/Version_0/RBCP_Sender_0/DelayedRd_reg[3]' (FDC) to 'i_1/Version_0/RBCP_Sender_0/DelayedRd_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_1/Version_0/RBCP_Sender_0/DelayedRd_reg[6]' (FDC) to 'i_1/Version_0/RBCP_Sender_0/DelayedRd_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1181.879 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized8:  | RamData_reg | 128 x 21(NO_CHANGE)    | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized8:  | RamData_reg | 128 x 21(NO_CHANGE)    | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized10: | RamData_reg | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|DualPortRam__parameterized12: | RamData_reg | 8 K x 8(NO_CHANGE)     | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|DualPortRam__parameterized14: | RamData_reg | 512 x 8(NO_CHANGE)     | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                                              | RTL Object                                            | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+--------------+
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[1].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[2].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[3].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[4].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[5].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[6].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[7].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[8].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[9].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[11].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[13].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[14].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[15].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[16].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[17].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[20].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[23].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[24].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[25].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[26].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[27].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[28].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[29].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[30].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[31].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[32].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[34].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[35].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[36].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[37].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[38].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[41].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[42].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[45].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[47].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[48].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[49].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[50].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[51].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[52].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[54].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[56].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[58].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[59].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[62].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[63].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[0].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[1].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[2].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[4].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[6].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[9].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[10].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[12].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[16].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[17].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[19].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[20].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[22].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[23].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[24].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[25].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[26].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[28].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[30].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[31].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[32].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[33].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[34].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[35].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[36].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[37].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[38].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[40].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[41].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[42].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[43].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[45].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[47].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[48].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[49].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[50].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[51].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[53].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[54].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[55].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[58].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[59].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[60].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[61].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[63].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|i_1/GlobalSlowControl_0                                                                  | SlowControl_1/SlowControlRegister_0/RamData_reg       | Implied   | 64 x 8               | RAM64M x 3   | 
|i_1/GlobalSlowControl_0                                                                  | SlowControl_2/SlowControlRegister_0/RamData_reg       | Implied   | 64 x 8               | RAM64M x 3   | 
+-----------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_1/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_1/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_2/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_2/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_3/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/i_3/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_361/ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_362/ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_363/ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_364/ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_365/ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_366/ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_367/ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_368/ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/GlobalSender_0/i_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/GlobalSender_0/i_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/GlobalSender_0/i_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/GlobalSender_0/i_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/SPI_FLASH_Programmer_0/i_0/ReadBuf/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/SPI_FLASH_Programmer_0/i_0/ReadBuf/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MMCM__GC0         |           1|        13|
|2     |ClockManager__GC0 |           1|         5|
|3     |MHTDC             |           1|     34668|
|4     |TopLevel__GCB1    |           1|      7581|
|5     |TopLevel__GCB2    |           1|     27897|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:34 . Memory (MB): peak = 1181.879 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 1181.879 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized6:  | RamData_reg | 2 K x 20(NO_CHANGE)    | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|DualPortRam__parameterized8:  | RamData_reg | 128 x 21(NO_CHANGE)    | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized8:  | RamData_reg | 128 x 21(NO_CHANGE)    | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized2:  | RamData_reg | 64 x 21(NO_CHANGE)     | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DualPortRam__parameterized10: | RamData_reg | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|DualPortRam__parameterized12: | RamData_reg | 8 K x 8(NO_CHANGE)     | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|DualPortRam__parameterized14: | RamData_reg | 512 x 8(NO_CHANGE)     | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                                              | RTL Object                                            | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+--------------+
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[1].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[2].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[3].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[4].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[5].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[6].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[7].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[8].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[9].MHTDC_ChannelBuffer_Leading     | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[11].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[13].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[14].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[15].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[16].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[17].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[20].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[23].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[24].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[25].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[26].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[27].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[28].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[29].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[30].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[31].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[32].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[34].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[35].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[36].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[37].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[38].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[41].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[42].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[45].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[47].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[48].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[49].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[50].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[51].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[52].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[54].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[56].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[58].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[59].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[62].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_LEADING_GENERATE[63].MHTDC_ChannelBuffer_Leading    | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[0].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[1].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[2].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[4].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[6].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[9].MHTDC_ChannelBuffer_Trailing   | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[10].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[12].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[16].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[17].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[19].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[20].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[22].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[23].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[24].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[25].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[26].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[28].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[30].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[31].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[32].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[33].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[34].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[35].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[36].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[37].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[38].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[40].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[41].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[42].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[43].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[45].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[47].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[48].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[49].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[50].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[51].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[53].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[54].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[55].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[58].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[59].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[60].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[61].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|MHTDC_0/MHTDC_Core_0/\CHANNEL_BUFFER_TRAILING_GENERATE[63].MHTDC_ChannelBuffer_Trailing  | DualPortRam_0/RamData_reg                             | Implied   | 16 x 46              | RAM32M x 8   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|TopLevel                                                                                 | ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|i_1/GlobalSlowControl_0                                                                  | SlowControl_1/SlowControlRegister_0/RamData_reg       | Implied   | 64 x 8               | RAM64M x 3   | 
|i_1/GlobalSlowControl_0                                                                  | SlowControl_2/SlowControlRegister_0/RamData_reg       | Implied   | 64 x 8               | RAM64M x 3   | 
+-----------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |MMCM__GC0         |           1|        13|
|2     |ClockManager__GC0 |           1|         5|
|3     |MHTDC             |           1|     34668|
|4     |TopLevel__GCB1    |           1|      7581|
|5     |TopLevel__GCB2    |           1|     27829|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[12]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[12]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[13]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[13]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[14]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[14]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[15]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[15]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[1]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[1]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[0]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[0]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[3]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[3]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[2]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[2]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[5]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[5]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[4]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[4]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[7]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[7]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[6]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[6]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[16]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[16]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[17]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[17]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[18]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[18]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[19]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[19]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[20]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[20]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[21]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[21]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[22]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[22]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[23]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[23]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[9]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[9]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[8]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[8]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[11]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[11]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/TimeWindow_reg[10]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/TimeWindow_reg[10]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[24]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[24]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[25]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[25]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[26]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[26]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[27]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[27]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[28]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[28]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[29]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[29]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[30]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[30]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[31]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[31]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[45]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[45]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[32]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[32]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[33]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[33]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[34]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[34]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[35]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[35]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[36]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[36]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[37]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[37]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[38]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[38]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[39]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[39]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[40]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[40]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[41]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[41]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[42]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[42]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[43]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[43]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[44]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[44]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[0]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[0]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[1]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[1]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[2]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[2]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[3]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[3]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[4]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[4]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[5]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[5]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[6]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[6]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[7]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[7]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[8]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[8]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[9]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[9]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[10]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[10]'
INFO: [Synth 8-3886] merging instance 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CommonStopCount_reg[11]' (FDE) to 'MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[11]'
INFO: [Synth 8-3886] merging instance 'Version_0/RBCP_Sender_0/DelayedAddr_reg[0]' (FDC) to 'MADC_O/RBCP_Sender_O/DelayedAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'Version_0/RBCP_Sender_0/DelayedAddr_reg[1]' (FDC) to 'MADC_O/RBCP_Sender_O/DelayedAddr_reg[1]'
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 14 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:04 ; elapsed = 00:03:09 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:03:09 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:10 ; elapsed = 00:03:15 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:03:15 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:16 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:11 ; elapsed = 00:03:16 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TopLevel__GCB2 | TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]                                                      | 1000   | 1     | NO           | NO                 | YES               | 0      | 32      | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[2]                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/CommonStopManager_0/MHTDC_Counter_0/FineCounterDecoder_0/Stage0_reg[0]                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]   | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]   | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2] | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|TopLevel       | MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+---------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |SiTCP_XC7A_32K_BBT_V70 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |SiTCP_XC7A_32K_BBT_V70 |     1|
|2     |BUFG                   |    12|
|3     |BUFGCE                 |     1|
|4     |CARRY4                 |   529|
|5     |LUT1                   |   545|
|6     |LUT2                   |  1317|
|7     |LUT3                   |  1517|
|8     |LUT4                   |  1666|
|9     |LUT5                   |  1328|
|10    |LUT6                   |  5431|
|11    |MMCME2_ADV             |     2|
|12    |MUXF7                  |  1759|
|13    |MUXF8                  |   534|
|14    |RAM32M                 |  1036|
|15    |RAM64M                 |     6|
|16    |RAMB18E1               |     4|
|17    |RAMB18E1_1             |    10|
|18    |RAMB18E1_3             |     1|
|19    |RAMB36E1               |     4|
|20    |RAMB36E1_1             |     4|
|21    |RAMB36E1_2             |     2|
|22    |SRL16E                 |   387|
|23    |SRLC32E                |    32|
|24    |FDC                    |   138|
|25    |FDCE                   |  7561|
|26    |FDPE                   |    95|
|27    |FDRE                   | 13157|
|28    |FDSE                   |    79|
|29    |LD                     |    52|
|30    |LDC                    |    64|
|31    |IBUF                   |   139|
|32    |IBUFG                  |     1|
|33    |IOBUF                  |     1|
|34    |OBUF                   |    73|
|35    |OBUFT                  |     4|
+------+-----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                  |Module                             |Cells |
+------+--------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                       |                                   | 37791|
|2     |  DirectControl_0                                                         |DirectControl                      |    49|
|3     |    DFF_1Shot_START_SC_CYCLE1                                             |DFF_1Shot                          |     2|
|4     |    DFF_1Shot_START_SC_CYCLE2                                             |DFF_1Shot_979                      |     2|
|5     |    PulseExtender_START_SC_CYCLE1                                         |PulseExtender__parameterized1_980  |    12|
|6     |    PulseExtender_START_SC_CYCLE2                                         |PulseExtender__parameterized1_981  |    12|
|7     |    RBCP_Receiver_0                                                       |RBCP_Receiver                      |     2|
|8     |  ADC_0                                                                   |ADC                                |  1196|
|9     |    ADC_Controller_0                                                      |ADC_Controller                     |    31|
|10    |      SynchEdgeDetector_0                                                 |SynchEdgeDetector_1019             |     4|
|11    |        Synchronizer_0                                                    |Synchronizer_1020                  |     3|
|12    |    ADC_Core_HG1                                                          |ADC_Core                           |   228|
|13    |      PedestalSuppressionRam                                              |DualPortRam_1018                   |    34|
|14    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit                 |    76|
|15    |    ADC_Core_HG2                                                          |ADC_Core__parameterized3           |   223|
|16    |      PedestalSuppressionRam                                              |DualPortRam_1017                   |    34|
|17    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized3 |    68|
|18    |    ADC_Core_LG1                                                          |ADC_Core__parameterized1           |   222|
|19    |      PedestalSuppressionRam                                              |DualPortRam_1016                   |    34|
|20    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized1 |    68|
|21    |    ADC_Core_LG2                                                          |ADC_Core__parameterized5           |   222|
|22    |      PedestalSuppressionRam                                              |DualPortRam                        |    34|
|23    |      RBCP_Receiver_0                                                     |RBCP_Receiver16bit__parameterized5 |    68|
|24    |    ADC_EventBuffer_HG1                                                   |DoubleBuffer                       |    80|
|25    |      DualPortRam_0                                                       |DualPortRam__parameterized2_1008   |    25|
|26    |      DualPortRam_1                                                       |DualPortRam__parameterized2_1009   |    34|
|27    |      Synchronizer_Rptr                                                   |SynchronizerNbit_1010              |     8|
|28    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1014                  |     5|
|29    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1015                  |     3|
|30    |      Synchronizer_Wptr                                                   |SynchronizerNbit_1011              |     6|
|31    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1012                  |     3|
|32    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1013                  |     3|
|33    |    ADC_EventBuffer_HG2                                                   |DoubleBuffer_982                   |    84|
|34    |      DualPortRam_0                                                       |DualPortRam__parameterized2_1000   |    19|
|35    |      DualPortRam_1                                                       |DualPortRam__parameterized2_1001   |    44|
|36    |      Synchronizer_Rptr                                                   |SynchronizerNbit_1002              |     8|
|37    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1006                  |     5|
|38    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1007                  |     3|
|39    |      Synchronizer_Wptr                                                   |SynchronizerNbit_1003              |     6|
|40    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_1004                  |     3|
|41    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_1005                  |     3|
|42    |    ADC_EventBuffer_LG1                                                   |DoubleBuffer_983                   |    50|
|43    |      DualPortRam_0                                                       |DualPortRam__parameterized2_992    |    11|
|44    |      DualPortRam_1                                                       |DualPortRam__parameterized2_993    |    18|
|45    |      Synchronizer_Rptr                                                   |SynchronizerNbit_994               |     8|
|46    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_998                   |     5|
|47    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_999                   |     3|
|48    |      Synchronizer_Wptr                                                   |SynchronizerNbit_995               |     6|
|49    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_996                   |     4|
|50    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_997                   |     2|
|51    |    ADC_EventBuffer_LG2                                                   |DoubleBuffer_984                   |    55|
|52    |      DualPortRam_0                                                       |DualPortRam__parameterized2        |    11|
|53    |      DualPortRam_1                                                       |DualPortRam__parameterized2_985    |    23|
|54    |      Synchronizer_Rptr                                                   |SynchronizerNbit_986               |     8|
|55    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_990                   |     5|
|56    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_991                   |     3|
|57    |      Synchronizer_Wptr                                                   |SynchronizerNbit_987               |     6|
|58    |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_988                   |     3|
|59    |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_989                   |     3|
|60    |  ClockManager_0                                                          |ClockManager                       |    22|
|61    |    MMCM_0                                                                |MMCM                               |    17|
|62    |  GlobalGatherer_0                                                        |GlobalGatherer                     |   399|
|63    |    ADC_Gatherer_0                                                        |ADC_Gatherer                       |   110|
|64    |    ScalerGatherer_0                                                      |ScalerGatherer                     |    72|
|65    |    TDC_Gatherer_0                                                        |TDC_Gatherer                       |   145|
|66    |  GlobalReadRegister_0                                                    |GlobalReadRegister                 |    94|
|67    |    ReadRegister_1                                                        |ReadRegister                       |    48|
|68    |      PulseExtender_0                                                     |PulseExtender__parameterized1_977  |    10|
|69    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized5      |     4|
|70    |      Synchronizer_0                                                      |Synchronizer_978                   |     3|
|71    |    ReadRegister_2                                                        |ReadRegister__parameterized1       |    46|
|72    |      PulseExtender_0                                                     |PulseExtender__parameterized1      |    10|
|73    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized7      |     2|
|74    |      Synchronizer_0                                                      |Synchronizer_976                   |     3|
|75    |  GlobalSender_0                                                          |GlobalSender                       |   109|
|76    |    SynchFIFO_0                                                           |SynchFIFO                          |    55|
|77    |      DualPortRam_0                                                       |DualPortRam__parameterized10       |     5|
|78    |    TCP_Sender_32bit_0                                                    |TCP_Sender_32bit                   |    54|
|79    |  GlobalSlowControl_0                                                     |GlobalSlowControl                  |   134|
|80    |    SlowControl_1                                                         |SlowControl                        |    67|
|81    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized1      |     2|
|82    |      Serializer_0                                                        |Serializer_972                     |    28|
|83    |      SlowControlRegister_0                                               |SlowControlRegister_973            |    11|
|84    |      Synchronizer_SelectSC                                               |Synchronizer_974                   |     3|
|85    |      Synchronizer_StartCycle                                             |Synchronizer_975                   |     2|
|86    |    SlowControl_2                                                         |SlowControl__parameterized1        |    67|
|87    |      RBCP_Receiver_0                                                     |RBCP_Receiver__parameterized3      |     2|
|88    |      Serializer_0                                                        |Serializer                         |    28|
|89    |      SlowControlRegister_0                                               |SlowControlRegister                |    11|
|90    |      Synchronizer_SelectSC                                               |Synchronizer_970                   |     3|
|91    |      Synchronizer_StartCycle                                             |Synchronizer_971                   |     2|
|92    |  HVControl_O                                                             |HVControl                          |   153|
|93    |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized25     |     2|
|94    |    shift_reg_O                                                           |shift_reg                          |    54|
|95    |  LEDControl_O                                                            |LEDControl                         |   360|
|96    |  MADC_O                                                                  |MADC                               |   364|
|97    |    MADC_Core_O                                                           |MADC_Core                          |   214|
|98    |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized27     |     3|
|99    |    RBCP_Sender_O                                                         |RBCP_Sender__parameterized3        |    18|
|100   |  MHTDC_0                                                                 |MHTDC                              | 19028|
|101   |    MHTDC_Core_0                                                          |MHTDC_Core                         | 18795|
|102   |      \CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer                |    81|
|103   |        DualPortRam_0                                                     |DualPortRam__parameterized4_969    |    58|
|104   |      \CHANNEL_BUFFER_LEADING_GENERATE[1].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_342            |    81|
|105   |        DualPortRam_0                                                     |DualPortRam__parameterized4_958    |    58|
|106   |      \CHANNEL_BUFFER_LEADING_GENERATE[2].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_353            |    81|
|107   |        DualPortRam_0                                                     |DualPortRam__parameterized4_947    |    58|
|108   |      \CHANNEL_BUFFER_LEADING_GENERATE[3].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_364            |    81|
|109   |        DualPortRam_0                                                     |DualPortRam__parameterized4_936    |    58|
|110   |      \CHANNEL_BUFFER_LEADING_GENERATE[4].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_375            |    81|
|111   |        DualPortRam_0                                                     |DualPortRam__parameterized4_925    |    58|
|112   |      \CHANNEL_BUFFER_LEADING_GENERATE[5].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_386            |    81|
|113   |        DualPortRam_0                                                     |DualPortRam__parameterized4_914    |    58|
|114   |      \CHANNEL_BUFFER_LEADING_GENERATE[6].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_391            |    81|
|115   |        DualPortRam_0                                                     |DualPortRam__parameterized4_909    |    58|
|116   |      \CHANNEL_BUFFER_LEADING_GENERATE[7].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_392            |    81|
|117   |        DualPortRam_0                                                     |DualPortRam__parameterized4_908    |    58|
|118   |      \CHANNEL_BUFFER_LEADING_GENERATE[8].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_393            |    81|
|119   |        DualPortRam_0                                                     |DualPortRam__parameterized4_907    |    58|
|120   |      \CHANNEL_BUFFER_LEADING_GENERATE[9].MHTDC_ChannelBuffer_Leading     |MHTDC_ChannelBuffer_394            |    81|
|121   |        DualPortRam_0                                                     |DualPortRam__parameterized4_906    |    58|
|122   |      \CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_332            |    81|
|123   |        DualPortRam_0                                                     |DualPortRam__parameterized4_968    |    58|
|124   |      \CHANNEL_BUFFER_LEADING_GENERATE[11].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_333            |    81|
|125   |        DualPortRam_0                                                     |DualPortRam__parameterized4_967    |    58|
|126   |      \CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_334            |    81|
|127   |        DualPortRam_0                                                     |DualPortRam__parameterized4_966    |    58|
|128   |      \CHANNEL_BUFFER_LEADING_GENERATE[13].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_335            |    81|
|129   |        DualPortRam_0                                                     |DualPortRam__parameterized4_965    |    58|
|130   |      \CHANNEL_BUFFER_LEADING_GENERATE[14].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_336            |    81|
|131   |        DualPortRam_0                                                     |DualPortRam__parameterized4_964    |    58|
|132   |      \CHANNEL_BUFFER_LEADING_GENERATE[15].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_337            |    81|
|133   |        DualPortRam_0                                                     |DualPortRam__parameterized4_963    |    58|
|134   |      \CHANNEL_BUFFER_LEADING_GENERATE[16].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_338            |    81|
|135   |        DualPortRam_0                                                     |DualPortRam__parameterized4_962    |    58|
|136   |      \CHANNEL_BUFFER_LEADING_GENERATE[17].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_339            |    81|
|137   |        DualPortRam_0                                                     |DualPortRam__parameterized4_961    |    58|
|138   |      \CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_340            |    81|
|139   |        DualPortRam_0                                                     |DualPortRam__parameterized4_960    |    58|
|140   |      \CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_341            |    81|
|141   |        DualPortRam_0                                                     |DualPortRam__parameterized4_959    |    58|
|142   |      \CHANNEL_BUFFER_LEADING_GENERATE[20].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_343            |    81|
|143   |        DualPortRam_0                                                     |DualPortRam__parameterized4_957    |    58|
|144   |      \CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_344            |    81|
|145   |        DualPortRam_0                                                     |DualPortRam__parameterized4_956    |    58|
|146   |      \CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_345            |    81|
|147   |        DualPortRam_0                                                     |DualPortRam__parameterized4_955    |    58|
|148   |      \CHANNEL_BUFFER_LEADING_GENERATE[23].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_346            |    81|
|149   |        DualPortRam_0                                                     |DualPortRam__parameterized4_954    |    58|
|150   |      \CHANNEL_BUFFER_LEADING_GENERATE[24].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_347            |    81|
|151   |        DualPortRam_0                                                     |DualPortRam__parameterized4_953    |    58|
|152   |      \CHANNEL_BUFFER_LEADING_GENERATE[25].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_348            |    81|
|153   |        DualPortRam_0                                                     |DualPortRam__parameterized4_952    |    58|
|154   |      \CHANNEL_BUFFER_LEADING_GENERATE[26].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_349            |    81|
|155   |        DualPortRam_0                                                     |DualPortRam__parameterized4_951    |    58|
|156   |      \CHANNEL_BUFFER_LEADING_GENERATE[27].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_350            |    81|
|157   |        DualPortRam_0                                                     |DualPortRam__parameterized4_950    |    58|
|158   |      \CHANNEL_BUFFER_LEADING_GENERATE[28].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_351            |    81|
|159   |        DualPortRam_0                                                     |DualPortRam__parameterized4_949    |    58|
|160   |      \CHANNEL_BUFFER_LEADING_GENERATE[29].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_352            |    81|
|161   |        DualPortRam_0                                                     |DualPortRam__parameterized4_948    |    58|
|162   |      \CHANNEL_BUFFER_LEADING_GENERATE[30].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_354            |    81|
|163   |        DualPortRam_0                                                     |DualPortRam__parameterized4_946    |    58|
|164   |      \CHANNEL_BUFFER_LEADING_GENERATE[31].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_355            |    81|
|165   |        DualPortRam_0                                                     |DualPortRam__parameterized4_945    |    58|
|166   |      \CHANNEL_BUFFER_LEADING_GENERATE[32].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_356            |    81|
|167   |        DualPortRam_0                                                     |DualPortRam__parameterized4_944    |    58|
|168   |      \CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_357            |    81|
|169   |        DualPortRam_0                                                     |DualPortRam__parameterized4_943    |    58|
|170   |      \CHANNEL_BUFFER_LEADING_GENERATE[34].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_358            |    81|
|171   |        DualPortRam_0                                                     |DualPortRam__parameterized4_942    |    58|
|172   |      \CHANNEL_BUFFER_LEADING_GENERATE[35].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_359            |    81|
|173   |        DualPortRam_0                                                     |DualPortRam__parameterized4_941    |    58|
|174   |      \CHANNEL_BUFFER_LEADING_GENERATE[36].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_360            |    81|
|175   |        DualPortRam_0                                                     |DualPortRam__parameterized4_940    |    58|
|176   |      \CHANNEL_BUFFER_LEADING_GENERATE[37].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_361            |    81|
|177   |        DualPortRam_0                                                     |DualPortRam__parameterized4_939    |    58|
|178   |      \CHANNEL_BUFFER_LEADING_GENERATE[38].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_362            |    81|
|179   |        DualPortRam_0                                                     |DualPortRam__parameterized4_938    |    58|
|180   |      \CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_363            |    81|
|181   |        DualPortRam_0                                                     |DualPortRam__parameterized4_937    |    58|
|182   |      \CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_365            |    81|
|183   |        DualPortRam_0                                                     |DualPortRam__parameterized4_935    |    58|
|184   |      \CHANNEL_BUFFER_LEADING_GENERATE[41].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_366            |    81|
|185   |        DualPortRam_0                                                     |DualPortRam__parameterized4_934    |    58|
|186   |      \CHANNEL_BUFFER_LEADING_GENERATE[42].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_367            |    81|
|187   |        DualPortRam_0                                                     |DualPortRam__parameterized4_933    |    58|
|188   |      \CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_368            |    81|
|189   |        DualPortRam_0                                                     |DualPortRam__parameterized4_932    |    58|
|190   |      \CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_369            |    81|
|191   |        DualPortRam_0                                                     |DualPortRam__parameterized4_931    |    58|
|192   |      \CHANNEL_BUFFER_LEADING_GENERATE[45].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_370            |    81|
|193   |        DualPortRam_0                                                     |DualPortRam__parameterized4_930    |    58|
|194   |      \CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_371            |    81|
|195   |        DualPortRam_0                                                     |DualPortRam__parameterized4_929    |    58|
|196   |      \CHANNEL_BUFFER_LEADING_GENERATE[47].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_372            |    81|
|197   |        DualPortRam_0                                                     |DualPortRam__parameterized4_928    |    58|
|198   |      \CHANNEL_BUFFER_LEADING_GENERATE[48].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_373            |    81|
|199   |        DualPortRam_0                                                     |DualPortRam__parameterized4_927    |    58|
|200   |      \CHANNEL_BUFFER_LEADING_GENERATE[49].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_374            |    81|
|201   |        DualPortRam_0                                                     |DualPortRam__parameterized4_926    |    58|
|202   |      \CHANNEL_BUFFER_LEADING_GENERATE[50].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_376            |    81|
|203   |        DualPortRam_0                                                     |DualPortRam__parameterized4_924    |    58|
|204   |      \CHANNEL_BUFFER_LEADING_GENERATE[51].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_377            |    81|
|205   |        DualPortRam_0                                                     |DualPortRam__parameterized4_923    |    58|
|206   |      \CHANNEL_BUFFER_LEADING_GENERATE[52].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_378            |    81|
|207   |        DualPortRam_0                                                     |DualPortRam__parameterized4_922    |    58|
|208   |      \CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_379            |    81|
|209   |        DualPortRam_0                                                     |DualPortRam__parameterized4_921    |    58|
|210   |      \CHANNEL_BUFFER_LEADING_GENERATE[54].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_380            |    81|
|211   |        DualPortRam_0                                                     |DualPortRam__parameterized4_920    |    58|
|212   |      \CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_381            |    81|
|213   |        DualPortRam_0                                                     |DualPortRam__parameterized4_919    |    58|
|214   |      \CHANNEL_BUFFER_LEADING_GENERATE[56].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_382            |    81|
|215   |        DualPortRam_0                                                     |DualPortRam__parameterized4_918    |    58|
|216   |      \CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_383            |    81|
|217   |        DualPortRam_0                                                     |DualPortRam__parameterized4_917    |    58|
|218   |      \CHANNEL_BUFFER_LEADING_GENERATE[58].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_384            |    81|
|219   |        DualPortRam_0                                                     |DualPortRam__parameterized4_916    |    58|
|220   |      \CHANNEL_BUFFER_LEADING_GENERATE[59].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_385            |    81|
|221   |        DualPortRam_0                                                     |DualPortRam__parameterized4_915    |    58|
|222   |      \CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_387            |    81|
|223   |        DualPortRam_0                                                     |DualPortRam__parameterized4_913    |    58|
|224   |      \CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_388            |    81|
|225   |        DualPortRam_0                                                     |DualPortRam__parameterized4_912    |    58|
|226   |      \CHANNEL_BUFFER_LEADING_GENERATE[62].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_389            |    81|
|227   |        DualPortRam_0                                                     |DualPortRam__parameterized4_911    |    58|
|228   |      \CHANNEL_BUFFER_LEADING_GENERATE[63].MHTDC_ChannelBuffer_Leading    |MHTDC_ChannelBuffer_390            |    81|
|229   |        DualPortRam_0                                                     |DualPortRam__parameterized4_910    |    58|
|230   |      \CHANNEL_BUFFER_TRAILING_GENERATE[0].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_395            |    81|
|231   |        DualPortRam_0                                                     |DualPortRam__parameterized4_905    |    58|
|232   |      \CHANNEL_BUFFER_TRAILING_GENERATE[1].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_406            |    81|
|233   |        DualPortRam_0                                                     |DualPortRam__parameterized4_894    |    58|
|234   |      \CHANNEL_BUFFER_TRAILING_GENERATE[2].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_417            |    81|
|235   |        DualPortRam_0                                                     |DualPortRam__parameterized4_883    |    58|
|236   |      \CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_428            |    81|
|237   |        DualPortRam_0                                                     |DualPortRam__parameterized4_872    |    58|
|238   |      \CHANNEL_BUFFER_TRAILING_GENERATE[4].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_439            |    81|
|239   |        DualPortRam_0                                                     |DualPortRam__parameterized4_861    |    58|
|240   |      \CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_450            |    81|
|241   |        DualPortRam_0                                                     |DualPortRam__parameterized4_850    |    58|
|242   |      \CHANNEL_BUFFER_TRAILING_GENERATE[6].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_455            |    81|
|243   |        DualPortRam_0                                                     |DualPortRam__parameterized4_845    |    58|
|244   |      \CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_456            |    81|
|245   |        DualPortRam_0                                                     |DualPortRam__parameterized4_844    |    58|
|246   |      \CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_457            |    81|
|247   |        DualPortRam_0                                                     |DualPortRam__parameterized4_843    |    58|
|248   |      \CHANNEL_BUFFER_TRAILING_GENERATE[9].MHTDC_ChannelBuffer_Trailing   |MHTDC_ChannelBuffer_458            |    81|
|249   |        DualPortRam_0                                                     |DualPortRam__parameterized4        |    58|
|250   |      \CHANNEL_BUFFER_TRAILING_GENERATE[10].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_396            |    81|
|251   |        DualPortRam_0                                                     |DualPortRam__parameterized4_904    |    58|
|252   |      \CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_397            |    81|
|253   |        DualPortRam_0                                                     |DualPortRam__parameterized4_903    |    58|
|254   |      \CHANNEL_BUFFER_TRAILING_GENERATE[12].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_398            |    81|
|255   |        DualPortRam_0                                                     |DualPortRam__parameterized4_902    |    58|
|256   |      \CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_399            |    81|
|257   |        DualPortRam_0                                                     |DualPortRam__parameterized4_901    |    58|
|258   |      \CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_400            |    81|
|259   |        DualPortRam_0                                                     |DualPortRam__parameterized4_900    |    58|
|260   |      \CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_401            |    81|
|261   |        DualPortRam_0                                                     |DualPortRam__parameterized4_899    |    58|
|262   |      \CHANNEL_BUFFER_TRAILING_GENERATE[16].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_402            |    81|
|263   |        DualPortRam_0                                                     |DualPortRam__parameterized4_898    |    58|
|264   |      \CHANNEL_BUFFER_TRAILING_GENERATE[17].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_403            |    81|
|265   |        DualPortRam_0                                                     |DualPortRam__parameterized4_897    |    58|
|266   |      \CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_404            |    81|
|267   |        DualPortRam_0                                                     |DualPortRam__parameterized4_896    |    58|
|268   |      \CHANNEL_BUFFER_TRAILING_GENERATE[19].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_405            |    81|
|269   |        DualPortRam_0                                                     |DualPortRam__parameterized4_895    |    58|
|270   |      \CHANNEL_BUFFER_TRAILING_GENERATE[20].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_407            |    81|
|271   |        DualPortRam_0                                                     |DualPortRam__parameterized4_893    |    58|
|272   |      \CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_408            |    81|
|273   |        DualPortRam_0                                                     |DualPortRam__parameterized4_892    |    58|
|274   |      \CHANNEL_BUFFER_TRAILING_GENERATE[22].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_409            |    81|
|275   |        DualPortRam_0                                                     |DualPortRam__parameterized4_891    |    58|
|276   |      \CHANNEL_BUFFER_TRAILING_GENERATE[23].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_410            |    81|
|277   |        DualPortRam_0                                                     |DualPortRam__parameterized4_890    |    58|
|278   |      \CHANNEL_BUFFER_TRAILING_GENERATE[24].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_411            |    81|
|279   |        DualPortRam_0                                                     |DualPortRam__parameterized4_889    |    58|
|280   |      \CHANNEL_BUFFER_TRAILING_GENERATE[25].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_412            |    81|
|281   |        DualPortRam_0                                                     |DualPortRam__parameterized4_888    |    58|
|282   |      \CHANNEL_BUFFER_TRAILING_GENERATE[26].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_413            |    81|
|283   |        DualPortRam_0                                                     |DualPortRam__parameterized4_887    |    58|
|284   |      \CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_414            |    81|
|285   |        DualPortRam_0                                                     |DualPortRam__parameterized4_886    |    58|
|286   |      \CHANNEL_BUFFER_TRAILING_GENERATE[28].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_415            |    81|
|287   |        DualPortRam_0                                                     |DualPortRam__parameterized4_885    |    58|
|288   |      \CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_416            |    81|
|289   |        DualPortRam_0                                                     |DualPortRam__parameterized4_884    |    58|
|290   |      \CHANNEL_BUFFER_TRAILING_GENERATE[30].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_418            |    81|
|291   |        DualPortRam_0                                                     |DualPortRam__parameterized4_882    |    58|
|292   |      \CHANNEL_BUFFER_TRAILING_GENERATE[31].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_419            |    81|
|293   |        DualPortRam_0                                                     |DualPortRam__parameterized4_881    |    58|
|294   |      \CHANNEL_BUFFER_TRAILING_GENERATE[32].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_420            |    81|
|295   |        DualPortRam_0                                                     |DualPortRam__parameterized4_880    |    58|
|296   |      \CHANNEL_BUFFER_TRAILING_GENERATE[33].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_421            |    81|
|297   |        DualPortRam_0                                                     |DualPortRam__parameterized4_879    |    58|
|298   |      \CHANNEL_BUFFER_TRAILING_GENERATE[34].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_422            |    81|
|299   |        DualPortRam_0                                                     |DualPortRam__parameterized4_878    |    58|
|300   |      \CHANNEL_BUFFER_TRAILING_GENERATE[35].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_423            |    81|
|301   |        DualPortRam_0                                                     |DualPortRam__parameterized4_877    |    58|
|302   |      \CHANNEL_BUFFER_TRAILING_GENERATE[36].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_424            |    81|
|303   |        DualPortRam_0                                                     |DualPortRam__parameterized4_876    |    58|
|304   |      \CHANNEL_BUFFER_TRAILING_GENERATE[37].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_425            |    81|
|305   |        DualPortRam_0                                                     |DualPortRam__parameterized4_875    |    58|
|306   |      \CHANNEL_BUFFER_TRAILING_GENERATE[38].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_426            |    81|
|307   |        DualPortRam_0                                                     |DualPortRam__parameterized4_874    |    58|
|308   |      \CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_427            |    81|
|309   |        DualPortRam_0                                                     |DualPortRam__parameterized4_873    |    58|
|310   |      \CHANNEL_BUFFER_TRAILING_GENERATE[40].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_429            |    81|
|311   |        DualPortRam_0                                                     |DualPortRam__parameterized4_871    |    58|
|312   |      \CHANNEL_BUFFER_TRAILING_GENERATE[41].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_430            |    81|
|313   |        DualPortRam_0                                                     |DualPortRam__parameterized4_870    |    58|
|314   |      \CHANNEL_BUFFER_TRAILING_GENERATE[42].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_431            |    81|
|315   |        DualPortRam_0                                                     |DualPortRam__parameterized4_869    |    58|
|316   |      \CHANNEL_BUFFER_TRAILING_GENERATE[43].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_432            |    81|
|317   |        DualPortRam_0                                                     |DualPortRam__parameterized4_868    |    58|
|318   |      \CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_433            |    81|
|319   |        DualPortRam_0                                                     |DualPortRam__parameterized4_867    |    58|
|320   |      \CHANNEL_BUFFER_TRAILING_GENERATE[45].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_434            |    81|
|321   |        DualPortRam_0                                                     |DualPortRam__parameterized4_866    |    58|
|322   |      \CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_435            |    81|
|323   |        DualPortRam_0                                                     |DualPortRam__parameterized4_865    |    58|
|324   |      \CHANNEL_BUFFER_TRAILING_GENERATE[47].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_436            |    81|
|325   |        DualPortRam_0                                                     |DualPortRam__parameterized4_864    |    58|
|326   |      \CHANNEL_BUFFER_TRAILING_GENERATE[48].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_437            |    81|
|327   |        DualPortRam_0                                                     |DualPortRam__parameterized4_863    |    58|
|328   |      \CHANNEL_BUFFER_TRAILING_GENERATE[49].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_438            |    81|
|329   |        DualPortRam_0                                                     |DualPortRam__parameterized4_862    |    58|
|330   |      \CHANNEL_BUFFER_TRAILING_GENERATE[50].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_440            |    81|
|331   |        DualPortRam_0                                                     |DualPortRam__parameterized4_860    |    58|
|332   |      \CHANNEL_BUFFER_TRAILING_GENERATE[51].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_441            |    81|
|333   |        DualPortRam_0                                                     |DualPortRam__parameterized4_859    |    58|
|334   |      \CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_442            |    81|
|335   |        DualPortRam_0                                                     |DualPortRam__parameterized4_858    |    58|
|336   |      \CHANNEL_BUFFER_TRAILING_GENERATE[53].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_443            |    81|
|337   |        DualPortRam_0                                                     |DualPortRam__parameterized4_857    |    58|
|338   |      \CHANNEL_BUFFER_TRAILING_GENERATE[54].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_444            |    81|
|339   |        DualPortRam_0                                                     |DualPortRam__parameterized4_856    |    58|
|340   |      \CHANNEL_BUFFER_TRAILING_GENERATE[55].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_445            |    81|
|341   |        DualPortRam_0                                                     |DualPortRam__parameterized4_855    |    58|
|342   |      \CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_446            |    81|
|343   |        DualPortRam_0                                                     |DualPortRam__parameterized4_854    |    58|
|344   |      \CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_447            |    81|
|345   |        DualPortRam_0                                                     |DualPortRam__parameterized4_853    |    58|
|346   |      \CHANNEL_BUFFER_TRAILING_GENERATE[58].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_448            |    81|
|347   |        DualPortRam_0                                                     |DualPortRam__parameterized4_852    |    58|
|348   |      \CHANNEL_BUFFER_TRAILING_GENERATE[59].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_449            |    81|
|349   |        DualPortRam_0                                                     |DualPortRam__parameterized4_851    |    58|
|350   |      \CHANNEL_BUFFER_TRAILING_GENERATE[60].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_451            |    81|
|351   |        DualPortRam_0                                                     |DualPortRam__parameterized4_849    |    58|
|352   |      \CHANNEL_BUFFER_TRAILING_GENERATE[61].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_452            |    81|
|353   |        DualPortRam_0                                                     |DualPortRam__parameterized4_848    |    58|
|354   |      \CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_453            |    81|
|355   |        DualPortRam_0                                                     |DualPortRam__parameterized4_847    |    58|
|356   |      \CHANNEL_BUFFER_TRAILING_GENERATE[63].MHTDC_ChannelBuffer_Trailing  |MHTDC_ChannelBuffer_454            |    81|
|357   |        DualPortRam_0                                                     |DualPortRam__parameterized4_846    |    58|
|358   |      \COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading                  |MHTDC_Counter                      |    35|
|359   |        FineCounterDecoder_0                                              |FineCounterDecoder_841             |    28|
|360   |        FineCounter_0                                                     |FineCounter_842                    |     7|
|361   |      \COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading                 |MHTDC_Counter_459                  |    36|
|362   |        FineCounterDecoder_0                                              |FineCounterDecoder_839             |    29|
|363   |        FineCounter_0                                                     |FineCounter_840                    |     7|
|364   |      \COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading                 |MHTDC_Counter_460                  |    35|
|365   |        FineCounterDecoder_0                                              |FineCounterDecoder_837             |    28|
|366   |        FineCounter_0                                                     |FineCounter_838                    |     7|
|367   |      \COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading                 |MHTDC_Counter_461                  |    36|
|368   |        FineCounterDecoder_0                                              |FineCounterDecoder_835             |    29|
|369   |        FineCounter_0                                                     |FineCounter_836                    |     7|
|370   |      \COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading                 |MHTDC_Counter_462                  |    36|
|371   |        FineCounterDecoder_0                                              |FineCounterDecoder_833             |    29|
|372   |        FineCounter_0                                                     |FineCounter_834                    |     7|
|373   |      \COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading                 |MHTDC_Counter_463                  |    36|
|374   |        FineCounterDecoder_0                                              |FineCounterDecoder_831             |    29|
|375   |        FineCounter_0                                                     |FineCounter_832                    |     7|
|376   |      \COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading                 |MHTDC_Counter_464                  |    35|
|377   |        FineCounterDecoder_0                                              |FineCounterDecoder_829             |    28|
|378   |        FineCounter_0                                                     |FineCounter_830                    |     7|
|379   |      \COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading                 |MHTDC_Counter_465                  |    36|
|380   |        FineCounterDecoder_0                                              |FineCounterDecoder_827             |    29|
|381   |        FineCounter_0                                                     |FineCounter_828                    |     7|
|382   |      \COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading                 |MHTDC_Counter_466                  |    36|
|383   |        FineCounterDecoder_0                                              |FineCounterDecoder_825             |    29|
|384   |        FineCounter_0                                                     |FineCounter_826                    |     7|
|385   |      \COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading                 |MHTDC_Counter_467                  |    36|
|386   |        FineCounterDecoder_0                                              |FineCounterDecoder_823             |    29|
|387   |        FineCounter_0                                                     |FineCounter_824                    |     7|
|388   |      \COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading                 |MHTDC_Counter_468                  |    35|
|389   |        FineCounterDecoder_0                                              |FineCounterDecoder_821             |    28|
|390   |        FineCounter_0                                                     |FineCounter_822                    |     7|
|391   |      \COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading                  |MHTDC_Counter_469                  |    35|
|392   |        FineCounterDecoder_0                                              |FineCounterDecoder_819             |    28|
|393   |        FineCounter_0                                                     |FineCounter_820                    |     7|
|394   |      \COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading                 |MHTDC_Counter_470                  |    36|
|395   |        FineCounterDecoder_0                                              |FineCounterDecoder_817             |    29|
|396   |        FineCounter_0                                                     |FineCounter_818                    |     7|
|397   |      \COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading                 |MHTDC_Counter_471                  |    36|
|398   |        FineCounterDecoder_0                                              |FineCounterDecoder_815             |    29|
|399   |        FineCounter_0                                                     |FineCounter_816                    |     7|
|400   |      \COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading                 |MHTDC_Counter_472                  |    36|
|401   |        FineCounterDecoder_0                                              |FineCounterDecoder_813             |    29|
|402   |        FineCounter_0                                                     |FineCounter_814                    |     7|
|403   |      \COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading                 |MHTDC_Counter_473                  |    35|
|404   |        FineCounterDecoder_0                                              |FineCounterDecoder_811             |    28|
|405   |        FineCounter_0                                                     |FineCounter_812                    |     7|
|406   |      \COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading                 |MHTDC_Counter_474                  |    36|
|407   |        FineCounterDecoder_0                                              |FineCounterDecoder_809             |    29|
|408   |        FineCounter_0                                                     |FineCounter_810                    |     7|
|409   |      \COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading                 |MHTDC_Counter_475                  |    36|
|410   |        FineCounterDecoder_0                                              |FineCounterDecoder_807             |    29|
|411   |        FineCounter_0                                                     |FineCounter_808                    |     7|
|412   |      \COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading                 |MHTDC_Counter_476                  |    36|
|413   |        FineCounterDecoder_0                                              |FineCounterDecoder_805             |    29|
|414   |        FineCounter_0                                                     |FineCounter_806                    |     7|
|415   |      \COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading                 |MHTDC_Counter_477                  |    35|
|416   |        FineCounterDecoder_0                                              |FineCounterDecoder_803             |    28|
|417   |        FineCounter_0                                                     |FineCounter_804                    |     7|
|418   |      \COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading                 |MHTDC_Counter_478                  |    36|
|419   |        FineCounterDecoder_0                                              |FineCounterDecoder_801             |    29|
|420   |        FineCounter_0                                                     |FineCounter_802                    |     7|
|421   |      \COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading                 |MHTDC_Counter_479                  |    36|
|422   |        FineCounterDecoder_0                                              |FineCounterDecoder_799             |    29|
|423   |        FineCounter_0                                                     |FineCounter_800                    |     7|
|424   |      \COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading                  |MHTDC_Counter_480                  |    35|
|425   |        FineCounterDecoder_0                                              |FineCounterDecoder_797             |    28|
|426   |        FineCounter_0                                                     |FineCounter_798                    |     7|
|427   |      \COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading                 |MHTDC_Counter_481                  |    36|
|428   |        FineCounterDecoder_0                                              |FineCounterDecoder_795             |    29|
|429   |        FineCounter_0                                                     |FineCounter_796                    |     7|
|430   |      \COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading                 |MHTDC_Counter_482                  |    35|
|431   |        FineCounterDecoder_0                                              |FineCounterDecoder_793             |    28|
|432   |        FineCounter_0                                                     |FineCounter_794                    |     7|
|433   |      \COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading                 |MHTDC_Counter_483                  |    36|
|434   |        FineCounterDecoder_0                                              |FineCounterDecoder_791             |    29|
|435   |        FineCounter_0                                                     |FineCounter_792                    |     7|
|436   |      \COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading                 |MHTDC_Counter_484                  |    36|
|437   |        FineCounterDecoder_0                                              |FineCounterDecoder_789             |    29|
|438   |        FineCounter_0                                                     |FineCounter_790                    |     7|
|439   |      \COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading                 |MHTDC_Counter_485                  |    36|
|440   |        FineCounterDecoder_0                                              |FineCounterDecoder_787             |    29|
|441   |        FineCounter_0                                                     |FineCounter_788                    |     7|
|442   |      \COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading                 |MHTDC_Counter_486                  |    35|
|443   |        FineCounterDecoder_0                                              |FineCounterDecoder_785             |    28|
|444   |        FineCounter_0                                                     |FineCounter_786                    |     7|
|445   |      \COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading                 |MHTDC_Counter_487                  |    36|
|446   |        FineCounterDecoder_0                                              |FineCounterDecoder_783             |    29|
|447   |        FineCounter_0                                                     |FineCounter_784                    |     7|
|448   |      \COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading                 |MHTDC_Counter_488                  |    36|
|449   |        FineCounterDecoder_0                                              |FineCounterDecoder_781             |    29|
|450   |        FineCounter_0                                                     |FineCounter_782                    |     7|
|451   |      \COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading                 |MHTDC_Counter_489                  |    36|
|452   |        FineCounterDecoder_0                                              |FineCounterDecoder_779             |    29|
|453   |        FineCounter_0                                                     |FineCounter_780                    |     7|
|454   |      \COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading                 |MHTDC_Counter_490                  |    35|
|455   |        FineCounterDecoder_0                                              |FineCounterDecoder_777             |    28|
|456   |        FineCounter_0                                                     |FineCounter_778                    |     7|
|457   |      \COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading                  |MHTDC_Counter_491                  |    35|
|458   |        FineCounterDecoder_0                                              |FineCounterDecoder_775             |    28|
|459   |        FineCounter_0                                                     |FineCounter_776                    |     7|
|460   |      \COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading                 |MHTDC_Counter_492                  |    36|
|461   |        FineCounterDecoder_0                                              |FineCounterDecoder_773             |    29|
|462   |        FineCounter_0                                                     |FineCounter_774                    |     7|
|463   |      \COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading                 |MHTDC_Counter_493                  |    36|
|464   |        FineCounterDecoder_0                                              |FineCounterDecoder_771             |    29|
|465   |        FineCounter_0                                                     |FineCounter_772                    |     7|
|466   |      \COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading                 |MHTDC_Counter_494                  |    36|
|467   |        FineCounterDecoder_0                                              |FineCounterDecoder_769             |    29|
|468   |        FineCounter_0                                                     |FineCounter_770                    |     7|
|469   |      \COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading                 |MHTDC_Counter_495                  |    35|
|470   |        FineCounterDecoder_0                                              |FineCounterDecoder_767             |    28|
|471   |        FineCounter_0                                                     |FineCounter_768                    |     7|
|472   |      \COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading                 |MHTDC_Counter_496                  |    36|
|473   |        FineCounterDecoder_0                                              |FineCounterDecoder_765             |    29|
|474   |        FineCounter_0                                                     |FineCounter_766                    |     7|
|475   |      \COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading                 |MHTDC_Counter_497                  |    36|
|476   |        FineCounterDecoder_0                                              |FineCounterDecoder_763             |    29|
|477   |        FineCounter_0                                                     |FineCounter_764                    |     7|
|478   |      \COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading                 |MHTDC_Counter_498                  |    36|
|479   |        FineCounterDecoder_0                                              |FineCounterDecoder_761             |    29|
|480   |        FineCounter_0                                                     |FineCounter_762                    |     7|
|481   |      \COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading                 |MHTDC_Counter_499                  |    35|
|482   |        FineCounterDecoder_0                                              |FineCounterDecoder_759             |    28|
|483   |        FineCounter_0                                                     |FineCounter_760                    |     7|
|484   |      \COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading                 |MHTDC_Counter_500                  |    36|
|485   |        FineCounterDecoder_0                                              |FineCounterDecoder_757             |    29|
|486   |        FineCounter_0                                                     |FineCounter_758                    |     7|
|487   |      \COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading                 |MHTDC_Counter_501                  |    36|
|488   |        FineCounterDecoder_0                                              |FineCounterDecoder_755             |    29|
|489   |        FineCounter_0                                                     |FineCounter_756                    |     7|
|490   |      \COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading                  |MHTDC_Counter_502                  |    35|
|491   |        FineCounterDecoder_0                                              |FineCounterDecoder_753             |    28|
|492   |        FineCounter_0                                                     |FineCounter_754                    |     7|
|493   |      \COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading                 |MHTDC_Counter_503                  |    36|
|494   |        FineCounterDecoder_0                                              |FineCounterDecoder_751             |    29|
|495   |        FineCounter_0                                                     |FineCounter_752                    |     7|
|496   |      \COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading                 |MHTDC_Counter_504                  |    35|
|497   |        FineCounterDecoder_0                                              |FineCounterDecoder_749             |    28|
|498   |        FineCounter_0                                                     |FineCounter_750                    |     7|
|499   |      \COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading                 |MHTDC_Counter_505                  |    36|
|500   |        FineCounterDecoder_0                                              |FineCounterDecoder_747             |    29|
|501   |        FineCounter_0                                                     |FineCounter_748                    |     7|
|502   |      \COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading                 |MHTDC_Counter_506                  |    36|
|503   |        FineCounterDecoder_0                                              |FineCounterDecoder_745             |    29|
|504   |        FineCounter_0                                                     |FineCounter_746                    |     7|
|505   |      \COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading                 |MHTDC_Counter_507                  |    36|
|506   |        FineCounterDecoder_0                                              |FineCounterDecoder_743             |    29|
|507   |        FineCounter_0                                                     |FineCounter_744                    |     7|
|508   |      \COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading                 |MHTDC_Counter_508                  |    35|
|509   |        FineCounterDecoder_0                                              |FineCounterDecoder_741             |    28|
|510   |        FineCounter_0                                                     |FineCounter_742                    |     7|
|511   |      \COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading                 |MHTDC_Counter_509                  |    36|
|512   |        FineCounterDecoder_0                                              |FineCounterDecoder_739             |    29|
|513   |        FineCounter_0                                                     |FineCounter_740                    |     7|
|514   |      \COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading                 |MHTDC_Counter_510                  |    36|
|515   |        FineCounterDecoder_0                                              |FineCounterDecoder_737             |    29|
|516   |        FineCounter_0                                                     |FineCounter_738                    |     7|
|517   |      \COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading                 |MHTDC_Counter_511                  |    36|
|518   |        FineCounterDecoder_0                                              |FineCounterDecoder_735             |    29|
|519   |        FineCounter_0                                                     |FineCounter_736                    |     7|
|520   |      \COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading                 |MHTDC_Counter_512                  |    35|
|521   |        FineCounterDecoder_0                                              |FineCounterDecoder_733             |    28|
|522   |        FineCounter_0                                                     |FineCounter_734                    |     7|
|523   |      \COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading                  |MHTDC_Counter_513                  |    35|
|524   |        FineCounterDecoder_0                                              |FineCounterDecoder_731             |    28|
|525   |        FineCounter_0                                                     |FineCounter_732                    |     7|
|526   |      \COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading                 |MHTDC_Counter_514                  |    36|
|527   |        FineCounterDecoder_0                                              |FineCounterDecoder_729             |    29|
|528   |        FineCounter_0                                                     |FineCounter_730                    |     7|
|529   |      \COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading                 |MHTDC_Counter_515                  |    36|
|530   |        FineCounterDecoder_0                                              |FineCounterDecoder_727             |    29|
|531   |        FineCounter_0                                                     |FineCounter_728                    |     7|
|532   |      \COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading                 |MHTDC_Counter_516                  |    36|
|533   |        FineCounterDecoder_0                                              |FineCounterDecoder_725             |    29|
|534   |        FineCounter_0                                                     |FineCounter_726                    |     7|
|535   |      \COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading                 |MHTDC_Counter_517                  |    35|
|536   |        FineCounterDecoder_0                                              |FineCounterDecoder_723             |    28|
|537   |        FineCounter_0                                                     |FineCounter_724                    |     7|
|538   |      \COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading                  |MHTDC_Counter_518                  |    35|
|539   |        FineCounterDecoder_0                                              |FineCounterDecoder_721             |    28|
|540   |        FineCounter_0                                                     |FineCounter_722                    |     7|
|541   |      \COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading                  |MHTDC_Counter_519                  |    35|
|542   |        FineCounterDecoder_0                                              |FineCounterDecoder_719             |    28|
|543   |        FineCounter_0                                                     |FineCounter_720                    |     7|
|544   |      \COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading                  |MHTDC_Counter_520                  |    36|
|545   |        FineCounterDecoder_0                                              |FineCounterDecoder_717             |    29|
|546   |        FineCounter_0                                                     |FineCounter_718                    |     7|
|547   |      \COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading                  |MHTDC_Counter_521                  |    36|
|548   |        FineCounterDecoder_0                                              |FineCounterDecoder_715             |    29|
|549   |        FineCounter_0                                                     |FineCounter_716                    |     7|
|550   |      \COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing                |MHTDC_Counter_522                  |    36|
|551   |        FineCounterDecoder_0                                              |FineCounterDecoder_713             |    28|
|552   |        FineCounter_0                                                     |FineCounter_714                    |     8|
|553   |      \COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing               |MHTDC_Counter_523                  |    37|
|554   |        FineCounterDecoder_0                                              |FineCounterDecoder_711             |    29|
|555   |        FineCounter_0                                                     |FineCounter_712                    |     8|
|556   |      \COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing               |MHTDC_Counter_524                  |    36|
|557   |        FineCounterDecoder_0                                              |FineCounterDecoder_709             |    28|
|558   |        FineCounter_0                                                     |FineCounter_710                    |     8|
|559   |      \COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing               |MHTDC_Counter_525                  |    37|
|560   |        FineCounterDecoder_0                                              |FineCounterDecoder_707             |    29|
|561   |        FineCounter_0                                                     |FineCounter_708                    |     8|
|562   |      \COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing               |MHTDC_Counter_526                  |    37|
|563   |        FineCounterDecoder_0                                              |FineCounterDecoder_705             |    29|
|564   |        FineCounter_0                                                     |FineCounter_706                    |     8|
|565   |      \COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing               |MHTDC_Counter_527                  |    37|
|566   |        FineCounterDecoder_0                                              |FineCounterDecoder_703             |    29|
|567   |        FineCounter_0                                                     |FineCounter_704                    |     8|
|568   |      \COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing               |MHTDC_Counter_528                  |    36|
|569   |        FineCounterDecoder_0                                              |FineCounterDecoder_701             |    28|
|570   |        FineCounter_0                                                     |FineCounter_702                    |     8|
|571   |      \COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing               |MHTDC_Counter_529                  |    37|
|572   |        FineCounterDecoder_0                                              |FineCounterDecoder_699             |    29|
|573   |        FineCounter_0                                                     |FineCounter_700                    |     8|
|574   |      \COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing               |MHTDC_Counter_530                  |    37|
|575   |        FineCounterDecoder_0                                              |FineCounterDecoder_697             |    29|
|576   |        FineCounter_0                                                     |FineCounter_698                    |     8|
|577   |      \COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing               |MHTDC_Counter_531                  |    37|
|578   |        FineCounterDecoder_0                                              |FineCounterDecoder_695             |    29|
|579   |        FineCounter_0                                                     |FineCounter_696                    |     8|
|580   |      \COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing               |MHTDC_Counter_532                  |    36|
|581   |        FineCounterDecoder_0                                              |FineCounterDecoder_693             |    28|
|582   |        FineCounter_0                                                     |FineCounter_694                    |     8|
|583   |      \COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing                |MHTDC_Counter_533                  |    36|
|584   |        FineCounterDecoder_0                                              |FineCounterDecoder_691             |    28|
|585   |        FineCounter_0                                                     |FineCounter_692                    |     8|
|586   |      \COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing               |MHTDC_Counter_534                  |    37|
|587   |        FineCounterDecoder_0                                              |FineCounterDecoder_689             |    29|
|588   |        FineCounter_0                                                     |FineCounter_690                    |     8|
|589   |      \COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing               |MHTDC_Counter_535                  |    37|
|590   |        FineCounterDecoder_0                                              |FineCounterDecoder_687             |    29|
|591   |        FineCounter_0                                                     |FineCounter_688                    |     8|
|592   |      \COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing               |MHTDC_Counter_536                  |    37|
|593   |        FineCounterDecoder_0                                              |FineCounterDecoder_685             |    29|
|594   |        FineCounter_0                                                     |FineCounter_686                    |     8|
|595   |      \COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing               |MHTDC_Counter_537                  |    36|
|596   |        FineCounterDecoder_0                                              |FineCounterDecoder_683             |    28|
|597   |        FineCounter_0                                                     |FineCounter_684                    |     8|
|598   |      \COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing               |MHTDC_Counter_538                  |    37|
|599   |        FineCounterDecoder_0                                              |FineCounterDecoder_681             |    29|
|600   |        FineCounter_0                                                     |FineCounter_682                    |     8|
|601   |      \COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing               |MHTDC_Counter_539                  |    37|
|602   |        FineCounterDecoder_0                                              |FineCounterDecoder_679             |    29|
|603   |        FineCounter_0                                                     |FineCounter_680                    |     8|
|604   |      \COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing               |MHTDC_Counter_540                  |    37|
|605   |        FineCounterDecoder_0                                              |FineCounterDecoder_677             |    29|
|606   |        FineCounter_0                                                     |FineCounter_678                    |     8|
|607   |      \COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing               |MHTDC_Counter_541                  |    36|
|608   |        FineCounterDecoder_0                                              |FineCounterDecoder_675             |    28|
|609   |        FineCounter_0                                                     |FineCounter_676                    |     8|
|610   |      \COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing               |MHTDC_Counter_542                  |    37|
|611   |        FineCounterDecoder_0                                              |FineCounterDecoder_673             |    29|
|612   |        FineCounter_0                                                     |FineCounter_674                    |     8|
|613   |      \COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing               |MHTDC_Counter_543                  |    37|
|614   |        FineCounterDecoder_0                                              |FineCounterDecoder_671             |    29|
|615   |        FineCounter_0                                                     |FineCounter_672                    |     8|
|616   |      \COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing                |MHTDC_Counter_544                  |    36|
|617   |        FineCounterDecoder_0                                              |FineCounterDecoder_669             |    28|
|618   |        FineCounter_0                                                     |FineCounter_670                    |     8|
|619   |      \COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing               |MHTDC_Counter_545                  |    37|
|620   |        FineCounterDecoder_0                                              |FineCounterDecoder_667             |    29|
|621   |        FineCounter_0                                                     |FineCounter_668                    |     8|
|622   |      \COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing               |MHTDC_Counter_546                  |    36|
|623   |        FineCounterDecoder_0                                              |FineCounterDecoder_665             |    28|
|624   |        FineCounter_0                                                     |FineCounter_666                    |     8|
|625   |      \COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing               |MHTDC_Counter_547                  |    37|
|626   |        FineCounterDecoder_0                                              |FineCounterDecoder_663             |    29|
|627   |        FineCounter_0                                                     |FineCounter_664                    |     8|
|628   |      \COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing               |MHTDC_Counter_548                  |    37|
|629   |        FineCounterDecoder_0                                              |FineCounterDecoder_661             |    29|
|630   |        FineCounter_0                                                     |FineCounter_662                    |     8|
|631   |      \COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing               |MHTDC_Counter_549                  |    37|
|632   |        FineCounterDecoder_0                                              |FineCounterDecoder_659             |    29|
|633   |        FineCounter_0                                                     |FineCounter_660                    |     8|
|634   |      \COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing               |MHTDC_Counter_550                  |    36|
|635   |        FineCounterDecoder_0                                              |FineCounterDecoder_657             |    28|
|636   |        FineCounter_0                                                     |FineCounter_658                    |     8|
|637   |      \COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing               |MHTDC_Counter_551                  |    37|
|638   |        FineCounterDecoder_0                                              |FineCounterDecoder_655             |    29|
|639   |        FineCounter_0                                                     |FineCounter_656                    |     8|
|640   |      \COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing               |MHTDC_Counter_552                  |    37|
|641   |        FineCounterDecoder_0                                              |FineCounterDecoder_653             |    29|
|642   |        FineCounter_0                                                     |FineCounter_654                    |     8|
|643   |      \COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing               |MHTDC_Counter_553                  |    37|
|644   |        FineCounterDecoder_0                                              |FineCounterDecoder_651             |    29|
|645   |        FineCounter_0                                                     |FineCounter_652                    |     8|
|646   |      \COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing               |MHTDC_Counter_554                  |    36|
|647   |        FineCounterDecoder_0                                              |FineCounterDecoder_649             |    28|
|648   |        FineCounter_0                                                     |FineCounter_650                    |     8|
|649   |      \COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing                |MHTDC_Counter_555                  |    36|
|650   |        FineCounterDecoder_0                                              |FineCounterDecoder_647             |    28|
|651   |        FineCounter_0                                                     |FineCounter_648                    |     8|
|652   |      \COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing               |MHTDC_Counter_556                  |    37|
|653   |        FineCounterDecoder_0                                              |FineCounterDecoder_645             |    29|
|654   |        FineCounter_0                                                     |FineCounter_646                    |     8|
|655   |      \COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing               |MHTDC_Counter_557                  |    37|
|656   |        FineCounterDecoder_0                                              |FineCounterDecoder_643             |    29|
|657   |        FineCounter_0                                                     |FineCounter_644                    |     8|
|658   |      \COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing               |MHTDC_Counter_558                  |    37|
|659   |        FineCounterDecoder_0                                              |FineCounterDecoder_641             |    29|
|660   |        FineCounter_0                                                     |FineCounter_642                    |     8|
|661   |      \COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing               |MHTDC_Counter_559                  |    36|
|662   |        FineCounterDecoder_0                                              |FineCounterDecoder_639             |    28|
|663   |        FineCounter_0                                                     |FineCounter_640                    |     8|
|664   |      \COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing               |MHTDC_Counter_560                  |    37|
|665   |        FineCounterDecoder_0                                              |FineCounterDecoder_637             |    29|
|666   |        FineCounter_0                                                     |FineCounter_638                    |     8|
|667   |      \COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing               |MHTDC_Counter_561                  |    37|
|668   |        FineCounterDecoder_0                                              |FineCounterDecoder_635             |    29|
|669   |        FineCounter_0                                                     |FineCounter_636                    |     8|
|670   |      \COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing               |MHTDC_Counter_562                  |    37|
|671   |        FineCounterDecoder_0                                              |FineCounterDecoder_633             |    29|
|672   |        FineCounter_0                                                     |FineCounter_634                    |     8|
|673   |      \COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing               |MHTDC_Counter_563                  |    36|
|674   |        FineCounterDecoder_0                                              |FineCounterDecoder_631             |    28|
|675   |        FineCounter_0                                                     |FineCounter_632                    |     8|
|676   |      \COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing               |MHTDC_Counter_564                  |    37|
|677   |        FineCounterDecoder_0                                              |FineCounterDecoder_629             |    29|
|678   |        FineCounter_0                                                     |FineCounter_630                    |     8|
|679   |      \COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing               |MHTDC_Counter_565                  |    37|
|680   |        FineCounterDecoder_0                                              |FineCounterDecoder_627             |    29|
|681   |        FineCounter_0                                                     |FineCounter_628                    |     8|
|682   |      \COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing                |MHTDC_Counter_566                  |    36|
|683   |        FineCounterDecoder_0                                              |FineCounterDecoder_625             |    28|
|684   |        FineCounter_0                                                     |FineCounter_626                    |     8|
|685   |      \COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing               |MHTDC_Counter_567                  |    37|
|686   |        FineCounterDecoder_0                                              |FineCounterDecoder_623             |    29|
|687   |        FineCounter_0                                                     |FineCounter_624                    |     8|
|688   |      \COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing               |MHTDC_Counter_568                  |    36|
|689   |        FineCounterDecoder_0                                              |FineCounterDecoder_621             |    28|
|690   |        FineCounter_0                                                     |FineCounter_622                    |     8|
|691   |      \COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing               |MHTDC_Counter_569                  |    37|
|692   |        FineCounterDecoder_0                                              |FineCounterDecoder_619             |    29|
|693   |        FineCounter_0                                                     |FineCounter_620                    |     8|
|694   |      \COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing               |MHTDC_Counter_570                  |    37|
|695   |        FineCounterDecoder_0                                              |FineCounterDecoder_617             |    29|
|696   |        FineCounter_0                                                     |FineCounter_618                    |     8|
|697   |      \COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing               |MHTDC_Counter_571                  |    37|
|698   |        FineCounterDecoder_0                                              |FineCounterDecoder_615             |    29|
|699   |        FineCounter_0                                                     |FineCounter_616                    |     8|
|700   |      \COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing               |MHTDC_Counter_572                  |    36|
|701   |        FineCounterDecoder_0                                              |FineCounterDecoder_613             |    28|
|702   |        FineCounter_0                                                     |FineCounter_614                    |     8|
|703   |      \COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing               |MHTDC_Counter_573                  |    37|
|704   |        FineCounterDecoder_0                                              |FineCounterDecoder_611             |    29|
|705   |        FineCounter_0                                                     |FineCounter_612                    |     8|
|706   |      \COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing               |MHTDC_Counter_574                  |    37|
|707   |        FineCounterDecoder_0                                              |FineCounterDecoder_609             |    29|
|708   |        FineCounter_0                                                     |FineCounter_610                    |     8|
|709   |      \COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing               |MHTDC_Counter_575                  |    37|
|710   |        FineCounterDecoder_0                                              |FineCounterDecoder_607             |    29|
|711   |        FineCounter_0                                                     |FineCounter_608                    |     8|
|712   |      \COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing               |MHTDC_Counter_576                  |    36|
|713   |        FineCounterDecoder_0                                              |FineCounterDecoder_605             |    28|
|714   |        FineCounter_0                                                     |FineCounter_606                    |     8|
|715   |      \COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing                |MHTDC_Counter_577                  |    36|
|716   |        FineCounterDecoder_0                                              |FineCounterDecoder_603             |    28|
|717   |        FineCounter_0                                                     |FineCounter_604                    |     8|
|718   |      \COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing               |MHTDC_Counter_578                  |    37|
|719   |        FineCounterDecoder_0                                              |FineCounterDecoder_601             |    29|
|720   |        FineCounter_0                                                     |FineCounter_602                    |     8|
|721   |      \COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing               |MHTDC_Counter_579                  |    37|
|722   |        FineCounterDecoder_0                                              |FineCounterDecoder_599             |    29|
|723   |        FineCounter_0                                                     |FineCounter_600                    |     8|
|724   |      \COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing               |MHTDC_Counter_580                  |    37|
|725   |        FineCounterDecoder_0                                              |FineCounterDecoder_597             |    29|
|726   |        FineCounter_0                                                     |FineCounter_598                    |     8|
|727   |      \COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing               |MHTDC_Counter_581                  |    36|
|728   |        FineCounterDecoder_0                                              |FineCounterDecoder_595             |    28|
|729   |        FineCounter_0                                                     |FineCounter_596                    |     8|
|730   |      \COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing                |MHTDC_Counter_582                  |    36|
|731   |        FineCounterDecoder_0                                              |FineCounterDecoder_593             |    28|
|732   |        FineCounter_0                                                     |FineCounter_594                    |     8|
|733   |      \COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing                |MHTDC_Counter_583                  |    36|
|734   |        FineCounterDecoder_0                                              |FineCounterDecoder_591             |    28|
|735   |        FineCounter_0                                                     |FineCounter_592                    |     8|
|736   |      \COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing                |MHTDC_Counter_584                  |    37|
|737   |        FineCounterDecoder_0                                              |FineCounterDecoder_589             |    29|
|738   |        FineCounter_0                                                     |FineCounter_590                    |     8|
|739   |      \COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing                |MHTDC_Counter_585                  |    37|
|740   |        FineCounterDecoder_0                                              |FineCounterDecoder_587             |    29|
|741   |        FineCounter_0                                                     |FineCounter_588                    |     8|
|742   |      CommonStopManager_0                                                 |CommonStopManager                  |    34|
|743   |        MHTDC_Counter_0                                                   |MHTDC_Counter_586                  |    34|
|744   |          FineCounterDecoder_0                                            |FineCounterDecoder                 |    27|
|745   |          FineCounter_0                                                   |FineCounter                        |     7|
|746   |      MHTDC_Builder_Leading                                               |MHTDC_Builder                      |  1769|
|747   |      MHTDC_Builder_Trailing                                              |MHTDC_Builder__parameterized1      |  1883|
|748   |      TimeWindowRegister_0                                                |TimeWindowRegister                 |    15|
|749   |        RBCP_Receiver_0                                                   |RBCP_Receiver__parameterized13     |     3|
|750   |    MHTDC_EventBuffer_Leading                                             |DoubleBuffer__parameterized2       |   113|
|751   |      DualPortRam_0                                                       |DualPortRam__parameterized6_324    |     2|
|752   |      DualPortRam_1                                                       |DualPortRam__parameterized6_325    |    46|
|753   |      Synchronizer_Rptr                                                   |SynchronizerNbit_326               |     8|
|754   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_330                   |     6|
|755   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_331                   |     2|
|756   |      Synchronizer_Wptr                                                   |SynchronizerNbit_327               |     6|
|757   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_328                   |     4|
|758   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_329                   |     2|
|759   |    MHTDC_EventBuffer_Trailing                                            |DoubleBuffer__parameterized2_316   |   120|
|760   |      DualPortRam_0                                                       |DualPortRam__parameterized6        |     2|
|761   |      DualPortRam_1                                                       |DualPortRam__parameterized6_317    |    45|
|762   |      Synchronizer_Rptr                                                   |SynchronizerNbit_318               |     8|
|763   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_322                   |     6|
|764   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_323                   |     2|
|765   |      Synchronizer_Wptr                                                   |SynchronizerNbit_319               |     6|
|766   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_320                   |     4|
|767   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_321                   |     2|
|768   |  ResetManager_0                                                          |ResetManager                       |    13|
|769   |    EdgeDetector_TcpOpecAckEdge                                           |EdgeDetector_314                   |     3|
|770   |    EdgeDetector_TcpOpecAckNEdge                                          |EdgeDetector_315                   |     2|
|771   |    PulseExtender_TcpOpenAck                                              |PulseExtender                      |     5|
|772   |  SPI_FLASH_Programmer_0                                                  |SPI_FLASH_Programmer               |   220|
|773   |    PulseExtender_CommandStart                                            |PulseExtender__parameterized3      |     4|
|774   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized15     |     2|
|775   |    RBCP_Receiver_Length                                                  |RBCP_Receiver__parameterized17     |     2|
|776   |    RBCP_Sender_0                                                         |RBCP_Sender__parameterized1        |    35|
|777   |    ReadBuf                                                               |DualPortRam__parameterized12       |     2|
|778   |    ReconfigurationManager_0                                              |ReconfigurationManager             |     8|
|779   |    SPI_CommandSender_0                                                   |SPI_CommandSender                  |    86|
|780   |      SPI_IF_0                                                            |SPI_IF                             |    25|
|781   |    SynchEdgeDetector_CommandSenderStart                                  |SynchEdgeDetector_298              |    34|
|782   |      Synchronizer_0                                                      |Synchronizer_313                   |    33|
|783   |    SynchronizerNbit_Length                                               |SynchronizerNbit__parameterized2   |    26|
|784   |      \Synchronizer1bit[0].Synchronizer_0                                 |Synchronizer_300                   |     2|
|785   |      \Synchronizer1bit[10].Synchronizer_0                                |Synchronizer_301                   |     2|
|786   |      \Synchronizer1bit[11].Synchronizer_0                                |Synchronizer_302                   |     2|
|787   |      \Synchronizer1bit[12].Synchronizer_0                                |Synchronizer_303                   |     2|
|788   |      \Synchronizer1bit[1].Synchronizer_0                                 |Synchronizer_304                   |     2|
|789   |      \Synchronizer1bit[2].Synchronizer_0                                 |Synchronizer_305                   |     2|
|790   |      \Synchronizer1bit[3].Synchronizer_0                                 |Synchronizer_306                   |     2|
|791   |      \Synchronizer1bit[4].Synchronizer_0                                 |Synchronizer_307                   |     2|
|792   |      \Synchronizer1bit[5].Synchronizer_0                                 |Synchronizer_308                   |     2|
|793   |      \Synchronizer1bit[6].Synchronizer_0                                 |Synchronizer_309                   |     2|
|794   |      \Synchronizer1bit[7].Synchronizer_0                                 |Synchronizer_310                   |     2|
|795   |      \Synchronizer1bit[8].Synchronizer_0                                 |Synchronizer_311                   |     2|
|796   |      \Synchronizer1bit[9].Synchronizer_0                                 |Synchronizer_312                   |     2|
|797   |    Synchronizer_CommandSenderBusy                                        |Synchronizer_299                   |     2|
|798   |    WriteBuf                                                              |DualPortRam__parameterized14       |     4|
|799   |  ScalerTimer_0                                                           |ScalerTimer                        |    46|
|800   |  Scaler_0                                                                |Scaler                             |  3323|
|801   |    DoubleBuffer_0                                                        |DoubleBuffer__parameterized4       |   511|
|802   |      DualPortRam_0                                                       |DualPortRam__parameterized8        |    23|
|803   |      DualPortRam_1                                                       |DualPortRam__parameterized8_292    |   464|
|804   |      Synchronizer_Rptr                                                   |SynchronizerNbit                   |    10|
|805   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_296                   |     6|
|806   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_297                   |     4|
|807   |      Synchronizer_Wptr                                                   |SynchronizerNbit_293               |     8|
|808   |        \Synchronizer1bit[0].Synchronizer_0                               |Synchronizer_294                   |     6|
|809   |        \Synchronizer1bit[1].Synchronizer_0                               |Synchronizer_295                   |     2|
|810   |    \SINGLE_SCALER_GENERATE[0].SingleScaler_0                             |SingleScaler                       |    26|
|811   |      EdgeDetector_0                                                      |EdgeDetector_291                   |     6|
|812   |    \SINGLE_SCALER_GENERATE[10].SingleScaler_0                            |SingleScaler_155                   |    26|
|813   |      EdgeDetector_0                                                      |EdgeDetector_290                   |     6|
|814   |    \SINGLE_SCALER_GENERATE[11].SingleScaler_0                            |SingleScaler_156                   |    26|
|815   |      EdgeDetector_0                                                      |EdgeDetector_289                   |     6|
|816   |    \SINGLE_SCALER_GENERATE[12].SingleScaler_0                            |SingleScaler_157                   |    26|
|817   |      EdgeDetector_0                                                      |EdgeDetector_288                   |     6|
|818   |    \SINGLE_SCALER_GENERATE[13].SingleScaler_0                            |SingleScaler_158                   |    26|
|819   |      EdgeDetector_0                                                      |EdgeDetector_287                   |     6|
|820   |    \SINGLE_SCALER_GENERATE[14].SingleScaler_0                            |SingleScaler_159                   |    26|
|821   |      EdgeDetector_0                                                      |EdgeDetector_286                   |     6|
|822   |    \SINGLE_SCALER_GENERATE[15].SingleScaler_0                            |SingleScaler_160                   |    26|
|823   |      EdgeDetector_0                                                      |EdgeDetector_285                   |     6|
|824   |    \SINGLE_SCALER_GENERATE[16].SingleScaler_0                            |SingleScaler_161                   |    26|
|825   |      EdgeDetector_0                                                      |EdgeDetector_284                   |     6|
|826   |    \SINGLE_SCALER_GENERATE[17].SingleScaler_0                            |SingleScaler_162                   |    26|
|827   |      EdgeDetector_0                                                      |EdgeDetector_283                   |     6|
|828   |    \SINGLE_SCALER_GENERATE[18].SingleScaler_0                            |SingleScaler_163                   |    26|
|829   |      EdgeDetector_0                                                      |EdgeDetector_282                   |     6|
|830   |    \SINGLE_SCALER_GENERATE[19].SingleScaler_0                            |SingleScaler_164                   |    26|
|831   |      EdgeDetector_0                                                      |EdgeDetector_281                   |     6|
|832   |    \SINGLE_SCALER_GENERATE[1].SingleScaler_0                             |SingleScaler_165                   |    26|
|833   |      EdgeDetector_0                                                      |EdgeDetector_280                   |     6|
|834   |    \SINGLE_SCALER_GENERATE[20].SingleScaler_0                            |SingleScaler_166                   |    26|
|835   |      EdgeDetector_0                                                      |EdgeDetector_279                   |     6|
|836   |    \SINGLE_SCALER_GENERATE[21].SingleScaler_0                            |SingleScaler_167                   |    26|
|837   |      EdgeDetector_0                                                      |EdgeDetector_278                   |     6|
|838   |    \SINGLE_SCALER_GENERATE[22].SingleScaler_0                            |SingleScaler_168                   |    26|
|839   |      EdgeDetector_0                                                      |EdgeDetector_277                   |     6|
|840   |    \SINGLE_SCALER_GENERATE[23].SingleScaler_0                            |SingleScaler_169                   |    26|
|841   |      EdgeDetector_0                                                      |EdgeDetector_276                   |     6|
|842   |    \SINGLE_SCALER_GENERATE[24].SingleScaler_0                            |SingleScaler_170                   |    26|
|843   |      EdgeDetector_0                                                      |EdgeDetector_275                   |     6|
|844   |    \SINGLE_SCALER_GENERATE[25].SingleScaler_0                            |SingleScaler_171                   |    26|
|845   |      EdgeDetector_0                                                      |EdgeDetector_274                   |     6|
|846   |    \SINGLE_SCALER_GENERATE[26].SingleScaler_0                            |SingleScaler_172                   |    26|
|847   |      EdgeDetector_0                                                      |EdgeDetector_273                   |     6|
|848   |    \SINGLE_SCALER_GENERATE[27].SingleScaler_0                            |SingleScaler_173                   |    26|
|849   |      EdgeDetector_0                                                      |EdgeDetector_272                   |     6|
|850   |    \SINGLE_SCALER_GENERATE[28].SingleScaler_0                            |SingleScaler_174                   |    26|
|851   |      EdgeDetector_0                                                      |EdgeDetector_271                   |     6|
|852   |    \SINGLE_SCALER_GENERATE[29].SingleScaler_0                            |SingleScaler_175                   |    26|
|853   |      EdgeDetector_0                                                      |EdgeDetector_270                   |     6|
|854   |    \SINGLE_SCALER_GENERATE[2].SingleScaler_0                             |SingleScaler_176                   |    26|
|855   |      EdgeDetector_0                                                      |EdgeDetector_269                   |     6|
|856   |    \SINGLE_SCALER_GENERATE[30].SingleScaler_0                            |SingleScaler_177                   |    26|
|857   |      EdgeDetector_0                                                      |EdgeDetector_268                   |     6|
|858   |    \SINGLE_SCALER_GENERATE[31].SingleScaler_0                            |SingleScaler_178                   |    26|
|859   |      EdgeDetector_0                                                      |EdgeDetector_267                   |     6|
|860   |    \SINGLE_SCALER_GENERATE[32].SingleScaler_0                            |SingleScaler_179                   |    26|
|861   |      EdgeDetector_0                                                      |EdgeDetector_266                   |     6|
|862   |    \SINGLE_SCALER_GENERATE[33].SingleScaler_0                            |SingleScaler_180                   |    26|
|863   |      EdgeDetector_0                                                      |EdgeDetector_265                   |     6|
|864   |    \SINGLE_SCALER_GENERATE[34].SingleScaler_0                            |SingleScaler_181                   |    26|
|865   |      EdgeDetector_0                                                      |EdgeDetector_264                   |     6|
|866   |    \SINGLE_SCALER_GENERATE[35].SingleScaler_0                            |SingleScaler_182                   |    26|
|867   |      EdgeDetector_0                                                      |EdgeDetector_263                   |     6|
|868   |    \SINGLE_SCALER_GENERATE[36].SingleScaler_0                            |SingleScaler_183                   |    26|
|869   |      EdgeDetector_0                                                      |EdgeDetector_262                   |     6|
|870   |    \SINGLE_SCALER_GENERATE[37].SingleScaler_0                            |SingleScaler_184                   |    26|
|871   |      EdgeDetector_0                                                      |EdgeDetector_261                   |     6|
|872   |    \SINGLE_SCALER_GENERATE[38].SingleScaler_0                            |SingleScaler_185                   |    26|
|873   |      EdgeDetector_0                                                      |EdgeDetector_260                   |     6|
|874   |    \SINGLE_SCALER_GENERATE[39].SingleScaler_0                            |SingleScaler_186                   |    26|
|875   |      EdgeDetector_0                                                      |EdgeDetector_259                   |     6|
|876   |    \SINGLE_SCALER_GENERATE[3].SingleScaler_0                             |SingleScaler_187                   |    26|
|877   |      EdgeDetector_0                                                      |EdgeDetector_258                   |     6|
|878   |    \SINGLE_SCALER_GENERATE[40].SingleScaler_0                            |SingleScaler_188                   |    26|
|879   |      EdgeDetector_0                                                      |EdgeDetector_257                   |     6|
|880   |    \SINGLE_SCALER_GENERATE[41].SingleScaler_0                            |SingleScaler_189                   |    26|
|881   |      EdgeDetector_0                                                      |EdgeDetector_256                   |     6|
|882   |    \SINGLE_SCALER_GENERATE[42].SingleScaler_0                            |SingleScaler_190                   |    26|
|883   |      EdgeDetector_0                                                      |EdgeDetector_255                   |     6|
|884   |    \SINGLE_SCALER_GENERATE[43].SingleScaler_0                            |SingleScaler_191                   |    26|
|885   |      EdgeDetector_0                                                      |EdgeDetector_254                   |     6|
|886   |    \SINGLE_SCALER_GENERATE[44].SingleScaler_0                            |SingleScaler_192                   |    26|
|887   |      EdgeDetector_0                                                      |EdgeDetector_253                   |     6|
|888   |    \SINGLE_SCALER_GENERATE[45].SingleScaler_0                            |SingleScaler_193                   |    26|
|889   |      EdgeDetector_0                                                      |EdgeDetector_252                   |     6|
|890   |    \SINGLE_SCALER_GENERATE[46].SingleScaler_0                            |SingleScaler_194                   |    26|
|891   |      EdgeDetector_0                                                      |EdgeDetector_251                   |     6|
|892   |    \SINGLE_SCALER_GENERATE[47].SingleScaler_0                            |SingleScaler_195                   |    26|
|893   |      EdgeDetector_0                                                      |EdgeDetector_250                   |     6|
|894   |    \SINGLE_SCALER_GENERATE[48].SingleScaler_0                            |SingleScaler_196                   |    26|
|895   |      EdgeDetector_0                                                      |EdgeDetector_249                   |     6|
|896   |    \SINGLE_SCALER_GENERATE[49].SingleScaler_0                            |SingleScaler_197                   |    26|
|897   |      EdgeDetector_0                                                      |EdgeDetector_248                   |     6|
|898   |    \SINGLE_SCALER_GENERATE[4].SingleScaler_0                             |SingleScaler_198                   |    26|
|899   |      EdgeDetector_0                                                      |EdgeDetector_247                   |     6|
|900   |    \SINGLE_SCALER_GENERATE[50].SingleScaler_0                            |SingleScaler_199                   |    26|
|901   |      EdgeDetector_0                                                      |EdgeDetector_246                   |     6|
|902   |    \SINGLE_SCALER_GENERATE[51].SingleScaler_0                            |SingleScaler_200                   |    26|
|903   |      EdgeDetector_0                                                      |EdgeDetector_245                   |     6|
|904   |    \SINGLE_SCALER_GENERATE[52].SingleScaler_0                            |SingleScaler_201                   |    26|
|905   |      EdgeDetector_0                                                      |EdgeDetector_244                   |     6|
|906   |    \SINGLE_SCALER_GENERATE[53].SingleScaler_0                            |SingleScaler_202                   |    26|
|907   |      EdgeDetector_0                                                      |EdgeDetector_243                   |     6|
|908   |    \SINGLE_SCALER_GENERATE[54].SingleScaler_0                            |SingleScaler_203                   |    26|
|909   |      EdgeDetector_0                                                      |EdgeDetector_242                   |     6|
|910   |    \SINGLE_SCALER_GENERATE[55].SingleScaler_0                            |SingleScaler_204                   |    26|
|911   |      EdgeDetector_0                                                      |EdgeDetector_241                   |     6|
|912   |    \SINGLE_SCALER_GENERATE[56].SingleScaler_0                            |SingleScaler_205                   |    26|
|913   |      EdgeDetector_0                                                      |EdgeDetector_240                   |     6|
|914   |    \SINGLE_SCALER_GENERATE[57].SingleScaler_0                            |SingleScaler_206                   |    26|
|915   |      EdgeDetector_0                                                      |EdgeDetector_239                   |     6|
|916   |    \SINGLE_SCALER_GENERATE[58].SingleScaler_0                            |SingleScaler_207                   |    26|
|917   |      EdgeDetector_0                                                      |EdgeDetector_238                   |     6|
|918   |    \SINGLE_SCALER_GENERATE[59].SingleScaler_0                            |SingleScaler_208                   |    26|
|919   |      EdgeDetector_0                                                      |EdgeDetector_237                   |     6|
|920   |    \SINGLE_SCALER_GENERATE[5].SingleScaler_0                             |SingleScaler_209                   |    26|
|921   |      EdgeDetector_0                                                      |EdgeDetector_236                   |     6|
|922   |    \SINGLE_SCALER_GENERATE[60].SingleScaler_0                            |SingleScaler_210                   |    26|
|923   |      EdgeDetector_0                                                      |EdgeDetector_235                   |     6|
|924   |    \SINGLE_SCALER_GENERATE[61].SingleScaler_0                            |SingleScaler_211                   |    26|
|925   |      EdgeDetector_0                                                      |EdgeDetector_234                   |     6|
|926   |    \SINGLE_SCALER_GENERATE[62].SingleScaler_0                            |SingleScaler_212                   |    26|
|927   |      EdgeDetector_0                                                      |EdgeDetector_233                   |     6|
|928   |    \SINGLE_SCALER_GENERATE[63].SingleScaler_0                            |SingleScaler_213                   |    26|
|929   |      EdgeDetector_0                                                      |EdgeDetector_232                   |     6|
|930   |    \SINGLE_SCALER_GENERATE[64].SingleScaler_0                            |SingleScaler_214                   |    26|
|931   |      EdgeDetector_0                                                      |EdgeDetector_231                   |     6|
|932   |    \SINGLE_SCALER_GENERATE[65].SingleScaler_0                            |SingleScaler_215                   |    26|
|933   |      EdgeDetector_0                                                      |EdgeDetector_230                   |     6|
|934   |    \SINGLE_SCALER_GENERATE[66].SingleScaler_0                            |SingleScaler_216                   |    43|
|935   |      EdgeDetector_0                                                      |EdgeDetector_229                   |    23|
|936   |    \SINGLE_SCALER_GENERATE[67].SingleScaler_0                            |SingleScaler_217                   |    26|
|937   |      EdgeDetector_0                                                      |EdgeDetector_228                   |     6|
|938   |    \SINGLE_SCALER_GENERATE[68].SingleScaler_0                            |SingleScaler_218                   |    26|
|939   |      EdgeDetector_0                                                      |EdgeDetector_227                   |     6|
|940   |    \SINGLE_SCALER_GENERATE[6].SingleScaler_0                             |SingleScaler_219                   |    26|
|941   |      EdgeDetector_0                                                      |EdgeDetector_226                   |     6|
|942   |    \SINGLE_SCALER_GENERATE[7].SingleScaler_0                             |SingleScaler_220                   |    26|
|943   |      EdgeDetector_0                                                      |EdgeDetector_225                   |     6|
|944   |    \SINGLE_SCALER_GENERATE[8].SingleScaler_0                             |SingleScaler_221                   |    26|
|945   |      EdgeDetector_0                                                      |EdgeDetector_224                   |     6|
|946   |    \SINGLE_SCALER_GENERATE[9].SingleScaler_0                             |SingleScaler_222                   |    26|
|947   |      EdgeDetector_0                                                      |EdgeDetector_223                   |     6|
|948   |  SelectableLogic_0                                                       |SelectableLogic                    |   164|
|949   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized21     |     2|
|950   |  StatusRegister_0                                                        |StatusRegister                     |     7|
|951   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized11     |     2|
|952   |  TestChargeInjection_O                                                   |TestChargeInjection                |    37|
|953   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized23     |     6|
|954   |  TriggerManager_0                                                        |TriggerManager                     |   367|
|955   |    BusyManager_0                                                         |BusyManager                        |     2|
|956   |    HoldExpander_0                                                        |HoldExpander                       |    41|
|957   |      Delayer_0                                                           |Delayer                            |    34|
|958   |      EdgeDetector_HOLD                                                   |EdgeDetector                       |     3|
|959   |    InterclockTrigger_AdcFastClear                                        |InterclockTrigger                  |     9|
|960   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_153                   |     3|
|961   |      Synchronizer_TriggerInExtended                                      |Synchronizer_154                   |     3|
|962   |    InterclockTrigger_AdcTrigger                                          |InterclockTrigger_126              |     9|
|963   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_151                   |     3|
|964   |      Synchronizer_TriggerInExtended                                      |Synchronizer_152                   |     3|
|965   |    InterclockTrigger_ScalerFastClear                                     |InterclockTrigger_127              |     9|
|966   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_149                   |     3|
|967   |      Synchronizer_TriggerInExtended                                      |Synchronizer_150                   |     3|
|968   |    InterclockTrigger_ScalerTrigger                                       |InterclockTrigger_128              |     8|
|969   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_147                   |     2|
|970   |      Synchronizer_TriggerInExtended                                      |Synchronizer_148                   |     3|
|971   |    InterclockTrigger_TdcFastClear                                        |InterclockTrigger_129              |     9|
|972   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_145                   |     3|
|973   |      Synchronizer_TriggerInExtended                                      |Synchronizer_146                   |     3|
|974   |    InterclockTrigger_TransmitStart                                       |InterclockTrigger_130              |     9|
|975   |      Synchronizer_ResetTriggerIn                                         |Synchronizer_143                   |     3|
|976   |      Synchronizer_TriggerInExtended                                      |Synchronizer_144                   |     3|
|977   |    L1_Delayer                                                            |TriggerDelayer                     |    69|
|978   |    L2_Delayer                                                            |TriggerDelayer_131                 |    68|
|979   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized9      |     2|
|980   |    SynchEdgeDetector_FAST_CLEAR                                          |SynchEdgeDetector                  |     7|
|981   |      Synchronizer_0                                                      |Synchronizer_142                   |     6|
|982   |    SynchEdgeDetector_HOLD                                                |SynchEdgeDetector_132              |     4|
|983   |      Synchronizer_0                                                      |Synchronizer_141                   |     3|
|984   |    SynchEdgeDetector_IsDaqMode                                           |SynchEdgeDetector_133              |     5|
|985   |      Synchronizer_0                                                      |Synchronizer_140                   |     4|
|986   |    SynchEdgeDetector_L1                                                  |SynchEdgeDetector_134              |     4|
|987   |      Synchronizer_0                                                      |Synchronizer_139                   |     3|
|988   |    SynchEdgeDetector_L2                                                  |SynchEdgeDetector_135              |     3|
|989   |      Synchronizer_0                                                      |Synchronizer_138                   |     2|
|990   |    Synchronizer_AdcTdcBusy                                               |Synchronizer                       |     2|
|991   |    Synchronizer_GathererBusy                                             |Synchronizer_136                   |     3|
|992   |    Trig_Delayer                                                          |TriggerDelayer_137                 |    72|
|993   |  TriggerWidth_0                                                          |TriggerWidth                       | 10491|
|994   |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized19     |     4|
|995   |    \WidthAdjuster_GENERATE[0].Width_Adjuster_0                           |Width_Adjuster                     |   170|
|996   |      Delayer_0                                                           |Delayer__parameterized1_125        |     2|
|997   |    \WidthAdjuster_GENERATE[0].Width_Adjuster_1                           |Width_Adjuster_0                   |   163|
|998   |      Delayer_0                                                           |Delayer__parameterized1_124        |     2|
|999   |    \WidthAdjuster_GENERATE[10].Width_Adjuster_0                          |Width_Adjuster_1                   |   157|
|1000  |      Delayer_0                                                           |Delayer__parameterized1_123        |     2|
|1001  |    \WidthAdjuster_GENERATE[10].Width_Adjuster_1                          |Width_Adjuster_2                   |   163|
|1002  |      Delayer_0                                                           |Delayer__parameterized1_122        |     2|
|1003  |    \WidthAdjuster_GENERATE[11].Width_Adjuster_0                          |Width_Adjuster_3                   |   168|
|1004  |      Delayer_0                                                           |Delayer__parameterized1_121        |     2|
|1005  |    \WidthAdjuster_GENERATE[11].Width_Adjuster_1                          |Width_Adjuster_4                   |   161|
|1006  |      Delayer_0                                                           |Delayer__parameterized1_120        |     2|
|1007  |    \WidthAdjuster_GENERATE[12].Width_Adjuster_0                          |Width_Adjuster_5                   |   161|
|1008  |      Delayer_0                                                           |Delayer__parameterized1_119        |     2|
|1009  |    \WidthAdjuster_GENERATE[12].Width_Adjuster_1                          |Width_Adjuster_6                   |   158|
|1010  |      Delayer_0                                                           |Delayer__parameterized1_118        |     2|
|1011  |    \WidthAdjuster_GENERATE[13].Width_Adjuster_0                          |Width_Adjuster_7                   |   166|
|1012  |      Delayer_0                                                           |Delayer__parameterized1_117        |     2|
|1013  |    \WidthAdjuster_GENERATE[13].Width_Adjuster_1                          |Width_Adjuster_8                   |   168|
|1014  |      Delayer_0                                                           |Delayer__parameterized1_116        |     2|
|1015  |    \WidthAdjuster_GENERATE[14].Width_Adjuster_0                          |Width_Adjuster_9                   |   158|
|1016  |      Delayer_0                                                           |Delayer__parameterized1_115        |     2|
|1017  |    \WidthAdjuster_GENERATE[14].Width_Adjuster_1                          |Width_Adjuster_10                  |   157|
|1018  |      Delayer_0                                                           |Delayer__parameterized1_114        |     2|
|1019  |    \WidthAdjuster_GENERATE[15].Width_Adjuster_0                          |Width_Adjuster_11                  |   168|
|1020  |      Delayer_0                                                           |Delayer__parameterized1_113        |     2|
|1021  |    \WidthAdjuster_GENERATE[15].Width_Adjuster_1                          |Width_Adjuster_12                  |   159|
|1022  |      Delayer_0                                                           |Delayer__parameterized1_112        |     2|
|1023  |    \WidthAdjuster_GENERATE[16].Width_Adjuster_0                          |Width_Adjuster_13                  |   157|
|1024  |      Delayer_0                                                           |Delayer__parameterized1_111        |     2|
|1025  |    \WidthAdjuster_GENERATE[16].Width_Adjuster_1                          |Width_Adjuster_14                  |   164|
|1026  |      Delayer_0                                                           |Delayer__parameterized1_110        |     2|
|1027  |    \WidthAdjuster_GENERATE[17].Width_Adjuster_0                          |Width_Adjuster_15                  |   170|
|1028  |      Delayer_0                                                           |Delayer__parameterized1_109        |     2|
|1029  |    \WidthAdjuster_GENERATE[17].Width_Adjuster_1                          |Width_Adjuster_16                  |   163|
|1030  |      Delayer_0                                                           |Delayer__parameterized1_108        |     2|
|1031  |    \WidthAdjuster_GENERATE[18].Width_Adjuster_0                          |Width_Adjuster_17                  |   163|
|1032  |      Delayer_0                                                           |Delayer__parameterized1_107        |     2|
|1033  |    \WidthAdjuster_GENERATE[18].Width_Adjuster_1                          |Width_Adjuster_18                  |   160|
|1034  |      Delayer_0                                                           |Delayer__parameterized1_106        |     2|
|1035  |    \WidthAdjuster_GENERATE[19].Width_Adjuster_0                          |Width_Adjuster_19                  |   166|
|1036  |      Delayer_0                                                           |Delayer__parameterized1_105        |     2|
|1037  |    \WidthAdjuster_GENERATE[19].Width_Adjuster_1                          |Width_Adjuster_20                  |   164|
|1038  |      Delayer_0                                                           |Delayer__parameterized1_104        |     2|
|1039  |    \WidthAdjuster_GENERATE[1].Width_Adjuster_0                           |Width_Adjuster_21                  |   166|
|1040  |      Delayer_0                                                           |Delayer__parameterized1_103        |     2|
|1041  |    \WidthAdjuster_GENERATE[1].Width_Adjuster_1                           |Width_Adjuster_22                  |   162|
|1042  |      Delayer_0                                                           |Delayer__parameterized1_102        |     2|
|1043  |    \WidthAdjuster_GENERATE[20].Width_Adjuster_0                          |Width_Adjuster_23                  |   163|
|1044  |      Delayer_0                                                           |Delayer__parameterized1_101        |     2|
|1045  |    \WidthAdjuster_GENERATE[20].Width_Adjuster_1                          |Width_Adjuster_24                  |   169|
|1046  |      Delayer_0                                                           |Delayer__parameterized1_100        |     2|
|1047  |    \WidthAdjuster_GENERATE[21].Width_Adjuster_0                          |Width_Adjuster_25                  |   158|
|1048  |      Delayer_0                                                           |Delayer__parameterized1_99         |     2|
|1049  |    \WidthAdjuster_GENERATE[21].Width_Adjuster_1                          |Width_Adjuster_26                  |   158|
|1050  |      Delayer_0                                                           |Delayer__parameterized1_98         |     2|
|1051  |    \WidthAdjuster_GENERATE[22].Width_Adjuster_0                          |Width_Adjuster_27                  |   167|
|1052  |      Delayer_0                                                           |Delayer__parameterized1_97         |     2|
|1053  |    \WidthAdjuster_GENERATE[22].Width_Adjuster_1                          |Width_Adjuster_28                  |   181|
|1054  |      Delayer_0                                                           |Delayer__parameterized1_96         |     2|
|1055  |    \WidthAdjuster_GENERATE[23].Width_Adjuster_0                          |Width_Adjuster_29                  |   166|
|1056  |      Delayer_0                                                           |Delayer__parameterized1_95         |     2|
|1057  |    \WidthAdjuster_GENERATE[23].Width_Adjuster_1                          |Width_Adjuster_30                  |   160|
|1058  |      Delayer_0                                                           |Delayer__parameterized1_94         |     2|
|1059  |    \WidthAdjuster_GENERATE[24].Width_Adjuster_0                          |Width_Adjuster_31                  |   159|
|1060  |      Delayer_0                                                           |Delayer__parameterized1_93         |     2|
|1061  |    \WidthAdjuster_GENERATE[24].Width_Adjuster_1                          |Width_Adjuster_32                  |   171|
|1062  |      Delayer_0                                                           |Delayer__parameterized1_92         |     2|
|1063  |    \WidthAdjuster_GENERATE[25].Width_Adjuster_0                          |Width_Adjuster_33                  |   160|
|1064  |      Delayer_0                                                           |Delayer__parameterized1_91         |     2|
|1065  |    \WidthAdjuster_GENERATE[25].Width_Adjuster_1                          |Width_Adjuster_34                  |   159|
|1066  |      Delayer_0                                                           |Delayer__parameterized1_90         |     2|
|1067  |    \WidthAdjuster_GENERATE[26].Width_Adjuster_0                          |Width_Adjuster_35                  |   166|
|1068  |      Delayer_0                                                           |Delayer__parameterized1_89         |     2|
|1069  |    \WidthAdjuster_GENERATE[26].Width_Adjuster_1                          |Width_Adjuster_36                  |   188|
|1070  |      Delayer_0                                                           |Delayer__parameterized1_88         |     2|
|1071  |    \WidthAdjuster_GENERATE[27].Width_Adjuster_0                          |Width_Adjuster_37                  |   166|
|1072  |      Delayer_0                                                           |Delayer__parameterized1_87         |     2|
|1073  |    \WidthAdjuster_GENERATE[27].Width_Adjuster_1                          |Width_Adjuster_38                  |   159|
|1074  |      Delayer_0                                                           |Delayer__parameterized1_86         |     2|
|1075  |    \WidthAdjuster_GENERATE[28].Width_Adjuster_0                          |Width_Adjuster_39                  |   160|
|1076  |      Delayer_0                                                           |Delayer__parameterized1_85         |     2|
|1077  |    \WidthAdjuster_GENERATE[28].Width_Adjuster_1                          |Width_Adjuster_40                  |   164|
|1078  |      Delayer_0                                                           |Delayer__parameterized1_84         |     2|
|1079  |    \WidthAdjuster_GENERATE[29].Width_Adjuster_0                          |Width_Adjuster_41                  |   159|
|1080  |      Delayer_0                                                           |Delayer__parameterized1_83         |     2|
|1081  |    \WidthAdjuster_GENERATE[29].Width_Adjuster_1                          |Width_Adjuster_42                  |   159|
|1082  |      Delayer_0                                                           |Delayer__parameterized1_82         |     2|
|1083  |    \WidthAdjuster_GENERATE[2].Width_Adjuster_0                           |Width_Adjuster_43                  |   162|
|1084  |      Delayer_0                                                           |Delayer__parameterized1_81         |     2|
|1085  |    \WidthAdjuster_GENERATE[2].Width_Adjuster_1                           |Width_Adjuster_44                  |   158|
|1086  |      Delayer_0                                                           |Delayer__parameterized1_80         |     2|
|1087  |    \WidthAdjuster_GENERATE[30].Width_Adjuster_0                          |Width_Adjuster_45                  |   161|
|1088  |      Delayer_0                                                           |Delayer__parameterized1_79         |     2|
|1089  |    \WidthAdjuster_GENERATE[30].Width_Adjuster_1                          |Width_Adjuster_46                  |   164|
|1090  |      Delayer_0                                                           |Delayer__parameterized1_78         |     2|
|1091  |    \WidthAdjuster_GENERATE[31].Width_Adjuster_0                          |Width_Adjuster_47                  |   163|
|1092  |      Delayer_0                                                           |Delayer__parameterized1_77         |     2|
|1093  |    \WidthAdjuster_GENERATE[31].Width_Adjuster_1                          |Width_Adjuster_48                  |   177|
|1094  |      Delayer_0                                                           |Delayer__parameterized1_76         |     2|
|1095  |    \WidthAdjuster_GENERATE[3].Width_Adjuster_0                           |Width_Adjuster_49                  |   162|
|1096  |      Delayer_0                                                           |Delayer__parameterized1_75         |     2|
|1097  |    \WidthAdjuster_GENERATE[3].Width_Adjuster_1                           |Width_Adjuster_50                  |   161|
|1098  |      Delayer_0                                                           |Delayer__parameterized1_74         |     2|
|1099  |    \WidthAdjuster_GENERATE[4].Width_Adjuster_0                           |Width_Adjuster_51                  |   159|
|1100  |      Delayer_0                                                           |Delayer__parameterized1_73         |     2|
|1101  |    \WidthAdjuster_GENERATE[4].Width_Adjuster_1                           |Width_Adjuster_52                  |   163|
|1102  |      Delayer_0                                                           |Delayer__parameterized1_72         |     2|
|1103  |    \WidthAdjuster_GENERATE[5].Width_Adjuster_0                           |Width_Adjuster_53                  |   163|
|1104  |      Delayer_0                                                           |Delayer__parameterized1_71         |     2|
|1105  |    \WidthAdjuster_GENERATE[5].Width_Adjuster_1                           |Width_Adjuster_54                  |   160|
|1106  |      Delayer_0                                                           |Delayer__parameterized1_70         |     2|
|1107  |    \WidthAdjuster_GENERATE[6].Width_Adjuster_0                           |Width_Adjuster_55                  |   160|
|1108  |      Delayer_0                                                           |Delayer__parameterized1_69         |     2|
|1109  |    \WidthAdjuster_GENERATE[6].Width_Adjuster_1                           |Width_Adjuster_56                  |   159|
|1110  |      Delayer_0                                                           |Delayer__parameterized1_68         |     2|
|1111  |    \WidthAdjuster_GENERATE[7].Width_Adjuster_0                           |Width_Adjuster_57                  |   164|
|1112  |      Delayer_0                                                           |Delayer__parameterized1_67         |     2|
|1113  |    \WidthAdjuster_GENERATE[7].Width_Adjuster_1                           |Width_Adjuster_58                  |   165|
|1114  |      Delayer_0                                                           |Delayer__parameterized1_66         |     2|
|1115  |    \WidthAdjuster_GENERATE[8].Width_Adjuster_0                           |Width_Adjuster_59                  |   157|
|1116  |      Delayer_0                                                           |Delayer__parameterized1_65         |     2|
|1117  |    \WidthAdjuster_GENERATE[8].Width_Adjuster_1                           |Width_Adjuster_60                  |   158|
|1118  |      Delayer_0                                                           |Delayer__parameterized1_64         |     2|
|1119  |    \WidthAdjuster_GENERATE[9].Width_Adjuster_0                           |Width_Adjuster_61                  |   162|
|1120  |      Delayer_0                                                           |Delayer__parameterized1_63         |     2|
|1121  |    \WidthAdjuster_GENERATE[9].Width_Adjuster_1                           |Width_Adjuster_62                  |   159|
|1122  |      Delayer_0                                                           |Delayer__parameterized1            |     2|
|1123  |  UsrClkOut_O                                                             |UsrClkOut                          |   127|
|1124  |    RBCP_Receiver_0                                                       |RBCP_Receiver__parameterized29     |     2|
|1125  |  Version_0                                                               |Version                            |    29|
|1126  |    RBCP_Sender_0                                                         |RBCP_Sender                        |    20|
|1127  |  WRAP_SiTCP_GMII_XC7A_32K_0                                              |WRAP_SiTCP_GMII_XC7A_32K           |   841|
|1128  |    TIMER                                                                 |TIMER                              |    90|
+------+--------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:03:16 . Memory (MB): peak = 1253.121 ; gain = 720.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:49 ; elapsed = 00:03:06 . Memory (MB): peak = 1253.121 ; gain = 513.012
Synthesis Optimization Complete : Time (s): cpu = 00:03:11 ; elapsed = 00:03:16 . Memory (MB): peak = 1253.121 ; gain = 720.750
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20190328 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SiTCP_XC7A_32K_BBT_V70.ngc ...
WARNING:NetListWriters:298 - No output is written to
   SiTCP_XC7A_32K_BBT_V70.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/rcvdCode[4 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_PRE/udpProcStartDly[8 : 1]
   on block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_RXCNT/muxFlowMac[7 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GMII/GMII_TXBUF/prmblData[3 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_PRE/tcpProcStartDly[15 :
   0] on block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP/TCP/TCP_MNGR/preDataDlyA[7]_GND_21_o_mux_19_OUT[7 : 0] on block
   SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/preCmpValDly[2 : 0]
   on block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_MNGR/irPreCode[4 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/payStart[3 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/txStart[3 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/TCP/TCP_TXCNT/memRdPrmLd[4 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_RX/irTxEcifAck[2 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/UDP/UDP_LOC/preSoHd[2 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP/ECIF_TX/ipHdTim[9 : 0] on block
   SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/MII_MIF/GND_36_o_GND_36_o_or_46_OUT[4 : 0] on block
   SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/MII_MIF/initWd[6 : 1] on block
   SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   SiTCP_INT/SiTCP_INT_REG/irAddr[3]_X3FData[7]_wide_mux_250_OUT[31 : 0] on
   block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus SiTCP_INT/SiTCP_INT_REG/muxData[31 : 0]
   on block SiTCP_XC7A_32K_BBT_V70 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file SiTCP_XC7A_32K_BBT_V70.edif ...
ngc2edif: Total memory usage is 4342944 kilobytes

Reading core file 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/rtl/SiTCP_XC7A_32K_BBT_V70.ngc' for (cell view 'SiTCP_XC7A_32K_BBT_V70', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V70_ngc_6837a18e.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7A_32K_BBT_V70_ngc_6837a18e.edif]
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ClockManager_0/BUFG_AD9220_CLK_OUT' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 9513 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'ClockManager_0/BUFG_AD9220_CLK_OUT' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-432] The IBUFG primitive 'ClockManager_0/MMCM_0/IBUFG_EXT_CLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20190328
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1253.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4901 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 275 instances
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 1547 instances
  FDC => FDCE: 361 instances
  FDE => FDRE: 1040 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  IBUFG => IBUF: 1 instances
  INV => LUT1: 191 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 52 instances
  LDC => LDCE: 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1036 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
570 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:30 ; elapsed = 00:03:38 . Memory (MB): peak = 1253.121 ; gain = 958.121
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1253.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva19.1_work2007/project/project.runs/synth_2/TopLevel.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.121 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  3 04:29:32 2020...
