<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>3.963</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.963</CP_FINAL>
    <CP_ROUTE>3.963</CP_ROUTE>
    <CP_SYNTH>3.468</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>6.037</SLACK_FINAL>
    <SLACK_ROUTE>6.037</SLACK_ROUTE>
    <SLACK_SYNTH>6.532</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>6.037</WNS_FINAL>
    <WNS_ROUTE>6.037</WNS_ROUTE>
    <WNS_SYNTH>6.532</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>66</BRAM>
      <CLB>3144</CLB>
      <DSP>1</DSP>
      <FF>14772</FF>
      <LATCH>0</LATCH>
      <LUT>18266</LUT>
      <SRL>643</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>8820</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="top_kernel" DISPNAME="inst" RTLNAME="top_kernel">
      <SubModules count="41">A_m_axi_U C_m_axi_U col_sum_1_U col_sum_2_U col_sum_3_U col_sum_4_U col_sum_5_U col_sum_6_U col_sum_7_U col_sum_U control_s_axi_U denom_row_U grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195 grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215 grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240 grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286 grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314 top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U</SubModules>
      <Resources BRAM="66" DSP="1" FF="14772" LUT="18266"/>
      <LocalResources FF="153" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="A_m_axi" DISPNAME="A_m_axi_U" RTLNAME="top_kernel_A_m_axi">
      <Resources BRAM="1" FF="741" LUT="524"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" TYPE="resource" MODULENAME="C_m_axi" DISPNAME="C_m_axi_U" RTLNAME="top_kernel_C_m_axi">
      <Resources FF="998" LUT="698"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_1_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_RAM_AUTO_1R1W" DISPNAME="col_sum_1_U" RTLNAME="top_kernel_col_sum_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_1_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_2_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_RAM_AUTO_1R1W" DISPNAME="col_sum_2_U" RTLNAME="top_kernel_col_sum_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_2_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_3_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_RAM_AUTO_1R1W" DISPNAME="col_sum_3_U" RTLNAME="top_kernel_col_sum_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_3_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_4_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_4_RAM_AUTO_1R1W" DISPNAME="col_sum_4_U" RTLNAME="top_kernel_col_sum_4_RAM_AUTO_1R1W">
      <Resources FF="48" LUT="67"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_4_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_5_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_4_RAM_AUTO_1R1W" DISPNAME="col_sum_5_U" RTLNAME="top_kernel_col_sum_4_RAM_AUTO_1R1W">
      <Resources FF="48" LUT="67"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_5_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_6_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_4_RAM_AUTO_1R1W" DISPNAME="col_sum_6_U" RTLNAME="top_kernel_col_sum_4_RAM_AUTO_1R1W">
      <Resources FF="48" LUT="67"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_6_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_7_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_4_RAM_AUTO_1R1W" DISPNAME="col_sum_7_U" RTLNAME="top_kernel_col_sum_4_RAM_AUTO_1R1W">
      <Resources FF="48" LUT="67"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="col_sum_7_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="col_sum_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/col_sum_U" DEPTH="1" TYPE="resource" MODULENAME="col_sum_RAM_AUTO_1R1W" DISPNAME="col_sum_U" RTLNAME="top_kernel_col_sum_RAM_AUTO_1R1W">
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="col_sum_U" SOURCE="top.cpp:34" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="col_sum" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="top_kernel_control_s_axi">
      <Resources FF="181" LUT="162"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/denom_row_U" DEPTH="1" TYPE="resource" MODULENAME="denom_row_RAM_1P_BRAM_1R1W" DISPNAME="denom_row_U" RTLNAME="top_kernel_denom_row_RAM_1P_BRAM_1R1W">
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="denom_row_U" SOURCE="" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="denom_row" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_40_1" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_40_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_40_1_fu_195/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="84" LUT="143"/>
      <LocalResources FF="82" LUT="120"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5">
      <SubModules count="9">flow_control_loop_pipe_sequential_init_U udiv_37ns_23ns_37_41_1_U20 udiv_37ns_23ns_37_41_1_U21 udiv_37ns_23ns_37_41_1_U22 udiv_37ns_23ns_37_41_1_U23 udiv_37ns_23ns_37_41_1_U24 udiv_37ns_23ns_37_41_1_U25 udiv_37ns_23ns_37_41_1_U26 udiv_37ns_23ns_37_41_1_U27</SubModules>
      <Resources FF="12293" LUT="15990"/>
      <LocalResources FF="247" LUT="82"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U20" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U20" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="1287" LUT="1946"/>
      <LocalResources FF="38" LUT="876"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U20" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U21" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U21" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="1287" LUT="1946"/>
      <LocalResources FF="38" LUT="876"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U21" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_1" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U22" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U22" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="1287" LUT="1946"/>
      <LocalResources FF="38" LUT="876"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U22" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_2" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U23" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U23" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="2161" LUT="2048"/>
      <LocalResources FF="61" LUT="876"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U23" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_3" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U24" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U24" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="1287" LUT="1972"/>
      <LocalResources FF="38" LUT="902"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U24" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_4" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U25" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U25" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="1287" LUT="1972"/>
      <LocalResources FF="38" LUT="902"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U25" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_5" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U26" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U26" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="2161" LUT="2074"/>
      <LocalResources FF="61" LUT="902"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U26" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_6" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/udiv_37ns_23ns_37_41_1_U27" DEPTH="2" TYPE="resource" MODULENAME="udiv_37ns_23ns_37_41_1" DISPNAME="udiv_37ns_23ns_37_41_1_U27" RTLNAME="top_kernel_udiv_37ns_23ns_37_41_1">
      <Resources FF="1287" LUT="1972"/>
      <LocalResources FF="38" LUT="902"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="40" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_62_5" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_37ns_23ns_37_41_1_U27" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln71_7" VISIBLE="false"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_80_7" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314" DEPTH="1" TYPE="function" MODULENAME="top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10" DISPNAME="grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314" RTLNAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_24s_17s_41_5_1_U72</SubModules>
      <Resources DSP="1" FF="111" LUT="205"/>
      <LocalResources FF="109" LUT="108"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="top_kernel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="60"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10_fu_314/mul_24s_17s_41_5_1_U72" DEPTH="2" TYPE="resource" MODULENAME="mul_24s_17s_41_5_1" DISPNAME="mul_24s_17s_41_5_1_U72" RTLNAME="top_kernel_mul_24s_17s_41_5_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_92_9_VITIS_LOOP_95_10" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_24s_17s_41_5_1_U72" SOURCE="top.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
    <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" DEPTH="1" TYPE="rtl" MODULENAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W" DISPNAME="ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" RTLNAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_RAM_T2P_BRAM_1R1W"/>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.577" DATAPATH_LOGIC_DELAY="2.046" DATAPATH_NET_DELAY="1.531" ENDPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[14]" LOGIC_LEVELS="7" MAX_FANOUT="6" SLACK="6.037" STARTPOINT_PIN="col_sum_3_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="col_sum_3_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_col_sum_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_51__2" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="696" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_36__3" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="646" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_24__7" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="646" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_25__8" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_21__14" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_20__14" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_3_U/ram_reg_bram_0_i_2__10" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="646" MODULE_INSTNAME="col_sum_3_U" IS_FUNCINST="0"/>
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>col_sum_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215 denom_row_U col_sum_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U col_sum_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.619" DATAPATH_LOGIC_DELAY="1.441" DATAPATH_NET_DELAY="2.178" ENDPOINT_PIN="denom_row_U/ram_reg/DINADIN[4]" LOGIC_LEVELS="10" MAX_FANOUT="58" SLACK="6.056" STARTPOINT_PIN="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C">
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3.v" LINE_NUMBER="403" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_45" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_21" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="69" MODULE_INSTNAME="grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215" IS_FUNCINST="0"/>
      <CELL NAME="denom_row_U/ram_reg" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_denom_row_RAM_1P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="denom_row_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>col_sum_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215 denom_row_U col_sum_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U col_sum_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.541" DATAPATH_LOGIC_DELAY="1.942" DATAPATH_NET_DELAY="1.599" ENDPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[14]" LOGIC_LEVELS="7" MAX_FANOUT="6" SLACK="6.073" STARTPOINT_PIN="col_sum_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="col_sum_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_col_sum_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_52" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="704" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_41__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="656" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_29__5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="656" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_30__12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_26__5" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_25__5" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_6__5" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="656" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>col_sum_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215 denom_row_U col_sum_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U col_sum_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.574" DATAPATH_LOGIC_DELAY="1.922" DATAPATH_NET_DELAY="1.652" ENDPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINADIN[14]" LOGIC_LEVELS="6" MAX_FANOUT="6" SLACK="6.079" STARTPOINT_PIN="col_sum_1_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="col_sum_1_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_col_sum_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_1_U/ram_reg_bram_0_i_36__1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="642" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_1_U/ram_reg_bram_0_i_24__5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="642" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_1_U/ram_reg_bram_0_i_25__6" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_1_U/ram_reg_bram_0_i_21__12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_1_U/ram_reg_bram_0_i_20__12" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_1_U/ram_reg_bram_0_i_2__8" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="642" MODULE_INSTNAME="col_sum_1_U" IS_FUNCINST="0"/>
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>col_sum_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215 denom_row_U col_sum_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U col_sum_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.533" DATAPATH_LOGIC_DELAY="2.002" DATAPATH_NET_DELAY="1.531" ENDPOINT_PIN="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[15]" LOGIC_LEVELS="7" MAX_FANOUT="6" SLACK="6.087" STARTPOINT_PIN="col_sum_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="col_sum_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" FILE_NAME="top_kernel_col_sum_RAM_AUTO_1R1W.v" LINE_NUMBER="38" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_52" PRIMITIVE_TYPE="CLB.LUT.LUT1" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="704" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_41__0" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="656" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_29__5" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="656" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_30__12" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_26__5" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_24__12" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel.v" LINE_NUMBER="887" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="col_sum_U/ram_reg_bram_0_i_5__6" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_7.v" LINE_NUMBER="656" MODULE_INSTNAME="col_sum_U" IS_FUNCINST="0"/>
      <CELL NAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_RAM_1P_BRAM_1R1W.v" LINE_NUMBER="45" MODULE_INSTNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>col_sum_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215 denom_row_U col_sum_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U col_sum_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/top_kernel_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Feb 05 05:06:24 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6214317 on Sep 11 2025)"/>
    <item NAME="Project" VALUE="project_1"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-1-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

