

================================================================
== Vitis HLS Report for 'kernel_mspatch'
================================================================
* Date:           Wed Sep 20 01:19:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        kernel_mspatch
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  2184783|  2184783|  8.739 ms|  8.739 ms|  2108081|  2108081|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+---------+---------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+---------+---------+---------+
        |entry_proc_U0         |entry_proc         |        0|        0|      0 ns|      0 ns|        0|        0|       no|
        |load_input_U0         |load_input         |    37708|    37708|  0.151 ms|  0.151 ms|    37708|    37708|       no|
        |load_norm_U0          |load_norm          |      170|      170|  0.680 us|  0.680 us|      170|      170|       no|
        |padding_input_U0      |padding_input      |    38993|    38993|  0.156 ms|  0.156 ms|    38993|    38993|       no|
        |compute_conv_U0       |compute_conv       |  2108080|  2108080|  8.432 ms|  8.432 ms|  2108080|  2108080|       no|
        |compute_batchnorm_U0  |compute_batchnorm  |    75408|    75408|  0.302 ms|  0.302 ms|    75408|    75408|       no|
        +----------------------+-------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      36|    -|
|FIFO                 |        -|     -|        7|      46|    -|
|Instance             |       18|    27|    30373|   10782|    2|
|Memory               |        -|     -|       12|     900|   40|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       18|    27|    30402|   11827|   42|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|    ~0|        3|       2|   13|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|        1|       1|    6|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+-------+------+-----+
    |compute_batchnorm_U0  |compute_batchnorm  |        0|  17|   3295|  2487|    0|
    |compute_conv_U0       |compute_conv       |        0|   8|   2404|  3892|    2|
    |control_s_axi_U       |control_s_axi      |        0|   0|    253|   426|    0|
    |entry_proc_U0         |entry_proc         |        0|   0|      2|    20|    0|
    |gmem0_m_axi_U         |gmem0_m_axi        |        2|   0|    512|   580|    0|
    |gmem1_m_axi_U         |gmem1_m_axi        |       16|   0|    881|  1052|    0|
    |load_input_U0         |load_input         |        0|   1|    725|   711|    0|
    |load_norm_U0          |load_norm          |        0|   0|  22032|   990|    0|
    |padding_input_U0      |padding_input      |        0|   1|    269|   624|    0|
    +----------------------+-------------------+---------+----+-------+------+-----+
    |Total                 |                   |       18|  27|  30373| 10782|    2|
    +----------------------+-------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |     Memory    |            Module            | BRAM_18K| FF| LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |conv_result_U  |conv_result_RAM_1P_URAM_1R1W  |        0|  4|  300|   12|  75264|   32|     1|      2408448|
    |image_U        |image_RAM_1P_URAM_1R1W        |        0|  4|  300|   12|  37632|   32|     1|      1204224|
    |in_pad_U       |in_pad_RAM_1P_URAM_1R1W       |        0|  4|  300|   12|  38988|   32|     1|      1247616|
    |mean_U         |mean_RAM_1P_URAM_1R1W         |        0|  0|    0|    1|     24|   32|     1|          768|
    |var_U          |mean_RAM_1P_URAM_1R1W         |        0|  0|    0|    1|     24|   32|     1|          768|
    |gamma_U        |mean_RAM_1P_URAM_1R1W         |        0|  0|    0|    1|     24|   32|     1|          768|
    |beta_U         |mean_RAM_1P_URAM_1R1W         |        0|  0|    0|    1|     24|   32|     1|          768|
    +---------------+------------------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |Total          |                              |        0| 12|  900|   40| 151980|  224|     7|      4863360|
    +---------------+------------------------------+---------+---+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |buffer_result_c_U  |        0|  7|   0|    -|     5|   64|      320|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|  7|   0|    0|     5|   64|      320|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_beta            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_gamma           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_mean            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_var             |       and|   0|  0|   2|           1|           1|
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |compute_batchnorm_U0_ap_start   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_norm_U0_ap_continue        |       and|   0|  0|   2|           1|           1|
    |load_norm_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_beta      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_gamma     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_var       |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_norm_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  36|          18|          18|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_beta      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_gamma     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_var       |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_norm_U0_ap_ready   |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  63|         14|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                        |  1|   0|    1|          0|
    |ap_rst_reg_1                        |  1|   0|    1|          0|
    |ap_rst_reg_2                        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_beta      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_gamma     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_var       |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_norm_U0_ap_ready   |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 10|   0|   10|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  kernel_mspatch|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  kernel_mspatch|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  kernel_mspatch|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  kernel_mspatch|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  256|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  256|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|           gmem1|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

