[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Wed Apr 14 20:04:49 2021
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_rv32i_alu_testbench.vcd"
[dumpfile_mtime] "Wed Apr 14 20:04:19 2021"
[dumpfile_size] 4871
[savefile] "/Users/damien/workspace/hdl/friscv/test/rtl_unit_tests/friscv_rv32i_alu_testbench.gtkw"
[timestart] 0
[size] 1963 1265
[pos] -1 -1
*-12.843459 15000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_rv32i_alu_testbench.
[sst_width] 193
[signals_width] 439
[sst_expanded] 1
[sst_vpaned_height] 410
@28
dut.aclk
dut.aresetn
dut.srst
@200
-
@28
dut.alu_en
dut.alu_empty
dut.alu_ready
@c00200
-instruction bus
@22
dut.alu_instbus[85:0]
dut.opcode[6:0]
dut.rd[4:0]
dut.rs1[4:0]
dut.rs2[4:0]
dut.shamt[4:0]
dut.zimm[4:0]
dut.csr[11:0]
@28
dut.funct3[2:0]
@22
dut.funct7[6:0]
dut.imm12[11:0]
dut.imm20[19:0]
@1401200
-instruction bus
@200
-
@28
dut.memorying
dut.mem_access
@200
-
@29
dut.mem_en
@28
dut.mem_wr
@22
dut.mem_addr[15:0]
dut.mem_wdata[31:0]
dut.mem_strb[3:0]
@28
dut.mem_ready
@22
dut.mem_rdata[31:0]
@200
-
@28
dut.alu_rd_wr
@22
dut.alu_rd_addr[4:0]
dut.alu_rd_val[31:0]
dut.alu_rs1_addr[4:0]
dut.alu_rs1_val[31:0]
dut.alu_rs2_addr[4:0]
dut.alu_rs2_val[31:0]
[pattern_trace] 1
[pattern_trace] 0
