
---------- Begin Simulation Statistics ----------
final_tick                               109427599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179626                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716224                       # Number of bytes of host memory used
host_op_rate                                   196043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   556.71                       # Real time elapsed on the host
host_tick_rate                              196560741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109428                       # Number of seconds simulated
sim_ticks                                109427599000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.094276                       # CPI: cycles per instruction
system.cpu.discardedOps                        431148                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2759053                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.913846                       # IPC: instructions per cycle
system.cpu.numCycles                        109427599                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106668546                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            428                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659293                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818910                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88865                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076164                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062911                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835900                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050623                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134736                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35098781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35098781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35101866                       # number of overall hits
system.cpu.dcache.overall_hits::total        35101866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71692                       # number of overall misses
system.cpu.dcache.overall_misses::total         71692                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6246810000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6246810000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6246810000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6246810000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170429                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170429                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87187.500000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87187.500000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87133.989845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87133.989845                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48456                       # number of writebacks
system.cpu.dcache.writebacks::total             48456                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19356                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19356                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19356                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19356                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4869686000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4869686000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4871961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4871961000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93124.875698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93124.875698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93102.505303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93102.505303                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51305                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20886356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20886356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    746089000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    746089000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43498.659049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43498.659049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    629522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    629522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43933.421732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43933.421732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5500721000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5500721000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100938.068849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100938.068849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16533                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16533                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4240164000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4240164000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111692.015910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111692.015910                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3085                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3085                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014062                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014062                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2275000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2275000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61486.486486                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61486.486486                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.700143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35325415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            675.063827                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.700143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          705                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70741885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70741885                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125010                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086724                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27002025                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27002025                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27002025                       # number of overall hits
system.cpu.icache.overall_hits::total        27002025                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          997                       # number of overall misses
system.cpu.icache.overall_misses::total           997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63951000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63951000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63951000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63951000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27003022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27003022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27003022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27003022                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64143.430291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64143.430291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64143.430291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64143.430291                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          607                       # number of writebacks
system.cpu.icache.writebacks::total               607                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61957000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61957000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62143.430291                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62143.430291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62143.430291                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62143.430291                       # average overall mshr miss latency
system.cpu.icache.replacements                    607                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27002025                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27002025                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63951000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63951000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27003022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27003022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64143.430291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64143.430291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62143.430291                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62143.430291                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.618335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27003022                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27084.274824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.618335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.760973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.760973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54007041                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54007041                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109427599000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11217                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11708                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data               11217                       # number of overall hits
system.l2.overall_hits::total                   11708                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              41112                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41618                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             41112                       # number of overall misses
system.l2.overall_misses::total                 41618                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48637000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4479396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4528033000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48637000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4479396000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4528033000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.507523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.785645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.780445                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.507523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.785645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.780445                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96120.553360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108955.925277                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108799.870248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96120.553360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108955.925277                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108799.870248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24651                       # number of writebacks
system.l2.writebacks::total                     24651                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         41111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41617                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        41111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41617                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3657089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3695606000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3657089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3695606000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.785626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.780426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.785626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.780426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76120.553360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88956.459342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88800.394070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76120.553360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88956.459342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88800.394070                       # average overall mshr miss latency
system.l2.replacements                          25250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          603                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4125809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4125809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108742.758493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108742.758493                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3366989000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3366989000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88742.758493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88742.758493                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48637000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48637000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.507523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.507523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96120.553360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96120.553360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38517000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38517000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.507523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76120.553360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76120.553360                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    353587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    353587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.220730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.220730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111506.464838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111506.464838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    290100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    290100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.220660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.220660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91514.195584                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91514.195584                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15565.217472                       # Cycle average of tags in use
system.l2.tags.total_refs                      105214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41634                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.527117                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.132351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        57.035950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15501.049171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950025                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13829                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    462518                       # Number of tag accesses
system.l2.tags.data_accesses                   462518                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     24651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     41100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001936090500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              135753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41617                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24651                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41617                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24651                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41617                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.317784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.254038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    438.839458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1371     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.948980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.940783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.529528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76      5.54%      5.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.07%      5.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1212     88.34%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      6.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2663488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1577664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     24.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109426017000                       # Total gap between requests
system.mem_ctrls.avgGap                    1651264.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2630400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1576064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 295939.966662340797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24037811.521387763321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14402801.618630049750                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        41111                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        24651                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12558500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1545371000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2314279985750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24819.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37590.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  93881789.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2631104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2663488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1577664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1577664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        41111                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41617                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        24651                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         24651                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       295940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24044245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         24340185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       295940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       295940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14417423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14417423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14417423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       295940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24044245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        38757608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41606                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               24626                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1470                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               777817000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             208030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1557929500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18694.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37444.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21440                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19051                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        25739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   164.678348                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   114.428991                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.554056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13128     51.00%     51.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8055     31.29%     82.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1494      5.80%     88.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1281      4.98%     93.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          663      2.58%     95.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          263      1.02%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          175      0.68%     97.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          199      0.77%     98.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          481      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        25739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2662784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1576064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               24.333751                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.402802                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92898540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        49372950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      149418780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      64592280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8637535920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21939992550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23544415200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54478226220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.847222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60995280750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3653780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44778538250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        90892200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        48306555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      147648060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      63955440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8637535920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21850492290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23619783840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54458614305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.668000                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  61192117500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3653780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44581701500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24651                       # Transaction distribution
system.membus.trans_dist::CleanEvict              177                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3676                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108062                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4241152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4241152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41617                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           165049000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          223389750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             15363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          607                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37963                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2601                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       155963                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                158564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       102656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6450240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6552896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25250                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1577664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            78576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  78129     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    445      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78576                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109427599000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          203364000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2991000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         156987999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
