#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr  1 15:46:27 2024
# Process ID: 15008
# Current directory: C:/Users/ece/Documents/GitHub/AIX2024/07_SIC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10832 C:\Users\ece\Documents\GitHub\AIX2024\07_SIC\07_SIC.xpr
# Log file: C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/vivado.log
# Journal file: C:/Users/ece/Documents/GitHub/AIX2024/07_SIC\vivado.jou
# Running On: DESKTOP-KCLED0O, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 8465 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/cnn_ctrl.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/cnn_ctrl.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/adder_tree.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/adder_tree.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/mul.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/mul.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/mac.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/mac.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/dpram_wrapper.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/dpram_wrapper.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/spram_wrapper.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/spram_wrapper.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/bmp_image_writer.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/sim/bmp_image_writer.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/define.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/src/define.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/conv_kern_tb.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/sim/conv_kern_tb.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/cnn_ctrl_tb.v', nor could it be found using path 'C:/Users/leewo/Documents/GitHub/AIX2024/skeleton/code/yolohw/sim/cnn_ctrl_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1472.766 ; gain = 290.734
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/adder_tree.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/cnn_ctrl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/dpram_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/mac.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/mul.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/spram_wrapper.v] -no_script -reset -force -quiet
remove_files  {C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/adder_tree.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/cnn_ctrl.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/dpram_wrapper.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/mac.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/mul.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/spram_wrapper.v}
add_files -norecurse {C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v}
set_property top conv_kern_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
ERROR: [XSIM 43-4316] Can not find file: ../../../../../../skeleton/code/yolohw/sim/bmp_image_writer.v
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_macro_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1515.238 ; gain = 6.680
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/bmp_image_writer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/cnn_ctrl_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/conv_kern_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/define.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/bmp_image_writer.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/cnn_ctrl_tb.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/sim/conv_kern_tb.v C:/Users/ece/Documents/GitHub/skeleton/code/yolohw/src/define.v}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:26]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:27]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:28]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:29]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:30]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:31]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:32]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:33]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:34]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:35]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:38]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:39]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:40]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:43]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:44]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:45]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:46]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:48]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:49]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.828 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v] -no_script -reset -force -quiet
remove_files  C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:26]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:27]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:28]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:29]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:30]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:31]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:32]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:33]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:34]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:35]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:38]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:39]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:40]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:43]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:44]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:45]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:46]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:48]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:49]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.828 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1522.828 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:26]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:27]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:28]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:29]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:30]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:31]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:32]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:33]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:34]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:35]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:38]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:39]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:40]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:43]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:44]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:45]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:46]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:48]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v:49]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.828 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1522.828 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/define.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:26]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:27]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:28]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:29]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:30]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:31]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:32]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:33]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:34]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:35]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:38]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:39]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:40]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:43]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:44]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:45]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:46]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:48]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:49]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1551.625 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
ERROR: [VRFC 10-2989] 'IFM_WORD_SIZE_32' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:26]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:26]
ERROR: [VRFC 10-2989] 'IFM_WORD_SIZE_32' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:27]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:27]
ERROR: [VRFC 10-2989] 'IFM_DATA_SIZE_32' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:36]
ERROR: [VRFC 10-2989] 'WGT_DATA_SIZE' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:43]
ERROR: [VRFC 10-2989] 'No' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:68]
ERROR: [VRFC 10-2989] 'Fx' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:72]
ERROR: [VRFC 10-2989] 'Fx' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:73]
ERROR: [VRFC 10-2989] 'Fx' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:74]
ERROR: [VRFC 10-2989] 'IFM_HEIGHT' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:88]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:92]
ERROR: [VRFC 10-2989] 'IFM_HEIGHT' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:106]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:108]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:120]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:121]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:122]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:123]
ERROR: [VRFC 10-2989] 'IFM_WIDTH' is not declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:124]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1551.625 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:26]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:27]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:28]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:29]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:30]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:31]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:32]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:33]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:34]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:35]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:38]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:39]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:40]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:43]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:44]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:45]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:46]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:48]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v:49]
INFO: [#UNDEF] Sorry, too many errors..
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1551.625 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/define.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <xbip_dsp48_macro_0> not found while processing module instance <u_dsp> [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1551.625 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dsp48_macro_0> not found while processing module instance <u_dsp> [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1551.625 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.conv_kern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1551.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_kern_tb_behav -key {Behavioral:sim_1:Functional:conv_kern_tb} -tclbatch {conv_kern_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source conv_kern_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/conv_kern_tb/in_img" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Loading input feature maps from file: ../../inout_data_sw/log_feamap/CONV00_input_32b.hex
Loading input feature maps from file: ../../inout_data_sw/log_param/CONV00_param_weight.hex
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_kern_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1576.977 ; gain = 25.352
run all
Filter och=00: 

  19	 -11	  -6
  61	 -17	 -42
  23	  -2	 -21


Filter och=01: 

  12	 -15	 -17
   5	   5	 -18
   6	   2	 -17


Filter och=02: 

   3	   6	  14
  -8	   1	  21
   5	 -22	   9


Filter och=03: 

  24	  17	  12
  11	  23	  24
  -4	   9	  -1


Filter och=04: 

 -10	  -2	   4
  -9	  -8	  -9
   8	   0	  10


Filter och=05: 

  25	 -10	  22
  -7	 -32	   9
  -6	 -21	  -8


Filter och=06: 

 -70	 -35	 -12
  47	  28	   0
  48	  16	   4


Filter och=07: 

  -8	   2	  15
 -27	  -5	  32
 -27	  16	   9


Filter och=08: 

 -21	 -26	 -25
 -60	 -95	 -32
 -38	 -79	 -28


Filter och=09: 

  -8	   4	   8
  12	   5	   8
   4	  18	  13


Filter och=10: 

 -76	  21	 -45
 -37	 -18	  33
  29	  23	  50


Filter och=11: 

  53	  29	  30
  25	  -5	  -1
 -62	 -56	  -9


Filter och=12: 

   6	  53	  26
  23	  70	  46
  -9	  31	  11


Filter och=13: 

  20	  45	 -11
  -7	 -32	 -25
   4	 -28	 -17


Filter och=14: 

   7	 -65	  10
 -10	   5	   3
   1	 -22	   2


Filter och=15: 

  -8	  -9	 -18
   0	   2	  -2
   6	  13	   0


Saving output images to file: ../../inout_data_hw/CONV00_input_ch03.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch02.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch01.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch00.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch03.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch02.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch01.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch00.bmp
$stop called at time : 916400 ns : File "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" Line 132
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 1576.977 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 97492 KB (Peak: 97492 KB), Simulation CPU Usage: 43968 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_kern_tb_behav -key {Behavioral:sim_1:Functional:conv_kern_tb} -tclbatch {conv_kern_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source conv_kern_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/conv_kern_tb/in_img" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Loading input feature maps from file: ../../inout_data_sw/log_feamap/CONV00_input_32b.hex
Loading input feature maps from file: ../../inout_data_sw/log_param/CONV00_param_weight.hex
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_kern_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1591.625 ; gain = 0.000
run all
Filter och=00: 

  19	 -11	  -6
  61	 -17	 -42
  23	  -2	 -21


Filter och=01: 

  12	 -15	 -17
   5	   5	 -18
   6	   2	 -17


Filter och=02: 

   3	   6	  14
  -8	   1	  21
   5	 -22	   9


Filter och=03: 

  24	  17	  12
  11	  23	  24
  -4	   9	  -1


Filter och=04: 

 -10	  -2	   4
  -9	  -8	  -9
   8	   0	  10


Filter och=05: 

  25	 -10	  22
  -7	 -32	   9
  -6	 -21	  -8


Filter och=06: 

 -70	 -35	 -12
  47	  28	   0
  48	  16	   4


Filter och=07: 

  -8	   2	  15
 -27	  -5	  32
 -27	  16	   9


Filter och=08: 

 -21	 -26	 -25
 -60	 -95	 -32
 -38	 -79	 -28


Filter och=09: 

  -8	   4	   8
  12	   5	   8
   4	  18	  13


Filter och=10: 

 -76	  21	 -45
 -37	 -18	  33
  29	  23	  50


Filter och=11: 

  53	  29	  30
  25	  -5	  -1
 -62	 -56	  -9


Filter och=12: 

   6	  53	  26
  23	  70	  46
  -9	  31	  11


Filter och=13: 

  20	  45	 -11
  -7	 -32	 -25
   4	 -28	 -17


Filter och=14: 

   7	 -65	  10
 -10	   5	   3
   1	 -22	   2


Filter och=15: 

  -8	  -9	 -18
   0	   2	  -2
   6	  13	   0


Saving output images to file: ../../inout_data_hw/CONV00_input_ch03.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch02.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch01.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch00.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch03.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch02.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch01.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch00.bmp
$stop called at time : 916400 ns : File "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" Line 132
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 1591.625 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 96972 KB (Peak: 96972 KB), Simulation CPU Usage: 44202 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
WARNING: [VRFC 10-3248] data object 'conv_out_ch00' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:356]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch00' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:356]
WARNING: [VRFC 10-3248] data object 'conv_out_ch01' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:357]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch01' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:357]
WARNING: [VRFC 10-3248] data object 'conv_out_ch02' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:358]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch02' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:358]
WARNING: [VRFC 10-3248] data object 'conv_out_ch03' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:359]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch03' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:359]
WARNING: [VRFC 10-3248] data object 'conv_out_ch00' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:360]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch00' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:360]
WARNING: [VRFC 10-3248] data object 'conv_out_ch01' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:361]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch01' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:361]
WARNING: [VRFC 10-3248] data object 'conv_out_ch02' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:362]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch02' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:362]
WARNING: [VRFC 10-3248] data object 'conv_out_ch03' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:363]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch03' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:363]
WARNING: [VRFC 10-3248] data object 'conv_out_ch00' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:364]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch00' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:364]
WARNING: [VRFC 10-3248] data object 'conv_out_ch01' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:365]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch01' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:365]
WARNING: [VRFC 10-3248] data object 'conv_out_ch02' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:366]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch02' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:366]
WARNING: [VRFC 10-3248] data object 'conv_out_ch03' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:367]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch03' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:367]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.625 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:437]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:453]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:493]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.conv_kern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1591.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_kern_tb_behav -key {Behavioral:sim_1:Functional:conv_kern_tb} -tclbatch {conv_kern_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source conv_kern_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/conv_kern_tb/in_img" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Loading input feature maps from file: ../../inout_data_sw/log_feamap/CONV00_input_32b.hex
Loading input feature maps from file: ../../inout_data_sw/log_param/CONV00_param_weight.hex
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_kern_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1591.625 ; gain = 0.000
run all
Filter och=00: 

  19	 -11	  -6
  61	 -17	 -42
  23	  -2	 -21


Filter och=01: 

  12	 -15	 -17
   5	   5	 -18
   6	   2	 -17


Filter och=02: 

   3	   6	  14
  -8	   1	  21
   5	 -22	   9


Filter och=03: 

  24	  17	  12
  11	  23	  24
  -4	   9	  -1


Filter och=04: 

 -10	  -2	   4
  -9	  -8	  -9
   8	   0	  10


Filter och=05: 

  25	 -10	  22
  -7	 -32	   9
  -6	 -21	  -8


Filter och=06: 

 -70	 -35	 -12
  47	  28	   0
  48	  16	   4


Filter och=07: 

  -8	   2	  15
 -27	  -5	  32
 -27	  16	   9


Filter och=08: 

 -21	 -26	 -25
 -60	 -95	 -32
 -38	 -79	 -28


Filter och=09: 

  -8	   4	   8
  12	   5	   8
   4	  18	  13


Filter och=10: 

 -76	  21	 -45
 -37	 -18	  33
  29	  23	  50


Filter och=11: 

  53	  29	  30
  25	  -5	  -1
 -62	 -56	  -9


Filter och=12: 

   6	  53	  26
  23	  70	  46
  -9	  31	  11


Filter och=13: 

  20	  45	 -11
  -7	 -32	 -25
   4	 -28	 -17


Filter och=14: 

   7	 -65	  10
 -10	   5	   3
   1	 -22	   2


Filter och=15: 

  -8	  -9	 -18
   0	   2	  -2
   6	  13	   0


run: Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 1595.953 ; gain = 4.328
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ece\Documents\GitHub\AIX2024\docs\07_System_Integration_Controller\code\yolohw\sim\conv_kern_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ece\Documents\GitHub\AIX2024\docs\07_System_Integration_Controller\code\yolohw\src\adder_tree.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 220732 KB (Peak: 220732 KB), Simulation CPU Usage: 84749 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
WARNING: [VRFC 10-3248] data object 'conv_out_ch00' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:356]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch00' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:356]
WARNING: [VRFC 10-3248] data object 'conv_out_ch01' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:357]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch01' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:357]
WARNING: [VRFC 10-3248] data object 'conv_out_ch02' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:358]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch02' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:358]
WARNING: [VRFC 10-3248] data object 'conv_out_ch03' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:359]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch03' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:359]
WARNING: [VRFC 10-3248] data object 'conv_out_ch00' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:360]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch00' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:360]
WARNING: [VRFC 10-3248] data object 'conv_out_ch01' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:361]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch01' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:361]
WARNING: [VRFC 10-3248] data object 'conv_out_ch02' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:362]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch02' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:362]
WARNING: [VRFC 10-3248] data object 'conv_out_ch03' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:363]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch03' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:363]
WARNING: [VRFC 10-3248] data object 'conv_out_ch00' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:364]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch00' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:364]
WARNING: [VRFC 10-3248] data object 'conv_out_ch01' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:365]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch01' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:365]
WARNING: [VRFC 10-3248] data object 'conv_out_ch02' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:366]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch02' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:366]
WARNING: [VRFC 10-3248] data object 'conv_out_ch03' is already declared [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:367]
WARNING: [VRFC 10-9364] second declaration of 'conv_out_ch03' is ignored [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:367]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1600.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:429]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:437]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:445]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:453]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:461]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:469]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:477]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:485]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'din' [C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v:493]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.conv_kern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1600.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_kern_tb_behav -key {Behavioral:sim_1:Functional:conv_kern_tb} -tclbatch {conv_kern_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source conv_kern_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/conv_kern_tb/in_img" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Loading input feature maps from file: ../../inout_data_sw/log_feamap/CONV00_input_32b.hex
Loading input feature maps from file: ../../inout_data_sw/log_param/CONV00_param_weight.hex
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_kern_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1601.730 ; gain = 1.188
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ece\Documents\GitHub\AIX2024\docs\07_System_Integration_Controller\code\yolohw\sim\conv_kern_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ece\Documents\GitHub\AIX2024\docs\07_System_Integration_Controller\code\yolohw\src\adder_tree.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.conv_kern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1601.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_kern_tb_behav -key {Behavioral:sim_1:Functional:conv_kern_tb} -tclbatch {conv_kern_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source conv_kern_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/conv_kern_tb/in_img" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Loading input feature maps from file: ../../inout_data_sw/log_feamap/CONV00_input_32b.hex
Loading input feature maps from file: ../../inout_data_sw/log_param/CONV00_param_weight.hex
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_kern_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1608.008 ; gain = 6.277
run all
Filter och=00: 

  19	 -11	  -6
  61	 -17	 -42
  23	  -2	 -21


Filter och=01: 

  12	 -15	 -17
   5	   5	 -18
   6	   2	 -17


Filter och=02: 

   3	   6	  14
  -8	   1	  21
   5	 -22	   9


Filter och=03: 

  24	  17	  12
  11	  23	  24
  -4	   9	  -1


Filter och=04: 

 -10	  -2	   4
  -9	  -8	  -9
   8	   0	  10


Filter och=05: 

  25	 -10	  22
  -7	 -32	   9
  -6	 -21	  -8


Filter och=06: 

 -70	 -35	 -12
  47	  28	   0
  48	  16	   4


Filter och=07: 

  -8	   2	  15
 -27	  -5	  32
 -27	  16	   9


Filter och=08: 

 -21	 -26	 -25
 -60	 -95	 -32
 -38	 -79	 -28


Filter och=09: 

  -8	   4	   8
  12	   5	   8
   4	  18	  13


Filter och=10: 

 -76	  21	 -45
 -37	 -18	  33
  29	  23	  50


Filter och=11: 

  53	  29	  30
  25	  -5	  -1
 -62	 -56	  -9


Filter och=12: 

   6	  53	  26
  23	  70	  46
  -9	  31	  11


Filter och=13: 

  20	  45	 -11
  -7	 -32	 -25
   4	 -28	 -17


Filter och=14: 

   7	 -65	  10
 -10	   5	   3
   1	 -22	   2


Filter och=15: 

  -8	  -9	 -18
   0	   2	  -2
   6	  13	   0


run: Time (s): cpu = 00:00:41 ; elapsed = 00:01:44 . Memory (MB): peak = 2145.406 ; gain = 537.398
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ece\Documents\GitHub\AIX2024\docs\07_System_Integration_Controller\code\yolohw\sim\conv_kern_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ece\Documents\GitHub\AIX2024\docs\07_System_Integration_Controller\code\yolohw\src\adder_tree.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 221292 KB (Peak: 221292 KB), Simulation CPU Usage: 102218 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'conv_kern_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv_kern_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv_kern_tb_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_26x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_13x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_208x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_16384x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_256x64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_832x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_6240x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_512x72
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_208x256
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_kern_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bmp_image_writer
"xvhdl --incr --relax -prj conv_kern_tb_vhdl.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.bmp_image_writer(WIDTH=256,HEIGH...
Compiling module xil_defaultlib.conv_kern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2145.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ece/Documents/GitHub/AIX2024/07_SIC/07_SIC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv_kern_tb_behav -key {Behavioral:sim_1:Functional:conv_kern_tb} -tclbatch {conv_kern_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source conv_kern_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/conv_kern_tb/in_img" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Loading input feature maps from file: ../../inout_data_sw/log_feamap/CONV00_input_32b.hex
Loading input feature maps from file: ../../inout_data_sw/log_param/CONV00_param_weight.hex
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv_kern_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 2145.406 ; gain = 0.000
run all
Filter och=00: 

  19	 -11	  -6
  61	 -17	 -42
  23	  -2	 -21


Filter och=01: 

  12	 -15	 -17
   5	   5	 -18
   6	   2	 -17


Filter och=02: 

   3	   6	  14
  -8	   1	  21
   5	 -22	   9


Filter och=03: 

  24	  17	  12
  11	  23	  24
  -4	   9	  -1


Filter och=04: 

 -10	  -2	   4
  -9	  -8	  -9
   8	   0	  10


Filter och=05: 

  25	 -10	  22
  -7	 -32	   9
  -6	 -21	  -8


Filter och=06: 

 -70	 -35	 -12
  47	  28	   0
  48	  16	   4


Filter och=07: 

  -8	   2	  15
 -27	  -5	  32
 -27	  16	   9


Filter och=08: 

 -21	 -26	 -25
 -60	 -95	 -32
 -38	 -79	 -28


Filter och=09: 

  -8	   4	   8
  12	   5	   8
   4	  18	  13


Filter och=10: 

 -76	  21	 -45
 -37	 -18	  33
  29	  23	  50


Filter och=11: 

  53	  29	  30
  25	  -5	  -1
 -62	 -56	  -9


Filter och=12: 

   6	  53	  26
  23	  70	  46
  -9	  31	  11


Filter och=13: 

  20	  45	 -11
  -7	 -32	 -25
   4	 -28	 -17


Filter och=14: 

   7	 -65	  10
 -10	   5	   3
   1	 -22	   2


Filter och=15: 

  -8	  -9	 -18
   0	   2	  -2
   6	  13	   0


Saving output images to file: ../../inout_data_hw/CONV00_input_ch03.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch02.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch01.bmp
Saving output images to file: ../../inout_data_hw/CONV00_input_ch00.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch15.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch14.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch13.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch12.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch11.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch10.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch09.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch08.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch07.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch06.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch05.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch04.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch03.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch02.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch01.bmp
Saving output images to file: ../../inout_data_hw/CONV00_output_ch00.bmp
$stop called at time : 916400 ns : File "C:/Users/ece/Documents/GitHub/AIX2024/docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" Line 144
run: Time (s): cpu = 00:01:25 ; elapsed = 00:05:08 . Memory (MB): peak = 2145.406 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 244936 KB (Peak: 244936 KB), Simulation CPU Usage: 305249 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 18:22:16 2024...
