Timing Analyzer report for y2_10
Tue May 21 15:15:13 2019
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.125 ns   ; a[1] ; data[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 13.125 ns       ; a[1] ; data[0] ;
; N/A   ; None              ; 13.118 ns       ; a[1] ; data[1] ;
; N/A   ; None              ; 13.076 ns       ; a[1] ; data[5] ;
; N/A   ; None              ; 13.057 ns       ; a[1] ; data[2] ;
; N/A   ; None              ; 13.016 ns       ; a[2] ; data[0] ;
; N/A   ; None              ; 12.979 ns       ; a[2] ; data[1] ;
; N/A   ; None              ; 12.936 ns       ; a[2] ; data[5] ;
; N/A   ; None              ; 12.932 ns       ; a[3] ; data[0] ;
; N/A   ; None              ; 12.891 ns       ; a[2] ; data[2] ;
; N/A   ; None              ; 12.890 ns       ; a[3] ; data[1] ;
; N/A   ; None              ; 12.857 ns       ; s2   ; data[0] ;
; N/A   ; None              ; 12.850 ns       ; a[3] ; data[5] ;
; N/A   ; None              ; 12.843 ns       ; s2   ; data[1] ;
; N/A   ; None              ; 12.839 ns       ; a[3] ; data[2] ;
; N/A   ; None              ; 12.804 ns       ; s2   ; data[5] ;
; N/A   ; None              ; 12.794 ns       ; s2   ; data[2] ;
; N/A   ; None              ; 12.747 ns       ; a[0] ; data[0] ;
; N/A   ; None              ; 12.711 ns       ; a[0] ; data[1] ;
; N/A   ; None              ; 12.672 ns       ; a[0] ; data[5] ;
; N/A   ; None              ; 12.666 ns       ; a[1] ; data[4] ;
; N/A   ; None              ; 12.664 ns       ; a[1] ; data[6] ;
; N/A   ; None              ; 12.664 ns       ; a[0] ; data[2] ;
; N/A   ; None              ; 12.657 ns       ; a[1] ; data[3] ;
; N/A   ; None              ; 12.609 ns       ; s1   ; data[0] ;
; N/A   ; None              ; 12.603 ns       ; s1   ; data[1] ;
; N/A   ; None              ; 12.564 ns       ; s1   ; data[5] ;
; N/A   ; None              ; 12.554 ns       ; s1   ; data[2] ;
; N/A   ; None              ; 12.526 ns       ; a[2] ; data[4] ;
; N/A   ; None              ; 12.525 ns       ; a[2] ; data[6] ;
; N/A   ; None              ; 12.516 ns       ; a[2] ; data[3] ;
; N/A   ; None              ; 12.439 ns       ; a[3] ; data[4] ;
; N/A   ; None              ; 12.438 ns       ; a[3] ; data[6] ;
; N/A   ; None              ; 12.430 ns       ; a[3] ; data[3] ;
; N/A   ; None              ; 12.387 ns       ; s2   ; data[4] ;
; N/A   ; None              ; 12.387 ns       ; s2   ; data[3] ;
; N/A   ; None              ; 12.268 ns       ; s2   ; data[6] ;
; N/A   ; None              ; 12.256 ns       ; a[0] ; data[3] ;
; N/A   ; None              ; 12.254 ns       ; a[0] ; data[6] ;
; N/A   ; None              ; 12.205 ns       ; a[0] ; data[4] ;
; N/A   ; None              ; 12.147 ns       ; s1   ; data[4] ;
; N/A   ; None              ; 12.145 ns       ; s1   ; data[3] ;
; N/A   ; None              ; 12.108 ns       ; s1   ; data[6] ;
+-------+-------------------+-----------------+------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Tue May 21 15:15:13 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off y2_10 -c y2_10 --timing_analysis_only
Info: Longest tpd from source pin "a[1]" to destination pin "data[0]" is 13.125 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_53; Fanout = 7; PIN Node = 'a[1]'
    Info: 2: + IC(6.868 ns) + CELL(0.589 ns) = 8.381 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'reduce_or~77'
    Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 8.973 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; COMB Node = 'data~77'
    Info: 4: + IC(0.906 ns) + CELL(3.246 ns) = 13.125 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'data[0]'
    Info: Total cell delay = 4.965 ns ( 37.83 % )
    Info: Total interconnect delay = 8.160 ns ( 62.17 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Tue May 21 15:15:13 2019
    Info: Elapsed time: 00:00:01


