// Seed: 2348460708
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8,
    output tri id_9
);
  assign id_2 = id_8;
endmodule
module module_1 #(
    parameter id_9 = 32'd40
) (
    output supply1 id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    output logic id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    output tri _id_9,
    input uwire id_10,
    output wand id_11,
    input tri id_12,
    input wor id_13,
    output wand id_14,
    input tri id_15,
    input supply1 id_16,
    input wire id_17,
    output wire id_18,
    output wor id_19,
    input tri0 id_20,
    output tri id_21,
    input tri id_22,
    input wor id_23,
    input uwire id_24,
    input supply0 id_25,
    input wire id_26,
    output tri id_27
);
  logic [id_9 : 1] id_29;
  always @(id_7 or posedge -1) if (1) id_4 <= 1;
  module_0 modCall_1 (
      id_7,
      id_27,
      id_14,
      id_18,
      id_5,
      id_13,
      id_13,
      id_20,
      id_24,
      id_18
  );
  assign modCall_1.id_7 = 0;
endmodule
