// Seed: 1484650543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  byte id_14 (.id_0(-1));
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6,
    inout wor id_7,
    input uwire id_8,
    input wor id_9,
    output logic id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    input wor id_16,
    input wand id_17,
    input tri id_18,
    input tri0 id_19,
    input supply0 id_20,
    output tri id_21,
    output uwire id_22,
    output tri0 id_23
);
  id_25 :
  assert property (@(posedge id_9) -1) id_10 <= id_19 !== -1;
  wire id_26;
  logic [7:0] id_27;
  assign id_7 = id_27[1];
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_26,
      id_26,
      id_26,
      id_26,
      id_28,
      id_28,
      id_26,
      id_28,
      id_26,
      id_26,
      id_26,
      id_26
  );
  assign id_7 = 1 & 1;
endmodule
