
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.192120                       # Number of seconds simulated
sim_ticks                                192120222500                       # Number of ticks simulated
final_tick                               192120222500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  26642                       # Simulator instruction rate (inst/s)
host_op_rate                                    45663                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13548177                       # Simulator tick rate (ticks/s)
host_mem_usage                                5146284                       # Number of bytes of host memory used
host_seconds                                 14180.52                       # Real time elapsed on the host
sim_insts                                   377792432                       # Number of instructions simulated
sim_ops                                     647523201                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          165376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16320832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16486208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       165376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        165376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8666240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8666240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           255013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        135410                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135410                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             860794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           84951140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85811935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        860794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           860794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45108422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45108422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45108422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            860794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          84951140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130920356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      257597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135410                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135410                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16472192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8661952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16486208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8666240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    49                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9104                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  192120138000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257597                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135410                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.074842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.839316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.671201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63387     57.02%     57.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17893     16.10%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9398      8.45%     81.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3870      3.48%     85.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3240      2.91%     87.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2114      1.90%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1732      1.56%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1814      1.63%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7720      6.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.124849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.845885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    359.600136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8262     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.837140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6785     82.08%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              171      2.07%     84.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1035     12.52%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              259      3.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8266                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6246790000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11072627500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1286890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24270.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43020.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        85.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   181593                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     488846.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                391114920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                207863535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               860248620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              335912220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7410714480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3974562120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            278718720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     24653039220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      8738146560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      25986558240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            72837613455                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            379.125177                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         182676373000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    370208250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3141276000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 105857335500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  22754709750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5932317000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  54064376000                       # Time in different power states
system.mem_ctrls_1.actEnergy                402703140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                214019025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               977430300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              370578240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7017959520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4108931640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            246621600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24478007040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7801889760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      26433150600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            72052072575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            375.036379                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         182465818750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    276920500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2973234000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 108468160250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20317178250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6404076500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  53680653000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               123589966                       # Number of BP lookups
system.cpu.branchPred.condPredicted         123589966                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8461774                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             95547848                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6751892                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              82925                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        95547848                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           74095489                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         21452359                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2447013                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   117038223                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    29652337                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        204977                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        499379                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    80911372                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           557                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        384240446                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           84356970                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      748988299                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   123589966                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           80847381                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     291221321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16940782                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  391                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2874                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  80910969                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2586619                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          384052120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.259136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.466790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                166250513     43.29%     43.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13874995      3.61%     46.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33747391      8.79%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 16834187      4.38%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5738289      1.49%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 14929249      3.89%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 13298404      3.46%     68.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 12616626      3.29%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                106762466     27.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            384052120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.321647                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.949270                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 66240120                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             135041068                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 146206323                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              28094218                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8470391                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1183685220                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8470391                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 80483219                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                74186902                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3603                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 157583366                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              63324639                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1143103544                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                738739                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               23723967                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               20715191                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13153088                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              554                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1577328329                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2683969742                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1563734475                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         127671401                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             892257657                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                685070672                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            193                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 118052611                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            127625405                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40540558                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          19441016                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14120593                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1067188231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 795                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 935091789                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4696828                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       419665824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    535366383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            680                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     384052120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.434804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.386707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           133412732     34.74%     34.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41381344     10.77%     45.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            39494322     10.28%     55.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            39333822     10.24%     66.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            41145014     10.71%     76.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            34689612      9.03%     85.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            31248626      8.14%     93.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            15572721      4.05%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7773927      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       384052120                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7863510     64.78%     64.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4992      0.04%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2076134     17.10%     81.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1505      0.01%     81.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2179124     17.95%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13219      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12094945      1.29%      1.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             726219484     77.66%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18889      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                283013      0.03%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            37958482      4.06%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  30      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             96817469     10.35%     93.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            27913858      2.99%     96.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        30840779      3.30%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2944840      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              935091789                       # Type of FU issued
system.cpu.iq.rate                           2.433611                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12138484                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012981                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2116053772                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1392465467                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    821494237                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           155017238                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           94400063                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     72562454                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              856741725                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                78393603                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 939788617                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         10487208                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      2699751                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     40534105                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        52899                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12538                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     20145921                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2491                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3791468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8470391                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                59049866                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10463174                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1067189026                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            300354                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             127625405                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             40540558                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                330                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 146778                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              10092950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12538                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4120973                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6240764                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10361737                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             904376209                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             115295612                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21579275                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    144940059                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 83419238                       # Number of branches executed
system.cpu.iew.exec_stores                   29644447                       # Number of stores executed
system.cpu.iew.exec_rate                     2.353673                       # Inst execution rate
system.cpu.iew.wb_sent                      896937921                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     894056691                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 714239895                       # num instructions producing a value
system.cpu.iew.wb_consumers                1115757320                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.326816                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.640139                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       419674725                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             115                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8462116                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               8274                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1214808                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    326473739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.983385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.563184                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    122188200     37.43%     37.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     73168554     22.41%     59.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     50250757     15.39%     75.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     19966925      6.12%     81.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10070161      3.08%     84.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8461626      2.59%     87.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2390821      0.73%     87.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2794902      0.86%     88.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     37181793     11.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    326473739                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            377792432                       # Number of instructions committed
system.cpu.commit.committedOps              647523201                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      107485937                       # Number of memory references committed
system.cpu.commit.loads                      87091300                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   61484525                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   71490999                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 601732246                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778697                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      5157883      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        497156630     76.78%     77.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18354      0.00%     77.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.04%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       37440969      5.78%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        60079618      9.28%     92.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17460811      2.70%     95.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     27011682      4.17%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2933826      0.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         647523201                       # Class of committed instruction
system.cpu.commit.bw_lim_events              37181793                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1356489872                       # The number of ROB reads
system.cpu.rob.rob_writes                  2192374780                       # The number of ROB writes
system.cpu.timesIdled                            1725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          188326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   377792432                       # Number of Instructions Simulated
system.cpu.committedOps                     647523201                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.017068                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.017068                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.983219                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.983219                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1132608403                       # number of integer regfile reads
system.cpu.int_regfile_writes               703553463                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 108951130                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69660765                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 414306310                       # number of cc regfile reads
system.cpu.cc_regfile_writes                430426157                       # number of cc regfile writes
system.cpu.misc_regfile_reads               322787661                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4764936                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.065184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           109390317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4764936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.957353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.065184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          925                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         256233140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        256233140                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     89447630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        89447630                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19960144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19960144                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     109407774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        109407774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    109407774                       # number of overall hits
system.cpu.dcache.overall_hits::total       109407774                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15884068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15884068                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       441748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       441748                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16325816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16325816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16325816                       # number of overall misses
system.cpu.dcache.overall_misses::total      16325816                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 230504648000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 230504648000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14976562850                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14976562850                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 245481210850                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 245481210850                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 245481210850                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 245481210850                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    105331698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    105331698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     20401892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20401892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    125733590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    125733590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    125733590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    125733590                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.150800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.150800                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021652                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.129845                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.129845                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.129845                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.129845                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14511.688567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14511.688567                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33902.955644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33902.955644                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15036.382307                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15036.382307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15036.382307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15036.382307                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5943810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        75755                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            614246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             692                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.676595                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.472543                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3296321                       # number of writebacks
system.cpu.dcache.writebacks::total           3296321                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     11559687                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11559687                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     11559856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     11559856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     11559856                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     11559856                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4324381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4324381                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       441579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       441579                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      4765960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4765960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4765960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4765960                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  65591755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65591755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14531979851                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14531979851                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  80123734851                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80123734851                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  80123734851                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80123734851                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.041055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021644                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021644                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037905                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037905                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037905                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15167.894550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15167.894550                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32909.128041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32909.128041                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16811.667503                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16811.667503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16811.667503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16811.667503                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3235                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.145839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            71155146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21995.408346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.145839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         161825681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        161825681                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     80906275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        80906275                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      80906275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         80906275                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     80906275                       # number of overall hits
system.cpu.icache.overall_hits::total        80906275                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4692                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4692                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4692                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4692                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4692                       # number of overall misses
system.cpu.icache.overall_misses::total          4692                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    322797499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    322797499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    322797499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    322797499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    322797499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    322797499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     80910967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     80910967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     80910967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     80910967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     80910967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     80910967                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68797.420929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68797.420929                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68797.420929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68797.420929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68797.420929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68797.420929                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3433                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                53                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.773585                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3235                       # number of writebacks
system.cpu.icache.writebacks::total              3235                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          944                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          944                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          944                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          944                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          944                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          944                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3748                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3748                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    263213999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    263213999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    263213999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    263213999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    263213999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    263213999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70227.854589                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70227.854589                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70227.854589                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70227.854589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70227.854589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70227.854589                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    226102                       # number of replacements
system.l2.tags.tagsinuse                 25704.360002                       # Cycle average of tags in use
system.l2.tags.total_refs                     1833538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    226102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.109340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       75.387635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        756.951505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24872.020863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.023100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.759034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.784435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76561902                       # Number of tag accesses
system.l2.tags.data_accesses                 76561902                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3296321                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3296321                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3235                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             333501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                333501                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1163                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4177446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4177446                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4510947                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4512110                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1163                       # number of overall hits
system.l2.overall_hits::cpu.data              4510947                       # number of overall hits
system.l2.overall_hits::total                 4512110                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108078                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2585                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       146935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146935                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2585                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              255013                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257598                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2585                       # number of overall misses
system.l2.overall_misses::cpu.data             255013                       # number of overall misses
system.l2.overall_misses::total                257598                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10311356500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10311356500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    245240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    245240500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13694373500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13694373500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     245240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24005730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24250970500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    245240500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24005730000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24250970500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3296321                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3296321                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3235                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         441579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            441579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4324381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4324381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3748                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4765960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4769708                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3748                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4765960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4769708                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.244753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.244753                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.689701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.689701                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.033978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033978                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.689701                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.053507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054007                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.689701                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.053507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054007                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95406.618368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95406.618368                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94870.599613                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94870.599613                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93200.214381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93200.214381                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94870.599613                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94135.318592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94142.697148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94870.599613                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94135.318592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94142.697148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               135410                       # number of writebacks
system.l2.writebacks::total                    135410                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108078                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2585                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       146935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146935                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         255013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        255013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257598                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9230576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9230576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    219400500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    219400500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12225023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12225023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    219400500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21455600000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21675000500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    219400500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21455600000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21675000500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.244753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.244753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.689701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.689701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.033978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033978                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.689701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.053507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.689701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.053507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054007                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85406.618368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85406.618368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84874.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84874.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83200.214381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83200.214381                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84874.468085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84135.318592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84142.735968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84874.468085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84135.318592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84142.735968                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        482177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       224580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149519                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135410                       # Transaction distribution
system.membus.trans_dist::CleanEvict            89170                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108078                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149519                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       739774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       739774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 739774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25152448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25152448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25152448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257597                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1089589000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1374610000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      9537879                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4768171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1525                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 192120222500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4328128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3431731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1559307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           441579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          441579                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4324381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14296856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14307586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       446848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    515985984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              516432832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          226102                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8666240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4995810                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000305                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4994285     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1525      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4995810                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8068495500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5621997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7148942495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
