Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 20:27:35 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            6 |
| Yes          | No                    | No                     |             221 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             189 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                               Enable Signal                               |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                |                                                                               |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                             |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                |                                                                               |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0                         |                1 |              5 |         5.00 |
|  ap_clk      |                                                                           |                                                                               |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone    | bd_0_i/hls_inst/inst/ap_rst_n_inv                                             |                2 |             12 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_condition_302               | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0 |                4 |             17 |         4.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p1                         |                                                                               |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2                         |                                                                               |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_enable_reg_pp0_iter5_reg[0] | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_enable_reg_pp0_iter4_reg[0] | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_enable_reg_pp0_iter3_reg[0] | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_enable_reg_pp0_iter2_reg[0] | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/E[0]                           | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone    | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/load_p2                        |                                                                               |                3 |             19 |         6.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/load_p1                        |                                                                               |                3 |             19 |         6.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_condition_302               |                                                                               |                8 |             24 |         3.00 |
|  ap_clk      |                                                                           | bd_0_i/hls_inst/inst/ap_rst_n_inv                                             |                6 |             28 |         4.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_enable_reg_pp0_iter7_reg[0] | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/SR[0]                     |                9 |             51 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_block_pp0_stage0_subdone    |                                                                               |               28 |            123 |         4.39 |
+--------------+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


