Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sun Dec 11 22:20:13 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         70          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock/regSCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.383        0.000                      0                 1015        0.093        0.000                      0                 1015        3.000        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clock/inner/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock     {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock     {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/inner/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_AudioClock          76.038        0.000                      0                   65        0.117        0.000                      0                   65       40.190        0.000                       0                    35  
  clkfbout_AudioClock                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                     1.383        0.000                      0                  950        0.093        0.000                      0                  950        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out1_AudioClock                       
(none)               clkfbout_AudioClock                       
(none)               sys_clk_pin                               
(none)                                    clk_out1_AudioClock  
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/inner/inst/clk_in1
  To Clock:  clock/inner/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/inner/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inner/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       76.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.038ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.879ns (39.940%)  route 2.826ns (60.060%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     6.273    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[0]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                 76.038    

Slack (MET) :             76.038ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.879ns (39.940%)  route 2.826ns (60.060%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     6.273    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                 76.038    

Slack (MET) :             76.038ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.879ns (39.940%)  route 2.826ns (60.060%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     6.273    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                 76.038    

Slack (MET) :             76.038ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.879ns (39.940%)  route 2.826ns (60.060%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     6.273    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[3]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.273    
  -------------------------------------------------------------------
                         slack                                 76.038    

Slack (MET) :             76.130ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.879ns (40.737%)  route 2.733ns (59.263%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     6.181    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 76.130    

Slack (MET) :             76.130ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.879ns (40.737%)  route 2.733ns (59.263%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     6.181    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 76.130    

Slack (MET) :             76.130ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.879ns (40.737%)  route 2.733ns (59.263%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     6.181    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 76.130    

Slack (MET) :             76.130ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.879ns (40.737%)  route 2.733ns (59.263%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     6.181    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 76.130    

Slack (MET) :             76.186ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.879ns (42.216%)  route 2.572ns (57.784%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 82.819 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.107     6.019    clock/counter[0]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436    82.819    clock/MCLK
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism             -0.001    82.818    
                         clock uncertainty           -0.184    82.634    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    82.205    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 76.186    

Slack (MET) :             76.186ns  (required time - arrival time)
  Source:                 clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.879ns (42.216%)  route 2.572ns (57.784%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 82.819 - 81.380 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  clock/counter_reg[11]/Q
                         net (fo=2, routed)           1.118     3.143    clock/counter_reg[11]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.267 r  clock/counter1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.267    clock/counter1_carry__0_i_3_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.817 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.817    clock/counter1_carry__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.931 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.931    clock/counter1_carry__1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.045 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.045    clock/counter1
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.267 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.347     4.613    clock/counter1_carry__3_n_7
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.912 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.107     6.019    clock/counter[0]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.436    82.819    clock/MCLK
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism             -0.001    82.818    
                         clock uncertainty           -0.184    82.634    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    82.205    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                 76.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.055 r  clock/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.055    clock/counter_reg[12]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.066 r  clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.066    clock/counter_reg[12]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.091 r  clock/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.091    clock/counter_reg[12]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.091 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.091    clock/counter_reg[12]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y50         FDRE                                         r  clock/counter_reg[15]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.094 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.094    clock/counter_reg[16]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.105 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.105    clock/counter_reg[16]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.130 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.130    clock/counter_reg[16]_i_1_n_6
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.130 r  clock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.130    clock/counter_reg[16]_i_1_n_4
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.079 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    clock/counter_reg[16]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.133 r  clock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.133    clock/counter_reg[20]_i_1_n_7
    SLICE_X32Y52         FDRE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y52         FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.079 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    clock/counter_reg[16]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.144 r  clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.144    clock/counter_reg[20]_i_1_n_5
    SLICE_X32Y52         FDRE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y52         FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.000     0.832    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clock/inner/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y47     clock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y49     clock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y49     clock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y50     clock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y50     clock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y50     clock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y50     clock/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y51     clock/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y47     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y47     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y47     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y47     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y49     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X32Y50     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock
  To Clock:  clkfbout_AudioClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.947ns  (logic 0.518ns (6.518%)  route 7.429ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          7.429    13.064    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y8          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.490    14.861    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.048    
                         clock uncertainty           -0.035    15.013    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.447    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 0.518ns (6.808%)  route 7.091ns (93.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          7.091    12.726    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y7          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.488    14.859    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.046    
                         clock uncertainty           -0.035    15.011    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.445    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 0.518ns (7.124%)  route 6.753ns (92.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          6.753    12.388    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y6          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.484    14.855    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.042    
                         clock uncertainty           -0.035    15.007    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.441    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.518ns (7.472%)  route 6.415ns (92.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          6.415    12.050    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.479    14.850    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.002    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.436    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 0.518ns (7.855%)  route 6.077ns (92.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          6.077    11.712    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.473    14.844    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.430    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 rom/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.518ns (8.078%)  route 5.894ns (91.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[2]/Q
                         net (fo=49, routed)          5.894    11.529    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y17         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.471    14.842    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.421    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.518ns (8.279%)  route 5.739ns (91.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          5.739    11.374    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.479    14.850    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.002    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.436    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 rom/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 0.518ns (8.528%)  route 5.556ns (91.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[2]/Q
                         net (fo=49, routed)          5.556    11.191    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y16         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.467    14.838    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.018    
                         clock uncertainty           -0.035    14.983    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.417    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 rom/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.518ns (8.707%)  route 5.431ns (91.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[1]/Q
                         net (fo=49, routed)          5.431    11.066    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.471    14.842    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.421    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.518ns (8.752%)  route 5.401ns (91.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.565     5.117    rom/CLK_100MHZ
    SLICE_X42Y38         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/address_reg[3]/Q
                         net (fo=49, routed)          5.401    11.036    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.485    14.856    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.043    
                         clock uncertainty           -0.035    15.008    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.442    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  3.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.850%)  route 0.276ns (66.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.478    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=28, routed)          0.276     1.895    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     1.993    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059     1.802    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.850%)  route 0.276ns (66.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.478    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=29, routed)          0.276     1.895    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     1.993    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.052     1.795    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.130%)  route 0.285ns (66.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.478    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=43, routed)          0.285     1.904    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     1.991    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.059     1.800    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rom/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.691%)  route 0.260ns (61.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/CLK_100MHZ
    SLICE_X42Y40         FDRE                                         r  rom/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/address_reg[11]/Q
                         net (fo=50, routed)          0.260     1.901    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X30Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.832     1.990    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y39         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.052     1.792    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.202%)  route 0.289ns (63.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.478    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y43         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=36, routed)          0.289     1.931    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X33Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.833     1.991    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.070     1.811    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rom/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.193%)  route 0.302ns (64.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/CLK_100MHZ
    SLICE_X42Y41         FDRE                                         r  rom/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/address_reg[14]/Q
                         net (fo=52, routed)          0.302     1.943    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.066     1.808    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rom/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.078%)  route 0.332ns (66.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/CLK_100MHZ
    SLICE_X42Y41         FDRE                                         r  rom/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/address_reg[16]/Q
                         net (fo=54, routed)          0.332     1.973    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[5]
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.070     1.812    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rom/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.439%)  route 0.342ns (67.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/CLK_100MHZ
    SLICE_X42Y41         FDRE                                         r  rom/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/address_reg[13]/Q
                         net (fo=51, routed)          0.342     1.983    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y45         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.070     1.812    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rom/FSM_onehot_currState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/FSM_onehot_currState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  rom/FSM_onehot_currState_reg[2]/Q
                         net (fo=2, routed)           0.068     1.673    rom/FSM_onehot_currState_reg_n_0_[2]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.099     1.772 r  rom/FSM_onehot_currState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.772    rom/FSM_onehot_currState[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.569    rom/FSM_onehot_currState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rom/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.941%)  route 0.566ns (80.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/CLK_100MHZ
    SLICE_X41Y41         FDRE                                         r  rom/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rom/address_reg[0]/Q
                         net (fo=49, routed)          0.566     2.184    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y10         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.874     2.032    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.971    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45  rom/FSM_onehot_currState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45  rom/FSM_onehot_currState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y39  rom/addressCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y39  rom/addressCounter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45  rom/FSM_onehot_currState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X42Y45  rom/FSM_onehot_currState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y42  rom/FSM_onehot_currState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y39  rom/addressCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y39  rom/addressCounter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.269ns  (logic 5.135ns (38.702%)  route 8.134ns (61.298%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.452     6.919    clock/LED1_OBUF
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.043 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           2.682     9.725    LED0_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.269 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.269    LED0
    E1                                                                r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.038ns  (logic 5.008ns (41.602%)  route 7.030ns (58.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           7.030     8.497    LED1_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    12.038 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    12.038    LED1
    G3                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.402ns (49.903%)  route 4.419ns (50.097%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           0.833     1.351    clock/SCLK
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.116     1.467 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.586     5.053    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768     8.821 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.821    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regLRCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.025ns (52.270%)  route 3.675ns (47.730%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  transmitter/regLRCK_reg/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regLRCK_reg/Q
                         net (fo=1, routed)           3.675     4.131    LRCK_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     7.700 r  LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.700    LRCK
    B11                                                               r  LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 1.591ns (22.264%)  route 5.555ns (77.736%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.555     7.021    transmitter/LED1_OBUF
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.145 r  transmitter/FSM_sequential_currState[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.145    transmitter/FSM_sequential_currState[0]_inv_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  transmitter/FSM_sequential_currState_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 1.585ns (22.199%)  route 5.555ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.555     7.021    transmitter/LED1_OBUF
    SLICE_X44Y42         LUT5 (Prop_lut5_I4_O)        0.118     7.139 r  transmitter/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.139    transmitter/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X44Y42         FDRE                                         r  transmitter/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regSDIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.064ns (57.234%)  route 3.037ns (42.766%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE                         0.000     0.000 r  transmitter/regSDIN_reg/C
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/regSDIN_reg/Q
                         net (fo=1, routed)           3.037     3.555    SDIN_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.101 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.101    SDIN
    D12                                                               r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 3.216ns (52.346%)  route 2.928ns (47.654%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.743 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.743    transmitter/regREADY2_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.857 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    transmitter/regREADY2_carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.971 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.971    transmitter/regREADY2_carry__1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.085 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.085    transmitter/regREADY2_carry__2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.199 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.199    transmitter/regREADY2_carry__3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.313 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.313    transmitter/regREADY2_carry__4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.661 f  transmitter/regREADY2_carry__5/O[1]
                         net (fo=4, routed)           1.138     3.799    transmitter/in8[26]
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.303     4.102 r  transmitter/regLRCK0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.102    transmitter/regLRCK0_carry__1_i_5_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.478 r  transmitter/regLRCK0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.478    transmitter/regLRCK0_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.635 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.586     5.221    transmitter/regLRCK0_carry__2_n_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.553 r  transmitter/regLRCK_i_1/O
                         net (fo=1, routed)           0.591     6.144    transmitter/regLRCK_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  transmitter/regLRCK_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regREADY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 2.896ns (50.654%)  route 2.821ns (49.346%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.743 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.743    transmitter/regREADY2_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.857 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    transmitter/regREADY2_carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.971 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.971    transmitter/regREADY2_carry__1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.085 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.085    transmitter/regREADY2_carry__2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.199 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.199    transmitter/regREADY2_carry__3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.313 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.313    transmitter/regREADY2_carry__4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.427 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.427    transmitter/regREADY2_carry__5_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.662 f  transmitter/regREADY2_carry__6/O[0]
                         net (fo=4, routed)           1.117     3.779    transmitter/in8[29]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.299     4.078 r  transmitter/regREADY1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.078    transmitter/regREADY1_carry__2_i_2_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.476 f  transmitter/regREADY1_carry__2/CO[3]
                         net (fo=3, routed)           1.092     5.567    transmitter/regREADY1_carry__2_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I1_O)        0.150     5.717 r  transmitter/regREADY_i_1/O
                         net (fo=1, routed)           0.000     5.717    transmitter/regREADY_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  transmitter/regREADY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.555ns  (logic 3.216ns (57.892%)  route 2.339ns (42.108%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.613     1.069    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.743 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.743    transmitter/regREADY2_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.857 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.857    transmitter/regREADY2_carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.971 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.971    transmitter/regREADY2_carry__1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.085 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.085    transmitter/regREADY2_carry__2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.199 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.199    transmitter/regREADY2_carry__3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.313 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.313    transmitter/regREADY2_carry__4_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.661 f  transmitter/regREADY2_carry__5/O[1]
                         net (fo=4, routed)           1.138     3.799    transmitter/in8[26]
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.303     4.102 r  transmitter/regLRCK0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.102    transmitter/regLRCK0_carry__1_i_5_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.478 r  transmitter/regLRCK0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.478    transmitter/regLRCK0_carry__1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.635 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.588     5.223    transmitter/regLRCK0_carry__2_n_2
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.555 r  transmitter/regLRCK_i_2/O
                         net (fo=1, routed)           0.000     5.555    transmitter/regLRCK
    SLICE_X35Y44         FDRE                                         r  transmitter/regLRCK_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regTX_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE                         0.000     0.000 r  transmitter/regTX_reg[23]/C
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[23]/Q
                         net (fo=1, routed)           0.087     0.228    transmitter/regTX_reg_n_0_[23]
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.273 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000     0.273    transmitter/regTX[24]
    SLICE_X10Y39         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE                         0.000     0.000 r  transmitter/regTX_reg[0]/C
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[0]/Q
                         net (fo=1, routed)           0.086     0.227    transmitter/regTX_reg_n_0_[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.048     0.275 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.275    transmitter/regTX[1]
    SLICE_X49Y40         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE                         0.000     0.000 r  transmitter/regTX_reg[4]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[4]/Q
                         net (fo=1, routed)           0.086     0.214    transmitter/regTX_reg_n_0_[4]
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.104     0.318 r  transmitter/regTX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/regTX[5]
    SLICE_X49Y39         FDRE                                         r  transmitter/regTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE                         0.000     0.000 r  transmitter/regTX_reg[21]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[21]/Q
                         net (fo=1, routed)           0.143     0.284    transmitter/regTX_reg_n_0_[21]
    SLICE_X48Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.329 r  transmitter/regTX[22]_i_1/O
                         net (fo=1, routed)           0.000     0.329    transmitter/regTX[22]
    SLICE_X48Y39         FDRE                                         r  transmitter/regTX_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE                         0.000     0.000 r  transmitter/regTX_reg[27]/C
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[27]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[27]
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[28]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[28]
    SLICE_X10Y41         FDRE                                         r  transmitter/regTX_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE                         0.000     0.000 r  transmitter/regTX_reg[30]/C
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[30]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[30]
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[31]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[31]
    SLICE_X10Y40         FDRE                                         r  transmitter/regTX_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE                         0.000     0.000 r  transmitter/regTX_reg[17]/C
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[17]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[17]
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[18]
    SLICE_X49Y40         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE                         0.000     0.000 r  transmitter/regTX_reg[19]/C
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[19]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[19]
    SLICE_X49Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[20]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[20]
    SLICE_X49Y39         FDRE                                         r  transmitter/regTX_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[0]/C
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmitter/bitCounter_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    transmitter/bitCounter_reg_n_0_[0]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  transmitter/bitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    transmitter/in8__0[0]
    SLICE_X33Y39         FDRE                                         r  transmitter/bitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE                         0.000     0.000 r  transmitter/regTX_reg[10]/C
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[10]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[10]
    SLICE_X10Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  transmitter/regTX[11]_i_1/O
                         net (fo=1, routed)           0.000     0.372    transmitter/regTX[11]
    SLICE_X10Y41         FDRE                                         r  transmitter/regTX_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.624ns (44.114%)  route 4.591ns (55.886%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock fall edge)
                                                     40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577    42.268    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    38.935 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    40.596    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.692 f  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          2.930    43.622    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    47.150 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    47.150    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 4.434ns (51.825%)  route 4.122ns (48.175%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.553     1.555    clock/MCLK
    SLICE_X34Y51         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.535     2.608    clock/wireSCLK
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.148     2.756 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.586     6.343    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768    10.111 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.111    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.255ns (50.413%)  route 1.234ns (49.587%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.748     0.750    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     1.979 r  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    MCLK
    G13                                                               r  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.538ns (52.330%)  route 1.401ns (47.670%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.561     0.563    clock/MCLK
    SLICE_X34Y51         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.177     0.904    clock/wireSCLK
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.043     0.947 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.223     2.171    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.331     3.501 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.501    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.577    26.577    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    23.245 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    24.906    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    26.577    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 1.337ns (16.752%)  route 6.644ns (83.248%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.689     9.327    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.451 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.451    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X9Y10          MUXF7 (Prop_muxf7_I1_O)      0.245     9.696 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.909    11.605    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298    11.903 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.046    12.949    transmitter/douta[9]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.152    13.101 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000    13.101    transmitter/regTX[9]
    SLICE_X10Y39         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 1.309ns (16.459%)  route 6.644ns (83.541%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.689     9.327    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.124     9.451 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.451    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_10_n_0
    SLICE_X9Y10          MUXF7 (Prop_muxf7_I1_O)      0.245     9.696 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.909    11.605    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298    11.903 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           1.046    12.949    transmitter/douta[9]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.124    13.073 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000    13.073    transmitter/regTX[25]
    SLICE_X10Y39         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 1.301ns (16.726%)  route 6.477ns (83.274%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.856     9.494    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.618    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     9.830 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.941    11.771    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.299    12.070 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.680    12.750    transmitter/douta[8]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.148    12.898 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000    12.898    transmitter/regTX[8]
    SLICE_X10Y39         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 1.277ns (16.468%)  route 6.477ns (83.532%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.856     9.494    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.618    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_5_n_0
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     9.830 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           1.941    11.771    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.299    12.070 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           0.680    12.750    transmitter/douta[8]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.874 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000    12.874    transmitter/regTX[24]
    SLICE_X10Y39         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 1.334ns (17.288%)  route 6.383ns (82.712%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.372     9.010    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.134 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.134    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     9.375 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.214    11.589    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.298    11.887 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.796    12.683    transmitter/douta[15]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.153    12.836 r  transmitter/regTX[31]_i_1/O
                         net (fo=1, routed)           0.000    12.836    transmitter/regTX[31]
    SLICE_X10Y40         FDRE                                         r  transmitter/regTX_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.688ns  (logic 1.305ns (16.976%)  route 6.383ns (83.024%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.372     9.010    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124     9.134 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.134    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_5_n_0
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I0_O)      0.241     9.375 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.214    11.589    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.298    11.887 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.796    12.683    transmitter/douta[15]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.124    12.807 r  transmitter/regTX[15]_i_1/O
                         net (fo=1, routed)           0.000    12.807    transmitter/regTX[15]
    SLICE_X10Y40         FDRE                                         r  transmitter/regTX_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 1.305ns (17.141%)  route 6.308ns (82.859%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.467     9.105    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     9.229 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.229    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I1_O)      0.214     9.443 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.899    11.342    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I1_O)        0.297    11.639 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.942    12.581    transmitter/douta[11]
    SLICE_X10Y41         LUT4 (Prop_lut4_I0_O)        0.152    12.733 r  transmitter/regTX[27]_i_1/O
                         net (fo=1, routed)           0.000    12.733    transmitter/regTX[27]
    SLICE_X10Y41         FDRE                                         r  transmitter/regTX_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 1.277ns (16.835%)  route 6.308ns (83.165%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.467     9.105    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y69          LUT6 (Prop_lut6_I2_O)        0.124     9.229 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.229    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_6_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I1_O)      0.214     9.443 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2/O
                         net (fo=1, routed)           1.899    11.342    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_2_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I1_O)        0.297    11.639 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.942    12.581    transmitter/douta[11]
    SLICE_X10Y41         LUT4 (Prop_lut4_I0_O)        0.124    12.705 r  transmitter/regTX[11]_i_1/O
                         net (fo=1, routed)           0.000    12.705    transmitter/regTX[11]
    SLICE_X10Y41         FDRE                                         r  transmitter/regTX_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 1.282ns (17.556%)  route 6.020ns (82.444%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.619     9.257    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.381    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I1_O)      0.217     9.598 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.998    11.596    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.299    11.895 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.403    12.298    transmitter/douta[7]
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.124    12.422 r  transmitter/regTX[23]_i_1/O
                         net (fo=1, routed)           0.000    12.422    transmitter/regTX[23]
    SLICE_X11Y39         FDRE                                         r  transmitter/regTX_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 1.276ns (17.488%)  route 6.020ns (82.512%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.568     5.120    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y48         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.619     9.257    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     9.381    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X9Y70          MUXF7 (Prop_muxf7_I1_O)      0.217     9.598 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.998    11.596    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.299    11.895 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.403    12.298    transmitter/douta[7]
    SLICE_X11Y39         LUT4 (Prop_lut4_I0_O)        0.118    12.416 r  transmitter/regTX[7]_i_1/O
                         net (fo=1, routed)           0.000    12.416    transmitter/regTX[7]
    SLICE_X11Y39         FDRE                                         r  transmitter/regTX_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.254ns (34.551%)  route 0.481ns (65.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.335     1.977    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.022 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.146     2.168    transmitter/douta[0]
    SLICE_X48Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.213 r  transmitter/regTX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.213    transmitter/regTX[0]
    SLICE_X48Y40         FDRE                                         r  transmitter/regTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.255ns (34.640%)  route 0.481ns (65.360%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.335     1.977    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.022 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=2, routed)           0.146     2.168    transmitter/douta[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.046     2.214 r  transmitter/regTX[16]_i_1/O
                         net (fo=1, routed)           0.000     2.214    transmitter/regTX[16]
    SLICE_X48Y40         FDRE                                         r  transmitter/regTX_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.251ns (31.420%)  route 0.548ns (68.580%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.393     2.034    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.045     2.079 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.155     2.234    transmitter/douta[3]
    SLICE_X49Y39         LUT4 (Prop_lut4_I0_O)        0.042     2.276 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     2.276    transmitter/regTX[3]
    SLICE_X49Y39         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.254ns (31.676%)  route 0.548ns (68.324%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.393     2.034    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.045     2.079 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.155     2.234    transmitter/douta[3]
    SLICE_X49Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.279 r  transmitter/regTX[19]_i_1/O
                         net (fo=1, routed)           0.000     2.279    transmitter/regTX[19]
    SLICE_X49Y39         FDRE                                         r  transmitter/regTX_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.325ns (39.382%)  route 0.500ns (60.618%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.394     2.035    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.049     2.084 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.107     2.191    transmitter/douta[6]
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.112     2.303 r  transmitter/regTX[22]_i_1/O
                         net (fo=1, routed)           0.000     2.303    transmitter/regTX[22]
    SLICE_X48Y39         FDRE                                         r  transmitter/regTX_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.331ns (39.820%)  route 0.500ns (60.180%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.394     2.035    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.049     2.084 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.107     2.191    transmitter/douta[6]
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.118     2.309 r  transmitter/regTX[6]_i_1/O
                         net (fo=1, routed)           0.000     2.309    transmitter/regTX[6]
    SLICE_X48Y39         FDRE                                         r  transmitter/regTX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.319ns (35.048%)  route 0.591ns (64.952%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.393     2.034    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.048     2.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.199     2.281    transmitter/douta[4]
    SLICE_X49Y39         LUT4 (Prop_lut4_I0_O)        0.107     2.388 r  transmitter/regTX[20]_i_1/O
                         net (fo=1, routed)           0.000     2.388    transmitter/regTX[20]
    SLICE_X49Y39         FDRE                                         r  transmitter/regTX_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.319ns (35.048%)  route 0.591ns (64.952%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y41         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.393     2.034    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.048     2.082 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           0.199     2.281    transmitter/douta[4]
    SLICE_X49Y39         LUT4 (Prop_lut4_I0_O)        0.107     2.388 r  transmitter/regTX[4]_i_1/O
                         net (fo=1, routed)           0.000     2.388    transmitter/regTX[4]
    SLICE_X49Y39         FDRE                                         r  transmitter/regTX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.231ns (25.133%)  route 0.688ns (74.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.411     2.030    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.075 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.277     2.352    transmitter/douta[15]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.397 r  transmitter/regTX[15]_i_1/O
                         net (fo=1, routed)           0.000     2.397    transmitter/regTX[15]
    SLICE_X10Y40         FDRE                                         r  transmitter/regTX_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.231ns (25.133%)  route 0.688ns (74.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.564     1.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.411     2.030    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[4]
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.075 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.277     2.352    transmitter/douta[15]
    SLICE_X10Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.397 r  transmitter/regTX[31]_i_1/O
                         net (fo=1, routed)           0.000     2.397    transmitter/regTX[31]
    SLICE_X10Y40         FDRE                                         r  transmitter/regTX_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.591ns (20.378%)  route 6.216ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     7.807    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.591ns (20.378%)  route 6.216ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     7.807    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.591ns (20.378%)  route 6.216ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     7.807    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.591ns (20.378%)  route 6.216ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.361     7.807    clock/counter[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y47         FDRE                                         r  clock/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.715ns  (logic 1.591ns (20.621%)  route 6.124ns (79.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     7.715    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.715ns  (logic 1.591ns (20.621%)  route 6.124ns (79.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     7.715    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.715ns  (logic 1.591ns (20.621%)  route 6.124ns (79.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     7.715    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.715ns  (logic 1.591ns (20.621%)  route 6.124ns (79.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.269     7.715    clock/counter[0]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y48         FDRE                                         r  clock/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.591ns (20.753%)  route 6.075ns (79.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.220     7.666    clock/counter[0]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.591ns (20.753%)  route 6.075ns (79.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.855     6.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.446 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.220     7.666    clock/counter[0]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X32Y49         FDRE                                         r  clock/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.280ns (11.221%)  route 2.214ns (88.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.214     2.449    clock/LED1_OBUF
    SLICE_X34Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.494 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.494    clock/regSCLK_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/MCLK
    SLICE_X34Y51         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.280ns (10.547%)  route 2.373ns (89.453%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.286     2.653    clock/counter[0]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.280ns (10.547%)  route 2.373ns (89.453%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.286     2.653    clock/counter[0]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.280ns (10.547%)  route 2.373ns (89.453%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.286     2.653    clock/counter[0]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.653ns  (logic 0.280ns (10.547%)  route 2.373ns (89.453%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.286     2.653    clock/counter[0]_i_1_n_0
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y51         FDRE                                         r  clock/counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.280ns (10.517%)  route 2.381ns (89.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.294     2.661    clock/counter[0]_i_1_n_0
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/MCLK
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.280ns (10.517%)  route 2.381ns (89.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.294     2.661    clock/counter[0]_i_1_n_0
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/MCLK
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.280ns (10.517%)  route 2.381ns (89.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.294     2.661    clock/counter[0]_i_1_n_0
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/MCLK
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.280ns (10.517%)  route 2.381ns (89.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.294     2.661    clock/counter[0]_i_1_n_0
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829     0.831    clock/MCLK
    SLICE_X32Y53         FDRE                                         r  clock/counter_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.665ns  (logic 0.280ns (10.501%)  route 2.385ns (89.499%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.087     2.322    clock/LED1_OBUF
    SLICE_X34Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.367 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.298     2.665    clock/counter[0]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X32Y52         FDRE                                         r  clock/counter_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.407ns  (logic 1.591ns (18.922%)  route 6.817ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.452     6.919    clock/LED1_OBUF
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.043 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.364     8.407    rom/SS[0]
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.821    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.407ns  (logic 1.591ns (18.922%)  route 6.817ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.452     6.919    clock/LED1_OBUF
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.043 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.364     8.407    rom/SS[0]
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.821    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.407ns  (logic 1.591ns (18.922%)  route 6.817ns (81.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.452     6.919    clock/LED1_OBUF
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.043 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.364     8.407    rom/SS[0]
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.821    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/FSM_onehot_currState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.977ns  (logic 1.591ns (19.942%)  route 6.386ns (80.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.452     6.919    clock/LED1_OBUF
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.043 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.934     7.977    rom/SS[0]
    SLICE_X42Y45         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.450     4.822    rom/CLK_100MHZ
    SLICE_X42Y45         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.603ns  (logic 0.773ns (48.215%)  route 0.830ns (51.785%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.830     1.308    rom/READY
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.295     1.603 r  rom/FSM_onehot_currState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.603    rom/FSM_onehot_currState[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.821    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.799ns (56.778%)  route 0.608ns (43.222%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.608     1.086    rom/READY
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.321     1.407 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.407    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.821    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.773ns (55.965%)  route 0.608ns (44.035%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.608     1.086    rom/READY
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.295     1.381 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.381    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.449     4.821    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.246ns (52.651%)  route 0.221ns (47.349%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.221     0.369    rom/READY
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.098     0.467 r  rom/FSM_onehot_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    rom/FSM_onehot_currState[1]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.247ns (52.752%)  route 0.221ns (47.248%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.221     0.369    rom/READY
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.099     0.468 r  rom/FSM_onehot_currState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.468    rom/FSM_onehot_currState[2]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom/FSM_onehot_currState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.246ns (44.627%)  route 0.305ns (55.373%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.305     0.453    rom/READY
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.098     0.551 r  rom/FSM_onehot_currState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.551    rom/FSM_onehot_currState[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.045ns (2.840%)  route 1.540ns (97.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.120     1.120    clock/locked
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.165 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.419     1.585    rom/SS[0]
    SLICE_X42Y45         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     1.993    rom/CLK_100MHZ
    SLICE_X42Y45         FDSE                                         r  rom/FSM_onehot_currState_reg[0]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.045ns (2.592%)  route 1.691ns (97.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.120     1.120    clock/locked
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.165 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.570     1.736    rom/SS[0]
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[1]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.045ns (2.592%)  route 1.691ns (97.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.120     1.120    clock/locked
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.165 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.570     1.736    rom/SS[0]
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[2]/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/FSM_onehot_currState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.045ns (2.592%)  route 1.691ns (97.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.120     1.120    clock/locked
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.165 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.570     1.736    rom/SS[0]
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.992    rom/CLK_100MHZ
    SLICE_X41Y42         FDRE                                         r  rom/FSM_onehot_currState_reg[3]/C





