{"name":"TMR4","description":"TMR","groupName":"TMR","baseAddress":"0x401E8000","registers":[{"name":"COMP10","description":"Timer Channel Compare Register 1","addressOffset":0,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_1","description":"Comparison Value 1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"COMP20","description":"Timer Channel Compare Register 2","addressOffset":2,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_2","description":"Comparison Value 2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CAPT0","description":"Timer Channel Capture Register","addressOffset":4,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CAPTURE","description":"Capture Value","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"LOAD0","description":"Timer Channel Load Register","addressOffset":6,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"LOAD","description":"Timer Load Register","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"HOLD0","description":"Timer Channel Hold Register","addressOffset":8,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"HOLD","description":"HOLD","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CNTR0","description":"Timer Channel Counter Register","addressOffset":10,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COUNTER","description":"COUNTER","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CTRL0","description":"Timer Channel Control Register","addressOffset":12,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OUTMODE","description":"Output Mode","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"COUNTER_ACTIVE","description":"Asserted while counter is active","value":0},{"name":"CLEAR_OFLAG","description":"Clear OFLAG output on successful compare","value":1},{"name":"SET_OFLAG","description":"Set OFLAG output on successful compare","value":2},{"name":"TOGGLE_OFLAG_SUCCESS","description":"Toggle OFLAG output on successful compare","value":3},{"name":"TOGGLE_OFLAG_ALT","description":"Toggle OFLAG output using alternating compare registers","value":4},{"name":"CLEAR_ON_SECONDARY","description":"Set on compare, cleared on secondary source input edge","value":5},{"name":"CLEAR_ON_ROLLOVER","description":"Set on compare, cleared on counter rollover","value":6},{"name":"ENABLE_GATED_OUT","description":"Enable gated clock output while counter is active","value":7}]},{"name":"COINIT","description":"Co-Channel Initialization","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Co-channel counter/timers cannot force a re-initialization of this counter/timer","value":0},{"name":"ENABLE","description":"Co-channel counter/timers may force a re-initialization of this counter/timer","value":1}]},{"name":"DIR","description":"Count Direction","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COUNTUP","description":"Count up.","value":0},{"name":"COUNTDOWN","description":"Count down.","value":1}]},{"name":"LENGTH","description":"Count Length","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNTIL_ROLLOVER","description":"Count until roll over at $FFFF and continue from $0000.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on.","value":1}]},{"name":"ONCE","description":"Count Once","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REPEAT","description":"Count repeatedly.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops.","value":1}]},{"name":"SCS","description":"Secondary Count Source","bitOffset":7,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3}]},{"name":"PCS","description":"Primary Count Source","bitOffset":9,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3},{"name":"COUNTER0_OUT","description":"Counter 0 output","value":4},{"name":"COUNTER1_OUT","description":"Counter 1 output","value":5},{"name":"COUNTER2_OUT","description":"Counter 2 output","value":6},{"name":"COUNTER3_OUT","description":"Counter 3 output","value":7},{"name":"BUS_DIVBY1","description":"IP bus clock divide by 1 prescaler","value":8},{"name":"BUS_DIVBY2","description":"IP bus clock divide by 2 prescaler","value":9},{"name":"BUS_DIVBY4","description":"IP bus clock divide by 4 prescaler","value":10},{"name":"BUS_DIVBY8","description":"IP bus clock divide by 8 prescaler","value":11},{"name":"BUS_DIVBY16","description":"IP bus clock divide by 16 prescaler","value":12},{"name":"BUS_DIVBY32","description":"IP bus clock divide by 32 prescaler","value":13},{"name":"BUS_DIVBY64","description":"IP bus clock divide by 64 prescaler","value":14},{"name":"BUS_DIVBY128","description":"IP bus clock divide by 128 prescaler","value":15}]},{"name":"CM","description":"Count Mode","bitOffset":13,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NOOP","description":"No operation","value":0},{"name":"RISING_ONLY","description":"Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS].","value":1},{"name":"RISING_AND_FALLING","description":"Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode.","value":2},{"name":"RISING_WHILE_SEC_HIGH","description":"Count rising edges of primary source while secondary input high active","value":3},{"name":"QUADRATURE","description":"Quadrature count mode, uses primary and secondary sources","value":4},{"name":"RISING_SEC_DIR","description":"Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1.","value":5},{"name":"SECONDARY","description":"Edge of secondary source triggers primary count until compare","value":6},{"name":"CASCADE","description":"Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs.","value":7}]}]},{"name":"SCTRL0","description":"Timer Channel Status and Control Register","addressOffset":14,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OEN","description":"Output Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INPUT","description":"The external pin is configured as an input.","value":0},{"name":"OFLAG_OUT","description":"The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS.","value":1}]},{"name":"OPS","description":"Output Polarity Select","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TRUE","description":"True polarity.","value":0},{"name":"INVERTED","description":"Inverted polarity.","value":1}]},{"name":"FORCE","description":"Force OFLAG Output","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"VAL","description":"Forced OFLAG Value","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"EEOF","description":"Enable External OFLAG Force","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"MSTR","description":"Master Mode","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"CAPTURE_MODE","description":"Input Capture Mode","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Capture function is disabled","value":0},{"name":"ENABLE_RISING","description":"Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input","value":1},{"name":"ENABLE_FALLING","description":"Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input","value":2},{"name":"ENABLE_BOTH","description":"Load capture register on both edges of input","value":3}]},{"name":"INPUT","description":"External Input Signal","bitOffset":8,"bitWidth":1,"access":"read-only"},{"name":"IPS","description":"Input Polarity Select","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"IEFIE","description":"Input Edge Flag Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"IEF","description":"Input Edge Flag","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TOFIE","description":"Timer Overflow Flag Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"TOF","description":"Timer Overflow Flag","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"TCFIE","description":"Timer Compare Flag Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"TCF","description":"Timer Compare Flag","bitOffset":15,"bitWidth":1,"access":"read-write"}]},{"name":"CMPLD10","description":"Timer Channel Comparator Load Register 1","addressOffset":16,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_1","description":"COMPARATOR_LOAD_1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CMPLD20","description":"Timer Channel Comparator Load Register 2","addressOffset":18,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_2","description":"COMPARATOR_LOAD_2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CSCTRL0","description":"Timer Channel Comparator Status and Control Register","addressOffset":20,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CL1","description":"Compare Load Control 1","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"CL2","description":"Compare Load Control 2","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"TCF1","description":"Timer Compare 1 Interrupt Flag","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"TCF2","description":"Timer Compare 2 Interrupt Flag","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"TCF1EN","description":"Timer Compare 1 Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"TCF2EN","description":"Timer Compare 2 Interrupt Enable","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"UP","description":"Counting Direction Indicator","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DOWN","description":"The last count was in the DOWN direction.","value":0},{"name":"UP","description":"The last count was in the UP direction.","value":1}]},{"name":"TCI","description":"Triggered Count Initialization Control","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STOP","description":"Stop counter upon receiving a second trigger event while still counting from the first trigger event.","value":0},{"name":"RELOAD","description":"Reload the counter upon receiving a second trigger event while still counting from the first trigger event.","value":1}]},{"name":"ROC","description":"Reload on Capture","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Do not reload the counter on a capture event.","value":0},{"name":"ENABLE","description":"Reload the counter on a capture event.","value":1}]},{"name":"ALT_LOAD","description":"Alternative Load Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Counter can be re-initialized only with the LOAD register.","value":0},{"name":"ENABLE","description":"Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction.","value":1}]},{"name":"FAULT","description":"Fault Enable","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Fault function disabled.","value":0},{"name":"ENABLE","description":"Fault function enabled.","value":1}]},{"name":"DBG_EN","description":"Debug Actions Enable","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Continue with normal operation during debug mode. (default)","value":0},{"name":"HALT_TMR","description":"Halt TMR counter during debug mode.","value":1},{"name":"FORCE_0","description":"Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).","value":2},{"name":"HALT_AND_FORCE_0","description":"Both halt counter and force output to 0 during debug mode.","value":3}]}]},{"name":"FILT0","description":"Timer Channel Input Filter Register","addressOffset":22,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FILT_PER","description":"Input Filter Sample Period","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"FILT_CNT","description":"Input Filter Sample Count","bitOffset":8,"bitWidth":3,"access":"read-write"}]},{"name":"DMA0","description":"Timer Channel DMA Enable Register","addressOffset":24,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"IEFDE","description":"Input Edge Flag DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"CMPLD1DE","description":"Comparator Preload Register 1 DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"CMPLD2DE","description":"Comparator Preload Register 2 DMA Enable","bitOffset":2,"bitWidth":1,"access":"read-write"}]},{"name":"ENBL","description":"Timer Channel Enable Register","addressOffset":30,"size":16,"access":"read-write","resetValue":"0xF","resetMask":"0xFFFF","fields":[{"name":"ENBL","description":"Timer Channel Enable","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Timer channel is disabled.","value":0},{"name":"ENABLE","description":"Timer channel is enabled. (default)","value":1}]}]},{"name":"COMP11","description":"Timer Channel Compare Register 1","addressOffset":32,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_1","description":"Comparison Value 1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"COMP21","description":"Timer Channel Compare Register 2","addressOffset":34,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_2","description":"Comparison Value 2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CAPT1","description":"Timer Channel Capture Register","addressOffset":36,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CAPTURE","description":"Capture Value","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"LOAD1","description":"Timer Channel Load Register","addressOffset":38,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"LOAD","description":"Timer Load Register","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"HOLD1","description":"Timer Channel Hold Register","addressOffset":40,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"HOLD","description":"HOLD","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CNTR1","description":"Timer Channel Counter Register","addressOffset":42,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COUNTER","description":"COUNTER","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CTRL1","description":"Timer Channel Control Register","addressOffset":44,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OUTMODE","description":"Output Mode","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"COUNTER_ACTIVE","description":"Asserted while counter is active","value":0},{"name":"CLEAR_OFLAG","description":"Clear OFLAG output on successful compare","value":1},{"name":"SET_OFLAG","description":"Set OFLAG output on successful compare","value":2},{"name":"TOGGLE_OFLAG_SUCCESS","description":"Toggle OFLAG output on successful compare","value":3},{"name":"TOGGLE_OFLAG_ALT","description":"Toggle OFLAG output using alternating compare registers","value":4},{"name":"CLEAR_ON_SECONDARY","description":"Set on compare, cleared on secondary source input edge","value":5},{"name":"CLEAR_ON_ROLLOVER","description":"Set on compare, cleared on counter rollover","value":6},{"name":"ENABLE_GATED_OUT","description":"Enable gated clock output while counter is active","value":7}]},{"name":"COINIT","description":"Co-Channel Initialization","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Co-channel counter/timers cannot force a re-initialization of this counter/timer","value":0},{"name":"ENABLE","description":"Co-channel counter/timers may force a re-initialization of this counter/timer","value":1}]},{"name":"DIR","description":"Count Direction","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COUNTUP","description":"Count up.","value":0},{"name":"COUNTDOWN","description":"Count down.","value":1}]},{"name":"LENGTH","description":"Count Length","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNTIL_ROLLOVER","description":"Count until roll over at $FFFF and continue from $0000.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on.","value":1}]},{"name":"ONCE","description":"Count Once","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REPEAT","description":"Count repeatedly.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops.","value":1}]},{"name":"SCS","description":"Secondary Count Source","bitOffset":7,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3}]},{"name":"PCS","description":"Primary Count Source","bitOffset":9,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3},{"name":"COUNTER0_OUT","description":"Counter 0 output","value":4},{"name":"COUNTER1_OUT","description":"Counter 1 output","value":5},{"name":"COUNTER2_OUT","description":"Counter 2 output","value":6},{"name":"COUNTER3_OUT","description":"Counter 3 output","value":7},{"name":"BUS_DIVBY1","description":"IP bus clock divide by 1 prescaler","value":8},{"name":"BUS_DIVBY2","description":"IP bus clock divide by 2 prescaler","value":9},{"name":"BUS_DIVBY4","description":"IP bus clock divide by 4 prescaler","value":10},{"name":"BUS_DIVBY8","description":"IP bus clock divide by 8 prescaler","value":11},{"name":"BUS_DIVBY16","description":"IP bus clock divide by 16 prescaler","value":12},{"name":"BUS_DIVBY32","description":"IP bus clock divide by 32 prescaler","value":13},{"name":"BUS_DIVBY64","description":"IP bus clock divide by 64 prescaler","value":14},{"name":"BUS_DIVBY128","description":"IP bus clock divide by 128 prescaler","value":15}]},{"name":"CM","description":"Count Mode","bitOffset":13,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NOOP","description":"No operation","value":0},{"name":"RISING_ONLY","description":"Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS].","value":1},{"name":"RISING_AND_FALLING","description":"Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode.","value":2},{"name":"RISING_WHILE_SEC_HIGH","description":"Count rising edges of primary source while secondary input high active","value":3},{"name":"QUADRATURE","description":"Quadrature count mode, uses primary and secondary sources","value":4},{"name":"RISING_SEC_DIR","description":"Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1.","value":5},{"name":"SECONDARY","description":"Edge of secondary source triggers primary count until compare","value":6},{"name":"CASCADE","description":"Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs.","value":7}]}]},{"name":"SCTRL1","description":"Timer Channel Status and Control Register","addressOffset":46,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OEN","description":"Output Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INPUT","description":"The external pin is configured as an input.","value":0},{"name":"OFLAG_OUT","description":"The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS.","value":1}]},{"name":"OPS","description":"Output Polarity Select","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TRUE","description":"True polarity.","value":0},{"name":"INVERTED","description":"Inverted polarity.","value":1}]},{"name":"FORCE","description":"Force OFLAG Output","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"VAL","description":"Forced OFLAG Value","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"EEOF","description":"Enable External OFLAG Force","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"MSTR","description":"Master Mode","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"CAPTURE_MODE","description":"Input Capture Mode","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Capture function is disabled","value":0},{"name":"ENABLE_RISING","description":"Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input","value":1},{"name":"ENABLE_FALLING","description":"Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input","value":2},{"name":"ENABLE_BOTH","description":"Load capture register on both edges of input","value":3}]},{"name":"INPUT","description":"External Input Signal","bitOffset":8,"bitWidth":1,"access":"read-only"},{"name":"IPS","description":"Input Polarity Select","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"IEFIE","description":"Input Edge Flag Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"IEF","description":"Input Edge Flag","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TOFIE","description":"Timer Overflow Flag Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"TOF","description":"Timer Overflow Flag","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"TCFIE","description":"Timer Compare Flag Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"TCF","description":"Timer Compare Flag","bitOffset":15,"bitWidth":1,"access":"read-write"}]},{"name":"CMPLD11","description":"Timer Channel Comparator Load Register 1","addressOffset":48,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_1","description":"COMPARATOR_LOAD_1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CMPLD21","description":"Timer Channel Comparator Load Register 2","addressOffset":50,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_2","description":"COMPARATOR_LOAD_2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CSCTRL1","description":"Timer Channel Comparator Status and Control Register","addressOffset":52,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CL1","description":"Compare Load Control 1","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"CL2","description":"Compare Load Control 2","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"TCF1","description":"Timer Compare 1 Interrupt Flag","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"TCF2","description":"Timer Compare 2 Interrupt Flag","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"TCF1EN","description":"Timer Compare 1 Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"TCF2EN","description":"Timer Compare 2 Interrupt Enable","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"UP","description":"Counting Direction Indicator","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DOWN","description":"The last count was in the DOWN direction.","value":0},{"name":"UP","description":"The last count was in the UP direction.","value":1}]},{"name":"TCI","description":"Triggered Count Initialization Control","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STOP","description":"Stop counter upon receiving a second trigger event while still counting from the first trigger event.","value":0},{"name":"RELOAD","description":"Reload the counter upon receiving a second trigger event while still counting from the first trigger event.","value":1}]},{"name":"ROC","description":"Reload on Capture","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Do not reload the counter on a capture event.","value":0},{"name":"ENABLE","description":"Reload the counter on a capture event.","value":1}]},{"name":"ALT_LOAD","description":"Alternative Load Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Counter can be re-initialized only with the LOAD register.","value":0},{"name":"ENABLE","description":"Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction.","value":1}]},{"name":"FAULT","description":"Fault Enable","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Fault function disabled.","value":0},{"name":"ENABLE","description":"Fault function enabled.","value":1}]},{"name":"DBG_EN","description":"Debug Actions Enable","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Continue with normal operation during debug mode. (default)","value":0},{"name":"HALT_TMR","description":"Halt TMR counter during debug mode.","value":1},{"name":"FORCE_0","description":"Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).","value":2},{"name":"HALT_AND_FORCE_0","description":"Both halt counter and force output to 0 during debug mode.","value":3}]}]},{"name":"FILT1","description":"Timer Channel Input Filter Register","addressOffset":54,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FILT_PER","description":"Input Filter Sample Period","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"FILT_CNT","description":"Input Filter Sample Count","bitOffset":8,"bitWidth":3,"access":"read-write"}]},{"name":"DMA1","description":"Timer Channel DMA Enable Register","addressOffset":56,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"IEFDE","description":"Input Edge Flag DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"CMPLD1DE","description":"Comparator Preload Register 1 DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"CMPLD2DE","description":"Comparator Preload Register 2 DMA Enable","bitOffset":2,"bitWidth":1,"access":"read-write"}]},{"name":"COMP12","description":"Timer Channel Compare Register 1","addressOffset":64,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_1","description":"Comparison Value 1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"COMP22","description":"Timer Channel Compare Register 2","addressOffset":66,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_2","description":"Comparison Value 2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CAPT2","description":"Timer Channel Capture Register","addressOffset":68,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CAPTURE","description":"Capture Value","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"LOAD2","description":"Timer Channel Load Register","addressOffset":70,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"LOAD","description":"Timer Load Register","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"HOLD2","description":"Timer Channel Hold Register","addressOffset":72,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"HOLD","description":"HOLD","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CNTR2","description":"Timer Channel Counter Register","addressOffset":74,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COUNTER","description":"COUNTER","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CTRL2","description":"Timer Channel Control Register","addressOffset":76,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OUTMODE","description":"Output Mode","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"COUNTER_ACTIVE","description":"Asserted while counter is active","value":0},{"name":"CLEAR_OFLAG","description":"Clear OFLAG output on successful compare","value":1},{"name":"SET_OFLAG","description":"Set OFLAG output on successful compare","value":2},{"name":"TOGGLE_OFLAG_SUCCESS","description":"Toggle OFLAG output on successful compare","value":3},{"name":"TOGGLE_OFLAG_ALT","description":"Toggle OFLAG output using alternating compare registers","value":4},{"name":"CLEAR_ON_SECONDARY","description":"Set on compare, cleared on secondary source input edge","value":5},{"name":"CLEAR_ON_ROLLOVER","description":"Set on compare, cleared on counter rollover","value":6},{"name":"ENABLE_GATED_OUT","description":"Enable gated clock output while counter is active","value":7}]},{"name":"COINIT","description":"Co-Channel Initialization","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Co-channel counter/timers cannot force a re-initialization of this counter/timer","value":0},{"name":"ENABLE","description":"Co-channel counter/timers may force a re-initialization of this counter/timer","value":1}]},{"name":"DIR","description":"Count Direction","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COUNTUP","description":"Count up.","value":0},{"name":"COUNTDOWN","description":"Count down.","value":1}]},{"name":"LENGTH","description":"Count Length","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNTIL_ROLLOVER","description":"Count until roll over at $FFFF and continue from $0000.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on.","value":1}]},{"name":"ONCE","description":"Count Once","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REPEAT","description":"Count repeatedly.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops.","value":1}]},{"name":"SCS","description":"Secondary Count Source","bitOffset":7,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3}]},{"name":"PCS","description":"Primary Count Source","bitOffset":9,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3},{"name":"COUNTER0_OUT","description":"Counter 0 output","value":4},{"name":"COUNTER1_OUT","description":"Counter 1 output","value":5},{"name":"COUNTER2_OUT","description":"Counter 2 output","value":6},{"name":"COUNTER3_OUT","description":"Counter 3 output","value":7},{"name":"BUS_DIVBY1","description":"IP bus clock divide by 1 prescaler","value":8},{"name":"BUS_DIVBY2","description":"IP bus clock divide by 2 prescaler","value":9},{"name":"BUS_DIVBY4","description":"IP bus clock divide by 4 prescaler","value":10},{"name":"BUS_DIVBY8","description":"IP bus clock divide by 8 prescaler","value":11},{"name":"BUS_DIVBY16","description":"IP bus clock divide by 16 prescaler","value":12},{"name":"BUS_DIVBY32","description":"IP bus clock divide by 32 prescaler","value":13},{"name":"BUS_DIVBY64","description":"IP bus clock divide by 64 prescaler","value":14},{"name":"BUS_DIVBY128","description":"IP bus clock divide by 128 prescaler","value":15}]},{"name":"CM","description":"Count Mode","bitOffset":13,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NOOP","description":"No operation","value":0},{"name":"RISING_ONLY","description":"Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS].","value":1},{"name":"RISING_AND_FALLING","description":"Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode.","value":2},{"name":"RISING_WHILE_SEC_HIGH","description":"Count rising edges of primary source while secondary input high active","value":3},{"name":"QUADRATURE","description":"Quadrature count mode, uses primary and secondary sources","value":4},{"name":"RISING_SEC_DIR","description":"Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1.","value":5},{"name":"SECONDARY","description":"Edge of secondary source triggers primary count until compare","value":6},{"name":"CASCADE","description":"Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs.","value":7}]}]},{"name":"SCTRL2","description":"Timer Channel Status and Control Register","addressOffset":78,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OEN","description":"Output Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INPUT","description":"The external pin is configured as an input.","value":0},{"name":"OFLAG_OUT","description":"The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS.","value":1}]},{"name":"OPS","description":"Output Polarity Select","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TRUE","description":"True polarity.","value":0},{"name":"INVERTED","description":"Inverted polarity.","value":1}]},{"name":"FORCE","description":"Force OFLAG Output","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"VAL","description":"Forced OFLAG Value","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"EEOF","description":"Enable External OFLAG Force","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"MSTR","description":"Master Mode","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"CAPTURE_MODE","description":"Input Capture Mode","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Capture function is disabled","value":0},{"name":"ENABLE_RISING","description":"Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input","value":1},{"name":"ENABLE_FALLING","description":"Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input","value":2},{"name":"ENABLE_BOTH","description":"Load capture register on both edges of input","value":3}]},{"name":"INPUT","description":"External Input Signal","bitOffset":8,"bitWidth":1,"access":"read-only"},{"name":"IPS","description":"Input Polarity Select","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"IEFIE","description":"Input Edge Flag Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"IEF","description":"Input Edge Flag","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TOFIE","description":"Timer Overflow Flag Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"TOF","description":"Timer Overflow Flag","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"TCFIE","description":"Timer Compare Flag Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"TCF","description":"Timer Compare Flag","bitOffset":15,"bitWidth":1,"access":"read-write"}]},{"name":"CMPLD12","description":"Timer Channel Comparator Load Register 1","addressOffset":80,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_1","description":"COMPARATOR_LOAD_1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CMPLD22","description":"Timer Channel Comparator Load Register 2","addressOffset":82,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_2","description":"COMPARATOR_LOAD_2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CSCTRL2","description":"Timer Channel Comparator Status and Control Register","addressOffset":84,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CL1","description":"Compare Load Control 1","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"CL2","description":"Compare Load Control 2","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"TCF1","description":"Timer Compare 1 Interrupt Flag","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"TCF2","description":"Timer Compare 2 Interrupt Flag","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"TCF1EN","description":"Timer Compare 1 Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"TCF2EN","description":"Timer Compare 2 Interrupt Enable","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"UP","description":"Counting Direction Indicator","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DOWN","description":"The last count was in the DOWN direction.","value":0},{"name":"UP","description":"The last count was in the UP direction.","value":1}]},{"name":"TCI","description":"Triggered Count Initialization Control","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STOP","description":"Stop counter upon receiving a second trigger event while still counting from the first trigger event.","value":0},{"name":"RELOAD","description":"Reload the counter upon receiving a second trigger event while still counting from the first trigger event.","value":1}]},{"name":"ROC","description":"Reload on Capture","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Do not reload the counter on a capture event.","value":0},{"name":"ENABLE","description":"Reload the counter on a capture event.","value":1}]},{"name":"ALT_LOAD","description":"Alternative Load Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Counter can be re-initialized only with the LOAD register.","value":0},{"name":"ENABLE","description":"Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction.","value":1}]},{"name":"FAULT","description":"Fault Enable","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Fault function disabled.","value":0},{"name":"ENABLE","description":"Fault function enabled.","value":1}]},{"name":"DBG_EN","description":"Debug Actions Enable","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Continue with normal operation during debug mode. (default)","value":0},{"name":"HALT_TMR","description":"Halt TMR counter during debug mode.","value":1},{"name":"FORCE_0","description":"Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).","value":2},{"name":"HALT_AND_FORCE_0","description":"Both halt counter and force output to 0 during debug mode.","value":3}]}]},{"name":"FILT2","description":"Timer Channel Input Filter Register","addressOffset":86,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FILT_PER","description":"Input Filter Sample Period","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"FILT_CNT","description":"Input Filter Sample Count","bitOffset":8,"bitWidth":3,"access":"read-write"}]},{"name":"DMA2","description":"Timer Channel DMA Enable Register","addressOffset":88,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"IEFDE","description":"Input Edge Flag DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"CMPLD1DE","description":"Comparator Preload Register 1 DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"CMPLD2DE","description":"Comparator Preload Register 2 DMA Enable","bitOffset":2,"bitWidth":1,"access":"read-write"}]},{"name":"COMP13","description":"Timer Channel Compare Register 1","addressOffset":96,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_1","description":"Comparison Value 1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"COMP23","description":"Timer Channel Compare Register 2","addressOffset":98,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARISON_2","description":"Comparison Value 2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CAPT3","description":"Timer Channel Capture Register","addressOffset":100,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CAPTURE","description":"Capture Value","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"LOAD3","description":"Timer Channel Load Register","addressOffset":102,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"LOAD","description":"Timer Load Register","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"HOLD3","description":"Timer Channel Hold Register","addressOffset":104,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"HOLD","description":"HOLD","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CNTR3","description":"Timer Channel Counter Register","addressOffset":106,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COUNTER","description":"COUNTER","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CTRL3","description":"Timer Channel Control Register","addressOffset":108,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OUTMODE","description":"Output Mode","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"COUNTER_ACTIVE","description":"Asserted while counter is active","value":0},{"name":"CLEAR_OFLAG","description":"Clear OFLAG output on successful compare","value":1},{"name":"SET_OFLAG","description":"Set OFLAG output on successful compare","value":2},{"name":"TOGGLE_OFLAG_SUCCESS","description":"Toggle OFLAG output on successful compare","value":3},{"name":"TOGGLE_OFLAG_ALT","description":"Toggle OFLAG output using alternating compare registers","value":4},{"name":"CLEAR_ON_SECONDARY","description":"Set on compare, cleared on secondary source input edge","value":5},{"name":"CLEAR_ON_ROLLOVER","description":"Set on compare, cleared on counter rollover","value":6},{"name":"ENABLE_GATED_OUT","description":"Enable gated clock output while counter is active","value":7}]},{"name":"COINIT","description":"Co-Channel Initialization","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Co-channel counter/timers cannot force a re-initialization of this counter/timer","value":0},{"name":"ENABLE","description":"Co-channel counter/timers may force a re-initialization of this counter/timer","value":1}]},{"name":"DIR","description":"Count Direction","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"COUNTUP","description":"Count up.","value":0},{"name":"COUNTDOWN","description":"Count down.","value":1}]},{"name":"LENGTH","description":"Count Length","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNTIL_ROLLOVER","description":"Count until roll over at $FFFF and continue from $0000.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on.","value":1}]},{"name":"ONCE","description":"Count Once","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REPEAT","description":"Count repeatedly.","value":0},{"name":"UNTIL_COMPARE","description":"Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode $4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops.","value":1}]},{"name":"SCS","description":"Secondary Count Source","bitOffset":7,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3}]},{"name":"PCS","description":"Primary Count Source","bitOffset":9,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"COUNTER0_IN","description":"Counter 0 input pin","value":0},{"name":"COUNTER1_IN","description":"Counter 1 input pin","value":1},{"name":"COUNTER2_IN","description":"Counter 2 input pin","value":2},{"name":"COUNTER3_IN","description":"Counter 3 input pin","value":3},{"name":"COUNTER0_OUT","description":"Counter 0 output","value":4},{"name":"COUNTER1_OUT","description":"Counter 1 output","value":5},{"name":"COUNTER2_OUT","description":"Counter 2 output","value":6},{"name":"COUNTER3_OUT","description":"Counter 3 output","value":7},{"name":"BUS_DIVBY1","description":"IP bus clock divide by 1 prescaler","value":8},{"name":"BUS_DIVBY2","description":"IP bus clock divide by 2 prescaler","value":9},{"name":"BUS_DIVBY4","description":"IP bus clock divide by 4 prescaler","value":10},{"name":"BUS_DIVBY8","description":"IP bus clock divide by 8 prescaler","value":11},{"name":"BUS_DIVBY16","description":"IP bus clock divide by 16 prescaler","value":12},{"name":"BUS_DIVBY32","description":"IP bus clock divide by 32 prescaler","value":13},{"name":"BUS_DIVBY64","description":"IP bus clock divide by 64 prescaler","value":14},{"name":"BUS_DIVBY128","description":"IP bus clock divide by 128 prescaler","value":15}]},{"name":"CM","description":"Count Mode","bitOffset":13,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"NOOP","description":"No operation","value":0},{"name":"RISING_ONLY","description":"Count rising edges of primary sourceRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS].","value":1},{"name":"RISING_AND_FALLING","description":"Count rising and falling edges of primary sourceIP bus clock divide by 1 cannot be used as a primary count source in edge count mode.","value":2},{"name":"RISING_WHILE_SEC_HIGH","description":"Count rising edges of primary source while secondary input high active","value":3},{"name":"QUADRATURE","description":"Quadrature count mode, uses primary and secondary sources","value":4},{"name":"RISING_SEC_DIR","description":"Count rising edges of primary source; secondary source specifies directionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1.","value":5},{"name":"SECONDARY","description":"Edge of secondary source triggers primary count until compare","value":6},{"name":"CASCADE","description":"Cascaded counter mode (up/down)The primary count source must be set to one of the counter outputs.","value":7}]}]},{"name":"SCTRL3","description":"Timer Channel Status and Control Register","addressOffset":110,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"OEN","description":"Output Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INPUT","description":"The external pin is configured as an input.","value":0},{"name":"OFLAG_OUT","description":"The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS.","value":1}]},{"name":"OPS","description":"Output Polarity Select","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TRUE","description":"True polarity.","value":0},{"name":"INVERTED","description":"Inverted polarity.","value":1}]},{"name":"FORCE","description":"Force OFLAG Output","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"VAL","description":"Forced OFLAG Value","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"EEOF","description":"Enable External OFLAG Force","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"MSTR","description":"Master Mode","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"CAPTURE_MODE","description":"Input Capture Mode","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Capture function is disabled","value":0},{"name":"ENABLE_RISING","description":"Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input","value":1},{"name":"ENABLE_FALLING","description":"Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input","value":2},{"name":"ENABLE_BOTH","description":"Load capture register on both edges of input","value":3}]},{"name":"INPUT","description":"External Input Signal","bitOffset":8,"bitWidth":1,"access":"read-only"},{"name":"IPS","description":"Input Polarity Select","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"IEFIE","description":"Input Edge Flag Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"IEF","description":"Input Edge Flag","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"TOFIE","description":"Timer Overflow Flag Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"TOF","description":"Timer Overflow Flag","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"TCFIE","description":"Timer Compare Flag Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"TCF","description":"Timer Compare Flag","bitOffset":15,"bitWidth":1,"access":"read-write"}]},{"name":"CMPLD13","description":"Timer Channel Comparator Load Register 1","addressOffset":112,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_1","description":"COMPARATOR_LOAD_1","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CMPLD23","description":"Timer Channel Comparator Load Register 2","addressOffset":114,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"COMPARATOR_LOAD_2","description":"COMPARATOR_LOAD_2","bitOffset":0,"bitWidth":16,"access":"read-write"}]},{"name":"CSCTRL3","description":"Timer Channel Comparator Status and Control Register","addressOffset":116,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"CL1","description":"Compare Load Control 1","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"CL2","description":"Compare Load Control 2","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NEVER","description":"Never preload","value":0},{"name":"COMP1","description":"Load upon successful compare with the value in COMP1","value":1},{"name":"COMP2","description":"Load upon successful compare with the value in COMP2","value":2}]},{"name":"TCF1","description":"Timer Compare 1 Interrupt Flag","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"TCF2","description":"Timer Compare 2 Interrupt Flag","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"TCF1EN","description":"Timer Compare 1 Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"TCF2EN","description":"Timer Compare 2 Interrupt Enable","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"UP","description":"Counting Direction Indicator","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DOWN","description":"The last count was in the DOWN direction.","value":0},{"name":"UP","description":"The last count was in the UP direction.","value":1}]},{"name":"TCI","description":"Triggered Count Initialization Control","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STOP","description":"Stop counter upon receiving a second trigger event while still counting from the first trigger event.","value":0},{"name":"RELOAD","description":"Reload the counter upon receiving a second trigger event while still counting from the first trigger event.","value":1}]},{"name":"ROC","description":"Reload on Capture","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Do not reload the counter on a capture event.","value":0},{"name":"ENABLE","description":"Reload the counter on a capture event.","value":1}]},{"name":"ALT_LOAD","description":"Alternative Load Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Counter can be re-initialized only with the LOAD register.","value":0},{"name":"ENABLE","description":"Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction.","value":1}]},{"name":"FAULT","description":"Fault Enable","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Fault function disabled.","value":0},{"name":"ENABLE","description":"Fault function enabled.","value":1}]},{"name":"DBG_EN","description":"Debug Actions Enable","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Continue with normal operation during debug mode. (default)","value":0},{"name":"HALT_TMR","description":"Halt TMR counter during debug mode.","value":1},{"name":"FORCE_0","description":"Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).","value":2},{"name":"HALT_AND_FORCE_0","description":"Both halt counter and force output to 0 during debug mode.","value":3}]}]},{"name":"FILT3","description":"Timer Channel Input Filter Register","addressOffset":118,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"FILT_PER","description":"Input Filter Sample Period","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"FILT_CNT","description":"Input Filter Sample Count","bitOffset":8,"bitWidth":3,"access":"read-write"}]},{"name":"DMA3","description":"Timer Channel DMA Enable Register","addressOffset":120,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"IEFDE","description":"Input Edge Flag DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"CMPLD1DE","description":"Comparator Preload Register 1 DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"CMPLD2DE","description":"Comparator Preload Register 2 DMA Enable","bitOffset":2,"bitWidth":1,"access":"read-write"}]}],"addressBlock":{"offset":"0","size":"0x7A","usage":"registers"}}