// Generated by CIRCT unknown git version
module servile_arbiter(	// file.cleaned.mlir:2:3
  input  [31:0] i_wb_cpu_dbus_adr,	// file.cleaned.mlir:2:33
                i_wb_cpu_dbus_dat,	// file.cleaned.mlir:2:62
  input  [3:0]  i_wb_cpu_dbus_sel,	// file.cleaned.mlir:2:91
  input         i_wb_cpu_dbus_we,	// file.cleaned.mlir:2:119
                i_wb_cpu_dbus_stb,	// file.cleaned.mlir:2:146
  input  [31:0] i_wb_cpu_ibus_adr,	// file.cleaned.mlir:2:174
  input         i_wb_cpu_ibus_stb,	// file.cleaned.mlir:2:203
  input  [31:0] i_wb_mem_rdt,	// file.cleaned.mlir:2:231
  input         i_wb_mem_ack,	// file.cleaned.mlir:2:255
  output [31:0] o_wb_cpu_dbus_rdt,	// file.cleaned.mlir:2:279
  output        o_wb_cpu_dbus_ack,	// file.cleaned.mlir:2:308
  output [31:0] o_wb_cpu_ibus_rdt,	// file.cleaned.mlir:2:336
  output        o_wb_cpu_ibus_ack,	// file.cleaned.mlir:2:365
  output [31:0] o_wb_mem_adr,	// file.cleaned.mlir:2:393
                o_wb_mem_dat,	// file.cleaned.mlir:2:417
  output [3:0]  o_wb_mem_sel,	// file.cleaned.mlir:2:441
  output        o_wb_mem_we,	// file.cleaned.mlir:2:464
                o_wb_mem_stb	// file.cleaned.mlir:2:486
);

  assign o_wb_cpu_dbus_rdt = i_wb_mem_rdt;	// file.cleaned.mlir:10:5
  assign o_wb_cpu_dbus_ack = i_wb_mem_ack & ~i_wb_cpu_ibus_stb;	// file.cleaned.mlir:4:10, :5:10, :10:5
  assign o_wb_cpu_ibus_rdt = i_wb_mem_rdt;	// file.cleaned.mlir:10:5
  assign o_wb_cpu_ibus_ack = i_wb_mem_ack & i_wb_cpu_ibus_stb;	// file.cleaned.mlir:6:10, :10:5
  assign o_wb_mem_adr = i_wb_cpu_ibus_stb ? i_wb_cpu_ibus_adr : i_wb_cpu_dbus_adr;	// file.cleaned.mlir:7:10, :10:5
  assign o_wb_mem_dat = i_wb_cpu_dbus_dat;	// file.cleaned.mlir:10:5
  assign o_wb_mem_sel = i_wb_cpu_dbus_sel;	// file.cleaned.mlir:10:5
  assign o_wb_mem_we = i_wb_cpu_dbus_we & ~i_wb_cpu_ibus_stb;	// file.cleaned.mlir:4:10, :8:10, :10:5
  assign o_wb_mem_stb = i_wb_cpu_ibus_stb | i_wb_cpu_dbus_stb;	// file.cleaned.mlir:9:10, :10:5
endmodule

