 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : adder_2bit
Version: V-2023.12-SP5-1
Date   : Sun Mar 30 13:51:34 2025
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_22b_AO_RVT_TT_170906
Wire Load Model Mode: segmented

  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      41.31 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.31 r
  data arrival time                                  41.31

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.31
  -----------------------------------------------------------
  slack (MET)                                       448.47


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      41.16 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.16 r
  data arrival time                                  41.16

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.16
  -----------------------------------------------------------
  slack (MET)                                       448.62


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      41.15 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.15 r
  data arrival time                                  41.15

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.15
  -----------------------------------------------------------
  slack (MET)                                       448.63


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      41.08 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.08 r
  data arrival time                                  41.08

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.08
  -----------------------------------------------------------
  slack (MET)                                       448.70


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      40.34 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.34 r
  data arrival time                                  40.34

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.34
  -----------------------------------------------------------
  slack (MET)                                       449.44


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      40.18 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.18 r
  data arrival time                                  40.18

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.18
  -----------------------------------------------------------
  slack (MET)                                       449.60


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      40.18 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.18 r
  data arrival time                                  40.18

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.18
  -----------------------------------------------------------
  slack (MET)                                       449.60


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      40.11 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.11 r
  data arrival time                                  40.11

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.11
  -----------------------------------------------------------
  slack (MET)                                       449.67


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      39.98 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.98 r
  data arrival time                                  39.98

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.98
  -----------------------------------------------------------
  slack (MET)                                       449.80


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      39.83 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.83 r
  data arrival time                                  39.83

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.83
  -----------------------------------------------------------
  slack (MET)                                       449.95


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      39.82 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.82 r
  data arrival time                                  39.82

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.82
  -----------------------------------------------------------
  slack (MET)                                       449.96


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      39.76 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.76 r
  data arrival time                                  39.76

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.76
  -----------------------------------------------------------
  slack (MET)                                       450.02


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      38.96 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.96 r
  data arrival time                                  38.96

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.96
  -----------------------------------------------------------
  slack (MET)                                       450.82


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      38.81 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.81 r
  data arrival time                                  38.81

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.81
  -----------------------------------------------------------
  slack (MET)                                       450.97


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      38.80 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.80 r
  data arrival time                                  38.80

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.80
  -----------------------------------------------------------
  slack (MET)                                       450.98


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      38.74 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.74 r
  data arrival time                                  38.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.74
  -----------------------------------------------------------
  slack (MET)                                       451.04


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      37.63 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.63 r
  data arrival time                                  37.63

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.63
  -----------------------------------------------------------
  slack (MET)                                       452.15


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      37.47 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.47 r
  data arrival time                                  37.47

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.47
  -----------------------------------------------------------
  slack (MET)                                       452.31


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      37.47 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.47 r
  data arrival time                                  37.47

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.47
  -----------------------------------------------------------
  slack (MET)                                       452.31


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      37.40 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.40 r
  data arrival time                                  37.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.40
  -----------------------------------------------------------
  slack (MET)                                       452.38


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      36.90 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.90 r
  data arrival time                                  36.90

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                       452.88


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.28 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.28 f
  data arrival time                                  40.28

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.28
  -----------------------------------------------------------
  slack (MET)                                       452.93


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.27 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.27 f
  data arrival time                                  40.27

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.27
  -----------------------------------------------------------
  slack (MET)                                       452.94


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.19 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.19 f
  data arrival time                                  40.19

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.19
  -----------------------------------------------------------
  slack (MET)                                       453.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      36.75 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.75 r
  data arrival time                                  36.75

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.75
  -----------------------------------------------------------
  slack (MET)                                       453.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      36.74 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.74 r
  data arrival time                                  36.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.74
  -----------------------------------------------------------
  slack (MET)                                       453.04


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.16 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.16 f
  data arrival time                                  40.16

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.16
  -----------------------------------------------------------
  slack (MET)                                       453.05


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.12 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.12 f
  data arrival time                                  40.12

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.12
  -----------------------------------------------------------
  slack (MET)                                       453.10


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      36.68 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.68 r
  data arrival time                                  36.68

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.68
  -----------------------------------------------------------
  slack (MET)                                       453.10


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.08 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.08 f
  data arrival time                                  40.08

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.08
  -----------------------------------------------------------
  slack (MET)                                       453.13


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.84 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.84 f
  data arrival time                                  37.84

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.84
  -----------------------------------------------------------
  slack (MET)                                       455.37


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.83 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.83 f
  data arrival time                                  37.83

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.83
  -----------------------------------------------------------
  slack (MET)                                       455.39


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.74 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.74 f
  data arrival time                                  37.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.74
  -----------------------------------------------------------
  slack (MET)                                       455.47


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.72 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.72 f
  data arrival time                                  37.72

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.72
  -----------------------------------------------------------
  slack (MET)                                       455.49


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.67 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.67 f
  data arrival time                                  37.67

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.67
  -----------------------------------------------------------
  slack (MET)                                       455.54


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.64 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.64 f
  data arrival time                                  37.64

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.64
  -----------------------------------------------------------
  slack (MET)                                       455.58


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.52 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.52 f
  data arrival time                                  37.52

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.52
  -----------------------------------------------------------
  slack (MET)                                       455.70


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.50 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.50 f
  data arrival time                                  37.50

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.50
  -----------------------------------------------------------
  slack (MET)                                       455.71


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.42 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.42 f
  data arrival time                                  37.42

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.42
  -----------------------------------------------------------
  slack (MET)                                       455.80


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.40 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.40 f
  data arrival time                                  37.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.40
  -----------------------------------------------------------
  slack (MET)                                       455.82


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.35 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.35 f
  data arrival time                                  37.35

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.35
  -----------------------------------------------------------
  slack (MET)                                       455.87


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      33.90 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.90 r
  data arrival time                                  33.90

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.90
  -----------------------------------------------------------
  slack (MET)                                       455.88


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.31 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.31 f
  data arrival time                                  37.31

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.31
  -----------------------------------------------------------
  slack (MET)                                       455.90


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      33.75 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.75 r
  data arrival time                                  33.75

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.75
  -----------------------------------------------------------
  slack (MET)                                       456.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      33.74 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.74 r
  data arrival time                                  33.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.74
  -----------------------------------------------------------
  slack (MET)                                       456.04


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      33.68 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.68 r
  data arrival time                                  33.68

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.68
  -----------------------------------------------------------
  slack (MET)                                       456.10


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.61 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.61 f
  data arrival time                                  36.61

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.61
  -----------------------------------------------------------
  slack (MET)                                       456.61


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.59 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.59 f
  data arrival time                                  36.59

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.59
  -----------------------------------------------------------
  slack (MET)                                       456.62


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.51 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.51 f
  data arrival time                                  36.51

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.51
  -----------------------------------------------------------
  slack (MET)                                       456.71


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.49 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.49 f
  data arrival time                                  36.49

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.49
  -----------------------------------------------------------
  slack (MET)                                       456.73


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      33.02 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.02 r
  data arrival time                                  33.02

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.02
  -----------------------------------------------------------
  slack (MET)                                       456.77


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.44 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.44 f
  data arrival time                                  36.44

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.44
  -----------------------------------------------------------
  slack (MET)                                       456.78


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.40 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.40 f
  data arrival time                                  36.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.40
  -----------------------------------------------------------
  slack (MET)                                       456.81


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      32.86 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.86 r
  data arrival time                                  32.86

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.86
  -----------------------------------------------------------
  slack (MET)                                       456.92


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      32.85 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.85 r
  data arrival time                                  32.85

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.85
  -----------------------------------------------------------
  slack (MET)                                       456.93


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      32.79 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.79 r
  data arrival time                                  32.79

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.79
  -----------------------------------------------------------
  slack (MET)                                       456.99


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      32.61 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.61 r
  data arrival time                                  32.61

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.61
  -----------------------------------------------------------
  slack (MET)                                       457.17


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      32.46 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.46 r
  data arrival time                                  32.46

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.46
  -----------------------------------------------------------
  slack (MET)                                       457.32


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      32.45 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.45 r
  data arrival time                                  32.45

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.45
  -----------------------------------------------------------
  slack (MET)                                       457.33


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      32.38 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.38 r
  data arrival time                                  32.38

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.38
  -----------------------------------------------------------
  slack (MET)                                       457.40


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      31.64 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.64 r
  data arrival time                                  31.64

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.64
  -----------------------------------------------------------
  slack (MET)                                       458.14


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.54 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.54 r
  data arrival time                                  31.54

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.54
  -----------------------------------------------------------
  slack (MET)                                       458.24


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.53 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.53 r
  data arrival time                                  31.53

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.53
  -----------------------------------------------------------
  slack (MET)                                       458.25


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      31.49 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.49 r
  data arrival time                                  31.49

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.49
  -----------------------------------------------------------
  slack (MET)                                       458.29


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      31.48 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.48 r
  data arrival time                                  31.48

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.48
  -----------------------------------------------------------
  slack (MET)                                       458.30


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.45 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.45 r
  data arrival time                                  31.45

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.45
  -----------------------------------------------------------
  slack (MET)                                       458.33


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.42 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.42 r
  data arrival time                                  31.42

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.42
  -----------------------------------------------------------
  slack (MET)                                       458.36


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      31.41 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.41 r
  data arrival time                                  31.41

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.41
  -----------------------------------------------------------
  slack (MET)                                       458.37


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.38 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.38 r
  data arrival time                                  31.38

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.38
  -----------------------------------------------------------
  slack (MET)                                       458.40


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.34 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.34 r
  data arrival time                                  31.34

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.34
  -----------------------------------------------------------
  slack (MET)                                       458.44


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.71       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      18.50 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      30.80 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.80 r
  data arrival time                                  30.80

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.80
  -----------------------------------------------------------
  slack (MET)                                       458.76


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.07      34.42 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      34.42 f
  data arrival time                                  34.42

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -34.42
  -----------------------------------------------------------
  slack (MET)                                       458.80


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.72       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      18.44 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      30.74 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.74 r
  data arrival time                                  30.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.74
  -----------------------------------------------------------
  slack (MET)                                       458.82


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      30.56 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.56 r
  data arrival time                                  30.56

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.56
  -----------------------------------------------------------
  slack (MET)                                       459.22


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.44 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.44 r
  data arrival time                                  30.44

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.44
  -----------------------------------------------------------
  slack (MET)                                       459.34


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.43 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.43 r
  data arrival time                                  30.43

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.43
  -----------------------------------------------------------
  slack (MET)                                       459.35


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      30.41 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.41 r
  data arrival time                                  30.41

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.41
  -----------------------------------------------------------
  slack (MET)                                       459.37


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      30.40 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.40 r
  data arrival time                                  30.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.40
  -----------------------------------------------------------
  slack (MET)                                       459.38


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.34 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.34 r
  data arrival time                                  30.34

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.34
  -----------------------------------------------------------
  slack (MET)                                       459.44


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      30.33 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.33 r
  data arrival time                                  30.33

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.33
  -----------------------------------------------------------
  slack (MET)                                       459.45


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.32 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.32 r
  data arrival time                                  30.32

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.32
  -----------------------------------------------------------
  slack (MET)                                       459.46


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.71       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      18.50 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.58      30.09 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.09 r
  data arrival time                                  30.09

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.09
  -----------------------------------------------------------
  slack (MET)                                       459.48


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.27 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.27 r
  data arrival time                                  30.27

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.27
  -----------------------------------------------------------
  slack (MET)                                       459.51


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.72       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      18.44 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.58      30.03 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.03 r
  data arrival time                                  30.03

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.03
  -----------------------------------------------------------
  slack (MET)                                       459.54


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.24 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.24 r
  data arrival time                                  30.24

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.24
  -----------------------------------------------------------
  slack (MET)                                       459.54


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[0] (in)                                2.46       2.56 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            5.88       8.44 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      17.71 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      30.01 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.01 r
  data arrival time                                  30.01

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.01
  -----------------------------------------------------------
  slack (MET)                                       459.55


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.74       8.40 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      17.67 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      29.97 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.97 r
  data arrival time                                  29.97

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.97
  -----------------------------------------------------------
  slack (MET)                                       459.59


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[0] (in)                                2.46       2.56 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            5.88       8.44 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      17.65 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      29.95 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.95 r
  data arrival time                                  29.95

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.95
  -----------------------------------------------------------
  slack (MET)                                       459.61


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.75       8.41 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      17.62 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      29.92 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.92 r
  data arrival time                                  29.92

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.92
  -----------------------------------------------------------
  slack (MET)                                       459.64


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.71       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      18.50 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.41      29.91 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.91 r
  data arrival time                                  29.91

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.91
  -----------------------------------------------------------
  slack (MET)                                       459.65


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.72       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      18.44 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.41      29.85 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.85 r
  data arrival time                                  29.85

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.85
  -----------------------------------------------------------
  slack (MET)                                       459.71


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.12      33.46 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.46 f
  data arrival time                                  33.46

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.46
  -----------------------------------------------------------
  slack (MET)                                       459.76


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.07      33.44 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.44 f
  data arrival time                                  33.44

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.44
  -----------------------------------------------------------
  slack (MET)                                       459.77


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.05      33.39 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.39 f
  data arrival time                                  33.39

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.39
  -----------------------------------------------------------
  slack (MET)                                       459.82


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      29.83 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.83 r
  data arrival time                                  29.83

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.83
  -----------------------------------------------------------
  slack (MET)                                       459.95


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      29.68 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.68 r
  data arrival time                                  29.68

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.68
  -----------------------------------------------------------
  slack (MET)                                       460.10


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      29.67 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.67 r
  data arrival time                                  29.67

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.67
  -----------------------------------------------------------
  slack (MET)                                       460.11


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.07      33.09 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.09 f
  data arrival time                                  33.09

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.09
  -----------------------------------------------------------
  slack (MET)                                       460.13


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.92      11.88 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      22.26 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      33.05 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.05 f
  data arrival time                                  33.05

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.05
  -----------------------------------------------------------
  slack (MET)                                       460.17


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      29.61 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (MET)                                       460.17


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : adder_2bit
Version: V-2023.12-SP5-1
Date   : Sun Mar 30 18:42:45 2025
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_22b_AO_RVT_TT_170906
Wire Load Model Mode: segmented

  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      41.31 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.31 r
  data arrival time                                  41.31

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.31
  -----------------------------------------------------------
  slack (MET)                                       448.47


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      41.16 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.16 r
  data arrival time                                  41.16

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.16
  -----------------------------------------------------------
  slack (MET)                                       448.62


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      41.15 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.15 r
  data arrival time                                  41.15

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.15
  -----------------------------------------------------------
  slack (MET)                                       448.63


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      32.94 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      41.08 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      41.08 r
  data arrival time                                  41.08

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -41.08
  -----------------------------------------------------------
  slack (MET)                                       448.70


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      40.34 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.34 r
  data arrival time                                  40.34

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.34
  -----------------------------------------------------------
  slack (MET)                                       449.44


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      40.18 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.18 r
  data arrival time                                  40.18

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.18
  -----------------------------------------------------------
  slack (MET)                                       449.60


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      40.18 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.18 r
  data arrival time                                  40.18

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.18
  -----------------------------------------------------------
  slack (MET)                                       449.60


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.97 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      40.11 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.11 r
  data arrival time                                  40.11

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -40.11
  -----------------------------------------------------------
  slack (MET)                                       449.67


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      39.98 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.98 r
  data arrival time                                  39.98

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.98
  -----------------------------------------------------------
  slack (MET)                                       449.80


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      39.83 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.83 r
  data arrival time                                  39.83

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.83
  -----------------------------------------------------------
  slack (MET)                                       449.95


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      39.82 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.82 r
  data arrival time                                  39.82

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.82
  -----------------------------------------------------------
  slack (MET)                                       449.96


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      31.61 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      39.76 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      39.76 r
  data arrival time                                  39.76

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -39.76
  -----------------------------------------------------------
  slack (MET)                                       450.02


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      38.96 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.96 r
  data arrival time                                  38.96

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.96
  -----------------------------------------------------------
  slack (MET)                                       450.82


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      38.81 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.81 r
  data arrival time                                  38.81

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.81
  -----------------------------------------------------------
  slack (MET)                                       450.97


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      38.80 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.80 r
  data arrival time                                  38.80

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.80
  -----------------------------------------------------------
  slack (MET)                                       450.98


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.39      20.00 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      30.59 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      38.74 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      38.74 r
  data arrival time                                  38.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -38.74
  -----------------------------------------------------------
  slack (MET)                                       451.04


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      37.63 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.63 r
  data arrival time                                  37.63

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.63
  -----------------------------------------------------------
  slack (MET)                                       452.15


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      37.47 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.47 r
  data arrival time                                  37.47

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.47
  -----------------------------------------------------------
  slack (MET)                                       452.31


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      37.47 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.47 r
  data arrival time                                  37.47

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.47
  -----------------------------------------------------------
  slack (MET)                                       452.31


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.12      18.66 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      29.25 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      37.40 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.40 r
  data arrival time                                  37.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -37.40
  -----------------------------------------------------------
  slack (MET)                                       452.38


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      36.90 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.90 r
  data arrival time                                  36.90

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.90
  -----------------------------------------------------------
  slack (MET)                                       452.88


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.28 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.28 f
  data arrival time                                  40.28

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.28
  -----------------------------------------------------------
  slack (MET)                                       452.93


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.27 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.27 f
  data arrival time                                  40.27

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.27
  -----------------------------------------------------------
  slack (MET)                                       452.94


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.19 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.19 f
  data arrival time                                  40.19

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.19
  -----------------------------------------------------------
  slack (MET)                                       453.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      36.75 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.75 r
  data arrival time                                  36.75

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.75
  -----------------------------------------------------------
  slack (MET)                                       453.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      36.74 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.74 r
  data arrival time                                  36.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.74
  -----------------------------------------------------------
  slack (MET)                                       453.04


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.16 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.16 f
  data arrival time                                  40.16

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.16
  -----------------------------------------------------------
  slack (MET)                                       453.05


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.12 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.12 f
  data arrival time                                  40.12

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.12
  -----------------------------------------------------------
  slack (MET)                                       453.10


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.33      17.93 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      28.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      36.68 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.68 r
  data arrival time                                  36.68

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -36.68
  -----------------------------------------------------------
  slack (MET)                                       453.10


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      40.08 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      40.08 f
  data arrival time                                  40.08

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -40.08
  -----------------------------------------------------------
  slack (MET)                                       453.13


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.84 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.84 f
  data arrival time                                  37.84

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.84
  -----------------------------------------------------------
  slack (MET)                                       455.37


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.83 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.83 f
  data arrival time                                  37.83

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.83
  -----------------------------------------------------------
  slack (MET)                                       455.39


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.74 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.74 f
  data arrival time                                  37.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.74
  -----------------------------------------------------------
  slack (MET)                                       455.47


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.72 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.72 f
  data arrival time                                  37.72

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.72
  -----------------------------------------------------------
  slack (MET)                                       455.49


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.67 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.67 f
  data arrival time                                  37.67

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.67
  -----------------------------------------------------------
  slack (MET)                                       455.54


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.35      37.64 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.64 f
  data arrival time                                  37.64

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.64
  -----------------------------------------------------------
  slack (MET)                                       455.58


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.52 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.52 f
  data arrival time                                  37.52

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.52
  -----------------------------------------------------------
  slack (MET)                                       455.70


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.50 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.50 f
  data arrival time                                  37.50

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.50
  -----------------------------------------------------------
  slack (MET)                                       455.71


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.42 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.42 f
  data arrival time                                  37.42

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.42
  -----------------------------------------------------------
  slack (MET)                                       455.80


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.40 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.40 f
  data arrival time                                  37.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.40
  -----------------------------------------------------------
  slack (MET)                                       455.82


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.35 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.35 f
  data arrival time                                  37.35

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.35
  -----------------------------------------------------------
  slack (MET)                                       455.87


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      33.90 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.90 r
  data arrival time                                  33.90

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.90
  -----------------------------------------------------------
  slack (MET)                                       455.88


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.02      37.31 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      37.31 f
  data arrival time                                  37.31

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -37.31
  -----------------------------------------------------------
  slack (MET)                                       455.90


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      33.75 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.75 r
  data arrival time                                  33.75

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.75
  -----------------------------------------------------------
  slack (MET)                                       456.03


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      33.74 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.74 r
  data arrival time                                  33.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.74
  -----------------------------------------------------------
  slack (MET)                                       456.04


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.28      14.94 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      25.53 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      33.68 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.68 r
  data arrival time                                  33.68

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.68
  -----------------------------------------------------------
  slack (MET)                                       456.10


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.49 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.61 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.61 f
  data arrival time                                  36.61

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.61
  -----------------------------------------------------------
  slack (MET)                                       456.61


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.48 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.59 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.59 f
  data arrival time                                  36.59

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.59
  -----------------------------------------------------------
  slack (MET)                                       456.62


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.40 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.51 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.51 f
  data arrival time                                  36.51

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.51
  -----------------------------------------------------------
  slack (MET)                                       456.71


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.38 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.49 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.49 f
  data arrival time                                  36.49

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.49
  -----------------------------------------------------------
  slack (MET)                                       456.73


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      33.02 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.02 r
  data arrival time                                  33.02

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -33.02
  -----------------------------------------------------------
  slack (MET)                                       456.77


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.33 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.44 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.44 f
  data arrival time                                  36.44

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.44
  -----------------------------------------------------------
  slack (MET)                                       456.78


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      29.29 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          7.11      36.40 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      36.40 f
  data arrival time                                  36.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -36.40
  -----------------------------------------------------------
  slack (MET)                                       456.81


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      32.86 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.86 r
  data arrival time                                  32.86

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.86
  -----------------------------------------------------------
  slack (MET)                                       456.92


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      32.85 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.85 r
  data arrival time                                  32.85

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.85
  -----------------------------------------------------------
  slack (MET)                                       456.93


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.39      14.05 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.64 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      32.79 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.79 r
  data arrival time                                  32.79

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.79
  -----------------------------------------------------------
  slack (MET)                                       456.99


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      32.61 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.61 r
  data arrival time                                  32.61

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.61
  -----------------------------------------------------------
  slack (MET)                                       457.17


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      32.46 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.46 r
  data arrival time                                  32.46

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.46
  -----------------------------------------------------------
  slack (MET)                                       457.32


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      32.45 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.45 r
  data arrival time                                  32.45

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.45
  -----------------------------------------------------------
  slack (MET)                                       457.33


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.98      13.64 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      24.24 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      32.38 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      32.38 r
  data arrival time                                  32.38

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -32.38
  -----------------------------------------------------------
  slack (MET)                                       457.40


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      31.64 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.64 r
  data arrival time                                  31.64

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.64
  -----------------------------------------------------------
  slack (MET)                                       458.14


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.54 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.54 r
  data arrival time                                  31.54

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.54
  -----------------------------------------------------------
  slack (MET)                                       458.24


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.53 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.53 r
  data arrival time                                  31.53

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.53
  -----------------------------------------------------------
  slack (MET)                                       458.25


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      31.49 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.49 r
  data arrival time                                  31.49

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.49
  -----------------------------------------------------------
  slack (MET)                                       458.29


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      31.48 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.48 r
  data arrival time                                  31.48

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.48
  -----------------------------------------------------------
  slack (MET)                                       458.30


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.45 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.45 r
  data arrival time                                  31.45

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.45
  -----------------------------------------------------------
  slack (MET)                                       458.33


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.42 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.42 r
  data arrival time                                  31.42

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.42
  -----------------------------------------------------------
  slack (MET)                                       458.36


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            11.02      12.67 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      23.27 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      31.41 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.41 r
  data arrival time                                  31.41

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.41
  -----------------------------------------------------------
  slack (MET)                                       458.37


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.38 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.38 r
  data arrival time                                  31.38

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.38
  -----------------------------------------------------------
  slack (MET)                                       458.40


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.43      31.34 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      31.34 r
  data arrival time                                  31.34

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -31.34
  -----------------------------------------------------------
  slack (MET)                                       458.44


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.71       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      18.50 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      30.80 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.80 r
  data arrival time                                  30.80

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.80
  -----------------------------------------------------------
  slack (MET)                                       458.76


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.07      34.42 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      34.42 f
  data arrival time                                  34.42

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -34.42
  -----------------------------------------------------------
  slack (MET)                                       458.80


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.72       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      18.44 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      30.74 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.74 r
  data arrival time                                  30.74

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.74
  -----------------------------------------------------------
  slack (MET)                                       458.82


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      30.56 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.56 r
  data arrival time                                  30.56

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.56
  -----------------------------------------------------------
  slack (MET)                                       459.22


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.98      19.12 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.44 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.44 r
  data arrival time                                  30.44

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.44
  -----------------------------------------------------------
  slack (MET)                                       459.34


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)            10.00      19.11 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.43 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.43 r
  data arrival time                                  30.43

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.43
  -----------------------------------------------------------
  slack (MET)                                       459.35


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      30.41 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.41 r
  data arrival time                                  30.41

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.41
  -----------------------------------------------------------
  slack (MET)                                       459.37


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      30.40 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.40 r
  data arrival time                                  30.40

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.40
  -----------------------------------------------------------
  slack (MET)                                       459.38


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.02 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.34 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.34 r
  data arrival time                                  30.34

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.34
  -----------------------------------------------------------
  slack (MET)                                       459.44


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.93      11.59 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      22.19 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      30.33 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.33 r
  data arrival time                                  30.33

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.33
  -----------------------------------------------------------
  slack (MET)                                       459.45


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.89      19.00 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.32 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.32 r
  data arrival time                                  30.32

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.32
  -----------------------------------------------------------
  slack (MET)                                       459.46


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.71       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      18.50 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.58      30.09 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.09 r
  data arrival time                                  30.09

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.09
  -----------------------------------------------------------
  slack (MET)                                       459.48


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U20/Y (INVxp33_ASAP7_75t_R)              7.48       9.13 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.82      18.95 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.27 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.27 r
  data arrival time                                  30.27

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.27
  -----------------------------------------------------------
  slack (MET)                                       459.51


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.72       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      18.44 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.58      30.03 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.03 r
  data arrival time                                  30.03

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.03
  -----------------------------------------------------------
  slack (MET)                                       459.54


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U21/Y (INVxp33_ASAP7_75t_R)              7.44       9.10 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.81      18.91 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.32      30.24 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      30.24 r
  data arrival time                                  30.24

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -30.24
  -----------------------------------------------------------
  slack (MET)                                       459.54


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[0] (in)                                2.46       2.56 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            5.88       8.44 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      17.71 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      30.01 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      30.01 r
  data arrival time                                  30.01

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -30.01
  -----------------------------------------------------------
  slack (MET)                                       459.55


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.74       8.40 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      17.67 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      29.97 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.97 r
  data arrival time                                  29.97

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.97
  -----------------------------------------------------------
  slack (MET)                                       459.59


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[0] (in)                                2.46       2.56 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            5.88       8.44 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      17.65 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      29.95 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.95 r
  data arrival time                                  29.95

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.95
  -----------------------------------------------------------
  slack (MET)                                       459.61


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[1] (in)                                1.56       1.66 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.75       8.41 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      17.62 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            12.30      29.92 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.92 r
  data arrival time                                  29.92

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.92
  -----------------------------------------------------------
  slack (MET)                                       459.64


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U16/Y (NAND3xp33_ASAP7_75t_R)            6.71       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.27      18.50 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.41      29.91 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.91 r
  data arrival time                                  29.91

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.91
  -----------------------------------------------------------
  slack (MET)                                       459.65


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cout_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  a[0] (in)                                2.42       2.52 f
  U17/Y (NAND3xp33_ASAP7_75t_R)            6.72       9.23 r
  U18/Y (NAND2xp5_ASAP7_75t_R)             9.21      18.44 f
  U19/Y (OAI22xp5_ASAP7_75t_R)            11.41      29.85 r
  cout_reg/D (DFFHQNx1_ASAP7_75t_R)        0.00      29.85 r
  data arrival time                                  29.85

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  cout_reg/CLK (DFFHQNx1_ASAP7_75t_R)      0.00     499.99 r
  library setup time                     -10.43     489.56
  data required time                                489.56
  -----------------------------------------------------------
  data required time                                489.56
  data arrival time                                 -29.85
  -----------------------------------------------------------
  slack (MET)                                       459.71


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.12      33.46 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.46 f
  data arrival time                                  33.46

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.46
  -----------------------------------------------------------
  slack (MET)                                       459.76


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U21/Y (INVxp33_ASAP7_75t_R)              6.65       8.61 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.76      21.37 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.07      33.44 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.44 f
  data arrival time                                  33.44

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.44
  -----------------------------------------------------------
  slack (MET)                                       459.77


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            13.80      22.34 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         11.05      33.39 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.39 f
  data arrival time                                  33.39

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.39
  -----------------------------------------------------------
  slack (MET)                                       459.82


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.37      29.83 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.83 r
  data arrival time                                  29.83

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.83
  -----------------------------------------------------------
  slack (MET)                                       459.95


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.22      29.68 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.68 r
  data arrival time                                  29.68

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.68
  -----------------------------------------------------------
  slack (MET)                                       460.10


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.21      29.67 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.67 r
  data arrival time                                  29.67

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.67
  -----------------------------------------------------------
  slack (MET)                                       460.11


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  b[1] (in)                                1.86       1.96 r
  U20/Y (INVxp33_ASAP7_75t_R)              6.59       8.54 f
  U22/Y (AOI22xp5_ASAP7_75t_R)            12.47      21.02 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         12.07      33.09 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.09 f
  data arrival time                                  33.09

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.09
  -----------------------------------------------------------
  slack (MET)                                       460.13


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  a[1] (in)                                1.86       1.96 r
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.92      11.88 f
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.38      22.26 r
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)         10.79      33.05 f
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      33.05 f
  data arrival time                                  33.05

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                      -6.77     493.22
  data required time                                493.22
  -----------------------------------------------------------
  data required time                                493.22
  data arrival time                                 -33.05
  -----------------------------------------------------------
  slack (MET)                                       460.17


  Startpoint: b[1] (input port clocked by clk)
  Endpoint: sum_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  b[1] (in)                                1.55       1.65 f
  U22/Y (AOI22xp5_ASAP7_75t_R)             9.21      10.87 r
  U23/Y (NAND3xp33_ASAP7_75t_R)           10.60      21.46 f
  U24/Y (A2O1A1Ixp33_ASAP7_75t_R)          8.15      29.61 r
  sum_reg_1_/D (DFFHQNx1_ASAP7_75t_R)      0.00      29.61 r
  data arrival time                                  29.61

  clock clk (rise edge)                  500.00     500.00
  clock network delay (ideal)              0.00     500.00
  clock uncertainty                       -0.01     499.99
  sum_reg_1_/CLK (DFFHQNx1_ASAP7_75t_R)
                                           0.00     499.99 r
  library setup time                     -10.21     489.78
  data required time                                489.78
  -----------------------------------------------------------
  data required time                                489.78
  data arrival time                                 -29.61
  -----------------------------------------------------------
  slack (MET)                                       460.17


1
