
CBC_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bea0  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800c138  0800c138  0001c138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c178  0800c178  0001c178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c180  0800c180  0001c180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c184  0800c184  0001c184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  24000000  0800c188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000558  24000018  0800c19c  00020018  2**3
                  ALLOC
  8 ._user_heap_stack 00003400  24000570  0800c19c  00020570  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002c372  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003ffc  00000000  00000000  0004c3b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000016b0  00000000  00000000  000503b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001548  00000000  00000000  00051a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e9e5  00000000  00000000  00052fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000808d  00000000  00000000  0006198d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00069a1a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006054  00000000  00000000  00069a98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000018 	.word	0x24000018
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800c120 	.word	0x0800c120

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400001c 	.word	0x2400001c
 80002d4:	0800c120 	.word	0x0800c120

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b97a 	b.w	80005e4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	468c      	mov	ip, r1
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	9e08      	ldr	r6, [sp, #32]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d151      	bne.n	80003bc <__udivmoddi4+0xb4>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d96d      	bls.n	80003fa <__udivmoddi4+0xf2>
 800031e:	fab2 fe82 	clz	lr, r2
 8000322:	f1be 0f00 	cmp.w	lr, #0
 8000326:	d00b      	beq.n	8000340 <__udivmoddi4+0x38>
 8000328:	f1ce 0c20 	rsb	ip, lr, #32
 800032c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000330:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000334:	fa02 f70e 	lsl.w	r7, r2, lr
 8000338:	ea4c 0c05 	orr.w	ip, ip, r5
 800033c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000340:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000344:	0c25      	lsrs	r5, r4, #16
 8000346:	fbbc f8fa 	udiv	r8, ip, sl
 800034a:	fa1f f987 	uxth.w	r9, r7
 800034e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000352:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000356:	fb08 f309 	mul.w	r3, r8, r9
 800035a:	42ab      	cmp	r3, r5
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x6c>
 800035e:	19ed      	adds	r5, r5, r7
 8000360:	f108 32ff 	add.w	r2, r8, #4294967295
 8000364:	f080 8123 	bcs.w	80005ae <__udivmoddi4+0x2a6>
 8000368:	42ab      	cmp	r3, r5
 800036a:	f240 8120 	bls.w	80005ae <__udivmoddi4+0x2a6>
 800036e:	f1a8 0802 	sub.w	r8, r8, #2
 8000372:	443d      	add	r5, r7
 8000374:	1aed      	subs	r5, r5, r3
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb5 f0fa 	udiv	r0, r5, sl
 800037c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000384:	fb00 f909 	mul.w	r9, r0, r9
 8000388:	45a1      	cmp	r9, r4
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x98>
 800038c:	19e4      	adds	r4, r4, r7
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000392:	f080 810a 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 8000396:	45a1      	cmp	r9, r4
 8000398:	f240 8107 	bls.w	80005aa <__udivmoddi4+0x2a2>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 0409 	sub.w	r4, r4, r9
 80003a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a8:	2100      	movs	r1, #0
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d061      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003ae:	fa24 f40e 	lsr.w	r4, r4, lr
 80003b2:	2300      	movs	r3, #0
 80003b4:	6034      	str	r4, [r6, #0]
 80003b6:	6073      	str	r3, [r6, #4]
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	428b      	cmp	r3, r1
 80003be:	d907      	bls.n	80003d0 <__udivmoddi4+0xc8>
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d054      	beq.n	800046e <__udivmoddi4+0x166>
 80003c4:	2100      	movs	r1, #0
 80003c6:	e886 0021 	stmia.w	r6, {r0, r5}
 80003ca:	4608      	mov	r0, r1
 80003cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d0:	fab3 f183 	clz	r1, r3
 80003d4:	2900      	cmp	r1, #0
 80003d6:	f040 808e 	bne.w	80004f6 <__udivmoddi4+0x1ee>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xdc>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80fa 	bhi.w	80005d8 <__udivmoddi4+0x2d0>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb65 0503 	sbc.w	r5, r5, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	46ac      	mov	ip, r5
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	d03f      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003f2:	e886 1010 	stmia.w	r6, {r4, ip}
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	b912      	cbnz	r2, 8000402 <__udivmoddi4+0xfa>
 80003fc:	2701      	movs	r7, #1
 80003fe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000402:	fab7 fe87 	clz	lr, r7
 8000406:	f1be 0f00 	cmp.w	lr, #0
 800040a:	d134      	bne.n	8000476 <__udivmoddi4+0x16e>
 800040c:	1beb      	subs	r3, r5, r7
 800040e:	0c3a      	lsrs	r2, r7, #16
 8000410:	fa1f fc87 	uxth.w	ip, r7
 8000414:	2101      	movs	r1, #1
 8000416:	fbb3 f8f2 	udiv	r8, r3, r2
 800041a:	0c25      	lsrs	r5, r4, #16
 800041c:	fb02 3318 	mls	r3, r2, r8, r3
 8000420:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000424:	fb0c f308 	mul.w	r3, ip, r8
 8000428:	42ab      	cmp	r3, r5
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x134>
 800042c:	19ed      	adds	r5, r5, r7
 800042e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x132>
 8000434:	42ab      	cmp	r3, r5
 8000436:	f200 80d1 	bhi.w	80005dc <__udivmoddi4+0x2d4>
 800043a:	4680      	mov	r8, r0
 800043c:	1aed      	subs	r5, r5, r3
 800043e:	b2a3      	uxth	r3, r4
 8000440:	fbb5 f0f2 	udiv	r0, r5, r2
 8000444:	fb02 5510 	mls	r5, r2, r0, r5
 8000448:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800044c:	fb0c fc00 	mul.w	ip, ip, r0
 8000450:	45a4      	cmp	ip, r4
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x15c>
 8000454:	19e4      	adds	r4, r4, r7
 8000456:	f100 33ff 	add.w	r3, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x15a>
 800045c:	45a4      	cmp	ip, r4
 800045e:	f200 80b8 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 8000462:	4618      	mov	r0, r3
 8000464:	eba4 040c 	sub.w	r4, r4, ip
 8000468:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800046c:	e79d      	b.n	80003aa <__udivmoddi4+0xa2>
 800046e:	4631      	mov	r1, r6
 8000470:	4630      	mov	r0, r6
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	f1ce 0420 	rsb	r4, lr, #32
 800047a:	fa05 f30e 	lsl.w	r3, r5, lr
 800047e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000482:	fa20 f804 	lsr.w	r8, r0, r4
 8000486:	0c3a      	lsrs	r2, r7, #16
 8000488:	fa25 f404 	lsr.w	r4, r5, r4
 800048c:	ea48 0803 	orr.w	r8, r8, r3
 8000490:	fbb4 f1f2 	udiv	r1, r4, r2
 8000494:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000498:	fb02 4411 	mls	r4, r2, r1, r4
 800049c:	fa1f fc87 	uxth.w	ip, r7
 80004a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004a4:	fb01 f30c 	mul.w	r3, r1, ip
 80004a8:	42ab      	cmp	r3, r5
 80004aa:	fa00 f40e 	lsl.w	r4, r0, lr
 80004ae:	d909      	bls.n	80004c4 <__udivmoddi4+0x1bc>
 80004b0:	19ed      	adds	r5, r5, r7
 80004b2:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b6:	f080 808a 	bcs.w	80005ce <__udivmoddi4+0x2c6>
 80004ba:	42ab      	cmp	r3, r5
 80004bc:	f240 8087 	bls.w	80005ce <__udivmoddi4+0x2c6>
 80004c0:	3902      	subs	r1, #2
 80004c2:	443d      	add	r5, r7
 80004c4:	1aeb      	subs	r3, r5, r3
 80004c6:	fa1f f588 	uxth.w	r5, r8
 80004ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80004ce:	fb02 3310 	mls	r3, r2, r0, r3
 80004d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d6:	fb00 f30c 	mul.w	r3, r0, ip
 80004da:	42ab      	cmp	r3, r5
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x1e6>
 80004de:	19ed      	adds	r5, r5, r7
 80004e0:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e4:	d26f      	bcs.n	80005c6 <__udivmoddi4+0x2be>
 80004e6:	42ab      	cmp	r3, r5
 80004e8:	d96d      	bls.n	80005c6 <__udivmoddi4+0x2be>
 80004ea:	3802      	subs	r0, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	1aeb      	subs	r3, r5, r3
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	e78f      	b.n	8000416 <__udivmoddi4+0x10e>
 80004f6:	f1c1 0720 	rsb	r7, r1, #32
 80004fa:	fa22 f807 	lsr.w	r8, r2, r7
 80004fe:	408b      	lsls	r3, r1
 8000500:	fa05 f401 	lsl.w	r4, r5, r1
 8000504:	ea48 0303 	orr.w	r3, r8, r3
 8000508:	fa20 fe07 	lsr.w	lr, r0, r7
 800050c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000510:	40fd      	lsrs	r5, r7
 8000512:	ea4e 0e04 	orr.w	lr, lr, r4
 8000516:	fbb5 f9fc 	udiv	r9, r5, ip
 800051a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800051e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000522:	fa1f f883 	uxth.w	r8, r3
 8000526:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800052a:	fb09 f408 	mul.w	r4, r9, r8
 800052e:	42ac      	cmp	r4, r5
 8000530:	fa02 f201 	lsl.w	r2, r2, r1
 8000534:	fa00 fa01 	lsl.w	sl, r0, r1
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x244>
 800053a:	18ed      	adds	r5, r5, r3
 800053c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000540:	d243      	bcs.n	80005ca <__udivmoddi4+0x2c2>
 8000542:	42ac      	cmp	r4, r5
 8000544:	d941      	bls.n	80005ca <__udivmoddi4+0x2c2>
 8000546:	f1a9 0902 	sub.w	r9, r9, #2
 800054a:	441d      	add	r5, r3
 800054c:	1b2d      	subs	r5, r5, r4
 800054e:	fa1f fe8e 	uxth.w	lr, lr
 8000552:	fbb5 f0fc 	udiv	r0, r5, ip
 8000556:	fb0c 5510 	mls	r5, ip, r0, r5
 800055a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800055e:	fb00 f808 	mul.w	r8, r0, r8
 8000562:	45a0      	cmp	r8, r4
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x26e>
 8000566:	18e4      	adds	r4, r4, r3
 8000568:	f100 35ff 	add.w	r5, r0, #4294967295
 800056c:	d229      	bcs.n	80005c2 <__udivmoddi4+0x2ba>
 800056e:	45a0      	cmp	r8, r4
 8000570:	d927      	bls.n	80005c2 <__udivmoddi4+0x2ba>
 8000572:	3802      	subs	r0, #2
 8000574:	441c      	add	r4, r3
 8000576:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800057a:	eba4 0408 	sub.w	r4, r4, r8
 800057e:	fba0 8902 	umull	r8, r9, r0, r2
 8000582:	454c      	cmp	r4, r9
 8000584:	46c6      	mov	lr, r8
 8000586:	464d      	mov	r5, r9
 8000588:	d315      	bcc.n	80005b6 <__udivmoddi4+0x2ae>
 800058a:	d012      	beq.n	80005b2 <__udivmoddi4+0x2aa>
 800058c:	b156      	cbz	r6, 80005a4 <__udivmoddi4+0x29c>
 800058e:	ebba 030e 	subs.w	r3, sl, lr
 8000592:	eb64 0405 	sbc.w	r4, r4, r5
 8000596:	fa04 f707 	lsl.w	r7, r4, r7
 800059a:	40cb      	lsrs	r3, r1
 800059c:	431f      	orrs	r7, r3
 800059e:	40cc      	lsrs	r4, r1
 80005a0:	6037      	str	r7, [r6, #0]
 80005a2:	6074      	str	r4, [r6, #4]
 80005a4:	2100      	movs	r1, #0
 80005a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005aa:	4618      	mov	r0, r3
 80005ac:	e6f8      	b.n	80003a0 <__udivmoddi4+0x98>
 80005ae:	4690      	mov	r8, r2
 80005b0:	e6e0      	b.n	8000374 <__udivmoddi4+0x6c>
 80005b2:	45c2      	cmp	sl, r8
 80005b4:	d2ea      	bcs.n	800058c <__udivmoddi4+0x284>
 80005b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80005ba:	eb69 0503 	sbc.w	r5, r9, r3
 80005be:	3801      	subs	r0, #1
 80005c0:	e7e4      	b.n	800058c <__udivmoddi4+0x284>
 80005c2:	4628      	mov	r0, r5
 80005c4:	e7d7      	b.n	8000576 <__udivmoddi4+0x26e>
 80005c6:	4640      	mov	r0, r8
 80005c8:	e791      	b.n	80004ee <__udivmoddi4+0x1e6>
 80005ca:	4681      	mov	r9, r0
 80005cc:	e7be      	b.n	800054c <__udivmoddi4+0x244>
 80005ce:	4601      	mov	r1, r0
 80005d0:	e778      	b.n	80004c4 <__udivmoddi4+0x1bc>
 80005d2:	3802      	subs	r0, #2
 80005d4:	443c      	add	r4, r7
 80005d6:	e745      	b.n	8000464 <__udivmoddi4+0x15c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e708      	b.n	80003ee <__udivmoddi4+0xe6>
 80005dc:	f1a8 0802 	sub.w	r8, r8, #2
 80005e0:	443d      	add	r5, r7
 80005e2:	e72b      	b.n	800043c <__udivmoddi4+0x134>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ee:	2003      	movs	r0, #3
 80005f0:	f001 fc72 	bl	8001ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80005f4:	f005 fd06 	bl	8006004 <HAL_RCC_GetSysClockFreq>
 80005f8:	4601      	mov	r1, r0
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_Init+0x68>)
 80005fc:	699b      	ldr	r3, [r3, #24]
 80005fe:	0a1b      	lsrs	r3, r3, #8
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	4a13      	ldr	r2, [pc, #76]	; (8000654 <HAL_Init+0x6c>)
 8000606:	5cd3      	ldrb	r3, [r2, r3]
 8000608:	f003 031f 	and.w	r3, r3, #31
 800060c:	fa21 f303 	lsr.w	r3, r1, r3
 8000610:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <HAL_Init+0x68>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	f003 030f 	and.w	r3, r3, #15
 800061a:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <HAL_Init+0x6c>)
 800061c:	5cd3      	ldrb	r3, [r2, r3]
 800061e:	f003 031f 	and.w	r3, r3, #31
 8000622:	687a      	ldr	r2, [r7, #4]
 8000624:	fa22 f303 	lsr.w	r3, r2, r3
 8000628:	4a0b      	ldr	r2, [pc, #44]	; (8000658 <HAL_Init+0x70>)
 800062a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800062c:	4a0b      	ldr	r2, [pc, #44]	; (800065c <HAL_Init+0x74>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000632:	2000      	movs	r0, #0
 8000634:	f000 f814 	bl	8000660 <HAL_InitTick>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800063e:	2301      	movs	r3, #1
 8000640:	e002      	b.n	8000648 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000642:	f00b fa19 	bl	800ba78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000646:	2300      	movs	r3, #0
}
 8000648:	4618      	mov	r0, r3
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	58024400 	.word	0x58024400
 8000654:	0800c168 	.word	0x0800c168
 8000658:	24000010 	.word	0x24000010
 800065c:	2400000c 	.word	0x2400000c

08000660 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000668:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <HAL_InitTick+0x60>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d101      	bne.n	8000674 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000670:	2301      	movs	r3, #1
 8000672:	e021      	b.n	80006b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <HAL_InitTick+0x64>)
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <HAL_InitTick+0x60>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	4619      	mov	r1, r3
 800067e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000682:	fbb3 f3f1 	udiv	r3, r3, r1
 8000686:	fbb2 f3f3 	udiv	r3, r2, r3
 800068a:	4618      	mov	r0, r3
 800068c:	f001 fc57 	bl	8001f3e <HAL_SYSTICK_Config>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000696:	2301      	movs	r3, #1
 8000698:	e00e      	b.n	80006b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b0f      	cmp	r3, #15
 800069e:	d80a      	bhi.n	80006b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006a0:	2200      	movs	r2, #0
 80006a2:	6879      	ldr	r1, [r7, #4]
 80006a4:	f04f 30ff 	mov.w	r0, #4294967295
 80006a8:	f001 fc21 	bl	8001eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006ac:	4a06      	ldr	r2, [pc, #24]	; (80006c8 <HAL_InitTick+0x68>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006b2:	2300      	movs	r3, #0
 80006b4:	e000      	b.n	80006b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	24000004 	.word	0x24000004
 80006c4:	2400000c 	.word	0x2400000c
 80006c8:	24000000 	.word	0x24000000

080006cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <HAL_IncTick+0x20>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <HAL_IncTick+0x24>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4413      	add	r3, r2
 80006dc:	4a04      	ldr	r2, [pc, #16]	; (80006f0 <HAL_IncTick+0x24>)
 80006de:	6013      	str	r3, [r2, #0]
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	24000004 	.word	0x24000004
 80006f0:	24000060 	.word	0x24000060

080006f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  return uwTick;
 80006f8:	4b03      	ldr	r3, [pc, #12]	; (8000708 <HAL_GetTick+0x14>)
 80006fa:	681b      	ldr	r3, [r3, #0]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	24000060 	.word	0x24000060

0800070c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000714:	f7ff ffee 	bl	80006f4 <HAL_GetTick>
 8000718:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000724:	d005      	beq.n	8000732 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000726:	4b09      	ldr	r3, [pc, #36]	; (800074c <HAL_Delay+0x40>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	461a      	mov	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4413      	add	r3, r2
 8000730:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000732:	bf00      	nop
 8000734:	f7ff ffde 	bl	80006f4 <HAL_GetTick>
 8000738:	4602      	mov	r2, r0
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	1ad2      	subs	r2, r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	429a      	cmp	r2, r3
 8000742:	d3f7      	bcc.n	8000734 <HAL_Delay+0x28>
  {
  }
}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	24000004 	.word	0x24000004

08000750 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000754:	4b03      	ldr	r3, [pc, #12]	; (8000764 <HAL_GetREVID+0x14>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	0c1b      	lsrs	r3, r3, #16
}
 800075a:	4618      	mov	r0, r3
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	5c001000 	.word	0x5c001000

08000768 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000772:	4907      	ldr	r1, [pc, #28]	; (8000790 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000776:	685a      	ldr	r2, [r3, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	43db      	mvns	r3, r3
 800077c:	401a      	ands	r2, r3
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	4313      	orrs	r3, r2
 8000782:	604b      	str	r3, [r1, #4]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	58000400 	.word	0x58000400

08000794 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	689b      	ldr	r3, [r3, #8]
 80007a2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	431a      	orrs	r2, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	609a      	str	r2, [r3, #8]
}
 80007ae:	bf00      	nop
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr

080007ba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80007ba:	b480      	push	{r7}
 80007bc:	b083      	sub	sp, #12
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
 80007c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80007cc:	683b      	ldr	r3, [r7, #0]
 80007ce:	431a      	orrs	r2, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	609a      	str	r2, [r3, #8]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b087      	sub	sp, #28
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
 8000808:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	3360      	adds	r3, #96	; 0x60
 800080e:	461a      	mov	r2, r3
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	4413      	add	r3, r2
 8000816:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	430b      	orrs	r3, r1
 800082a:	431a      	orrs	r2, r3
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8000830:	bf00      	nop
 8000832:	371c      	adds	r7, #28
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800083c:	b480      	push	{r7}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	691b      	ldr	r3, [r3, #16]
 800084c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	f003 031f 	and.w	r3, r3, #31
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	431a      	orrs	r2, r3
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	611a      	str	r2, [r3, #16]
}
 8000862:	bf00      	nop
 8000864:	3714      	adds	r7, #20
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800086e:	b480      	push	{r7}
 8000870:	b087      	sub	sp, #28
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	3360      	adds	r3, #96	; 0x60
 800087e:	461a      	mov	r2, r3
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	4413      	add	r3, r2
 8000886:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	431a      	orrs	r2, r3
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	601a      	str	r2, [r3, #0]
  }
}
 8000898:	bf00      	nop
 800089a:	371c      	adds	r7, #28
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr

080008a4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d101      	bne.n	80008bc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80008b8:	2301      	movs	r3, #1
 80008ba:	e000      	b.n	80008be <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80008bc:	2300      	movs	r3, #0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	370c      	adds	r7, #12
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80008ca:	b480      	push	{r7}
 80008cc:	b087      	sub	sp, #28
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	60f8      	str	r0, [r7, #12]
 80008d2:	60b9      	str	r1, [r7, #8]
 80008d4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	3330      	adds	r3, #48	; 0x30
 80008da:	461a      	mov	r2, r3
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	0a1b      	lsrs	r3, r3, #8
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	f003 030c 	and.w	r3, r3, #12
 80008e6:	4413      	add	r3, r2
 80008e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	68bb      	ldr	r3, [r7, #8]
 80008f0:	f003 031f 	and.w	r3, r3, #31
 80008f4:	211f      	movs	r1, #31
 80008f6:	fa01 f303 	lsl.w	r3, r1, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	401a      	ands	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	0e9b      	lsrs	r3, r3, #26
 8000902:	f003 011f 	and.w	r1, r3, #31
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	f003 031f 	and.w	r3, r3, #31
 800090c:	fa01 f303 	lsl.w	r3, r1, r3
 8000910:	431a      	orrs	r2, r3
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000916:	bf00      	nop
 8000918:	371c      	adds	r7, #28
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
 800092a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	f023 0203 	bic.w	r2, r3, #3
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	431a      	orrs	r2, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	60da      	str	r2, [r3, #12]
}
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000948:	b480      	push	{r7}
 800094a:	b087      	sub	sp, #28
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	3314      	adds	r3, #20
 8000958:	461a      	mov	r2, r3
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	0e5b      	lsrs	r3, r3, #25
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	f003 0304 	and.w	r3, r3, #4
 8000964:	4413      	add	r3, r2
 8000966:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	0d1b      	lsrs	r3, r3, #20
 8000970:	f003 031f 	and.w	r3, r3, #31
 8000974:	2107      	movs	r1, #7
 8000976:	fa01 f303 	lsl.w	r3, r1, r3
 800097a:	43db      	mvns	r3, r3
 800097c:	401a      	ands	r2, r3
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	0d1b      	lsrs	r3, r3, #20
 8000982:	f003 031f 	and.w	r3, r3, #31
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	fa01 f303 	lsl.w	r3, r1, r3
 800098c:	431a      	orrs	r2, r3
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000992:	bf00      	nop
 8000994:	371c      	adds	r7, #28
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
	...

080009a0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80009b8:	43db      	mvns	r3, r3
 80009ba:	401a      	ands	r2, r3
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f003 0318 	and.w	r3, r3, #24
 80009c2:	4908      	ldr	r1, [pc, #32]	; (80009e4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80009c4:	40d9      	lsrs	r1, r3
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	400b      	ands	r3, r1
 80009ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80009ce:	431a      	orrs	r2, r3
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 80009d6:	bf00      	nop
 80009d8:	3714      	adds	r7, #20
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	000fffff 	.word	0x000fffff

080009e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	689b      	ldr	r3, [r3, #8]
 80009f4:	f003 031f 	and.w	r3, r3, #31
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	689a      	ldr	r2, [r3, #8]
 8000a10:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <LL_ADC_DisableDeepPowerDown+0x20>)
 8000a12:	4013      	ands	r3, r2
 8000a14:	687a      	ldr	r2, [r7, #4]
 8000a16:	6093      	str	r3, [r2, #8]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	5fffffc0 	.word	0x5fffffc0

08000a28 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000a3c:	d101      	bne.n	8000a42 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000a3e:	2301      	movs	r3, #1
 8000a40:	e000      	b.n	8000a44 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000a42:	2300      	movs	r3, #0
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	689a      	ldr	r2, [r3, #8]
 8000a5c:	4b05      	ldr	r3, [pc, #20]	; (8000a74 <LL_ADC_EnableInternalRegulator+0x24>)
 8000a5e:	4013      	ands	r3, r2
 8000a60:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr
 8000a74:	6fffffc0 	.word	0x6fffffc0

08000a78 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000a8c:	d101      	bne.n	8000a92 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e000      	b.n	8000a94 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000a92:	2300      	movs	r3, #0
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	689a      	ldr	r2, [r3, #8]
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <LL_ADC_Enable+0x24>)
 8000aae:	4013      	ands	r3, r2
 8000ab0:	f043 0201 	orr.w	r2, r3, #1
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	7fffffc0 	.word	0x7fffffc0

08000ac8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	689b      	ldr	r3, [r3, #8]
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d101      	bne.n	8000ae0 <LL_ADC_IsEnabled+0x18>
 8000adc:	2301      	movs	r3, #1
 8000ade:	e000      	b.n	8000ae2 <LL_ADC_IsEnabled+0x1a>
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	689a      	ldr	r2, [r3, #8]
 8000afc:	4b05      	ldr	r3, [pc, #20]	; (8000b14 <LL_ADC_REG_StartConversion+0x24>)
 8000afe:	4013      	ands	r3, r2
 8000b00:	f043 0204 	orr.w	r2, r3, #4
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000b08:	bf00      	nop
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	7fffffc0 	.word	0x7fffffc0

08000b18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f003 0304 	and.w	r3, r3, #4
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d101      	bne.n	8000b30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e000      	b.n	8000b32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	f003 0308 	and.w	r3, r3, #8
 8000b4e:	2b08      	cmp	r3, #8
 8000b50:	d101      	bne.n	8000b56 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000b52:	2301      	movs	r3, #1
 8000b54:	e000      	b.n	8000b58 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b089      	sub	sp, #36	; 0x24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d101      	bne.n	8000b7e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e18e      	b.n	8000e9c <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d109      	bne.n	8000ba0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f00a f90d 	bl	800adac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2200      	movs	r2, #0
 8000b96:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff ff3f 	bl	8000a28 <LL_ADC_IsDeepPowerDownEnabled>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d004      	beq.n	8000bba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff ff25 	bl	8000a04 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f7ff ff5a 	bl	8000a78 <LL_ADC_IsInternalRegulatorEnabled>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d114      	bne.n	8000bf4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ff3e 	bl	8000a50 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000bd4:	4b9a      	ldr	r3, [pc, #616]	; (8000e40 <HAL_ADC_Init+0x2dc>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	099b      	lsrs	r3, r3, #6
 8000bda:	4a9a      	ldr	r2, [pc, #616]	; (8000e44 <HAL_ADC_Init+0x2e0>)
 8000bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000be0:	099b      	lsrs	r3, r3, #6
 8000be2:	3301      	adds	r3, #1
 8000be4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8000be6:	e002      	b.n	8000bee <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	3b01      	subs	r3, #1
 8000bec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d1f9      	bne.n	8000be8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff3d 	bl	8000a78 <LL_ADC_IsInternalRegulatorEnabled>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d10d      	bne.n	8000c20 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c08:	f043 0210 	orr.w	r2, r3, #16
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c14:	f043 0201 	orr.w	r2, r3, #1
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff77 	bl	8000b18 <LL_ADC_REG_IsConversionOngoing>
 8000c2a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c30:	f003 0310 	and.w	r3, r3, #16
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	f040 8128 	bne.w	8000e8a <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	f040 8124 	bne.w	8000e8a <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c46:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000c4a:	f043 0202 	orr.w	r2, r3, #2
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff ff36 	bl	8000ac8 <LL_ADC_IsEnabled>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d136      	bne.n	8000cd0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a78      	ldr	r2, [pc, #480]	; (8000e48 <HAL_ADC_Init+0x2e4>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d004      	beq.n	8000c76 <HAL_ADC_Init+0x112>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a76      	ldr	r2, [pc, #472]	; (8000e4c <HAL_ADC_Init+0x2e8>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d10e      	bne.n	8000c94 <HAL_ADC_Init+0x130>
 8000c76:	4874      	ldr	r0, [pc, #464]	; (8000e48 <HAL_ADC_Init+0x2e4>)
 8000c78:	f7ff ff26 	bl	8000ac8 <LL_ADC_IsEnabled>
 8000c7c:	4604      	mov	r4, r0
 8000c7e:	4873      	ldr	r0, [pc, #460]	; (8000e4c <HAL_ADC_Init+0x2e8>)
 8000c80:	f7ff ff22 	bl	8000ac8 <LL_ADC_IsEnabled>
 8000c84:	4603      	mov	r3, r0
 8000c86:	4323      	orrs	r3, r4
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	bf0c      	ite	eq
 8000c8c:	2301      	moveq	r3, #1
 8000c8e:	2300      	movne	r3, #0
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	e008      	b.n	8000ca6 <HAL_ADC_Init+0x142>
 8000c94:	486e      	ldr	r0, [pc, #440]	; (8000e50 <HAL_ADC_Init+0x2ec>)
 8000c96:	f7ff ff17 	bl	8000ac8 <LL_ADC_IsEnabled>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	bf0c      	ite	eq
 8000ca0:	2301      	moveq	r3, #1
 8000ca2:	2300      	movne	r3, #0
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d012      	beq.n	8000cd0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a66      	ldr	r2, [pc, #408]	; (8000e48 <HAL_ADC_Init+0x2e4>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d004      	beq.n	8000cbe <HAL_ADC_Init+0x15a>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a64      	ldr	r2, [pc, #400]	; (8000e4c <HAL_ADC_Init+0x2e8>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d101      	bne.n	8000cc2 <HAL_ADC_Init+0x15e>
 8000cbe:	4a65      	ldr	r2, [pc, #404]	; (8000e54 <HAL_ADC_Init+0x2f0>)
 8000cc0:	e000      	b.n	8000cc4 <HAL_ADC_Init+0x160>
 8000cc2:	4a65      	ldr	r2, [pc, #404]	; (8000e58 <HAL_ADC_Init+0x2f4>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4610      	mov	r0, r2
 8000ccc:	f7ff fd62 	bl	8000794 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8000cd0:	f7ff fd3e 	bl	8000750 <HAL_GetREVID>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	f241 0303 	movw	r3, #4099	; 0x1003
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d914      	bls.n	8000d08 <HAL_ADC_Init+0x1a4>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	2b10      	cmp	r3, #16
 8000ce4:	d110      	bne.n	8000d08 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	7d5b      	ldrb	r3, [r3, #21]
 8000cea:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000cf0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8000cf6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7f1b      	ldrb	r3, [r3, #28]
 8000cfc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8000cfe:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000d00:	f043 030c 	orr.w	r3, r3, #12
 8000d04:	61bb      	str	r3, [r7, #24]
 8000d06:	e00d      	b.n	8000d24 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	7d5b      	ldrb	r3, [r3, #21]
 8000d0c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000d12:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8000d18:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7f1b      	ldrb	r3, [r3, #28]
 8000d1e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8000d20:	4313      	orrs	r3, r2
 8000d22:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	7f1b      	ldrb	r3, [r3, #28]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d106      	bne.n	8000d3a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	6a1b      	ldr	r3, [r3, #32]
 8000d30:	3b01      	subs	r3, #1
 8000d32:	045b      	lsls	r3, r3, #17
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d009      	beq.n	8000d56 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d46:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	68d9      	ldr	r1, [r3, #12]
 8000d60:	4b3e      	ldr	r3, [pc, #248]	; (8000e5c <HAL_ADC_Init+0x2f8>)
 8000d62:	400b      	ands	r3, r1
 8000d64:	69b9      	ldr	r1, [r7, #24]
 8000d66:	430b      	orrs	r3, r1
 8000d68:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fed2 	bl	8000b18 <LL_ADC_REG_IsConversionOngoing>
 8000d74:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fedf 	bl	8000b3e <LL_ADC_INJ_IsConversionOngoing>
 8000d80:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d14a      	bne.n	8000e1e <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d147      	bne.n	8000e1e <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	7d1b      	ldrb	r3, [r3, #20]
 8000d92:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	68d9      	ldr	r1, [r3, #12]
 8000da6:	4b2e      	ldr	r3, [pc, #184]	; (8000e60 <HAL_ADC_Init+0x2fc>)
 8000da8:	400b      	ands	r3, r1
 8000daa:	69b9      	ldr	r1, [r7, #24]
 8000dac:	430b      	orrs	r3, r1
 8000dae:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d11b      	bne.n	8000df2 <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dbe:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	6919      	ldr	r1, [r3, #16]
 8000dca:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <HAL_ADC_Init+0x300>)
 8000dcc:	400b      	ands	r3, r1
 8000dce:	6879      	ldr	r1, [r7, #4]
 8000dd0:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8000dd2:	3901      	subs	r1, #1
 8000dd4:	0408      	lsls	r0, r1, #16
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000dda:	4308      	orrs	r0, r1
 8000ddc:	6879      	ldr	r1, [r7, #4]
 8000dde:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8000de0:	4308      	orrs	r0, r1
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	6c89      	ldr	r1, [r1, #72]	; 0x48
 8000de6:	4301      	orrs	r1, r0
 8000de8:	430b      	orrs	r3, r1
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	6113      	str	r3, [r2, #16]
 8000df0:	e007      	b.n	8000e02 <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	6812      	ldr	r2, [r2, #0]
 8000dfa:	6912      	ldr	r2, [r2, #16]
 8000dfc:	f022 0201 	bic.w	r2, r2, #1
 8000e00:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	6812      	ldr	r2, [r2, #0]
 8000e0a:	6912      	ldr	r2, [r2, #16]
 8000e0c:	f022 4170 	bic.w	r1, r2, #4026531840	; 0xf0000000
 8000e10:	687a      	ldr	r2, [r7, #4]
 8000e12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e14:	430a      	orrs	r2, r1
 8000e16:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f000 fd93 	bl	8001944 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	68db      	ldr	r3, [r3, #12]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d120      	bne.n	8000e68 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	6812      	ldr	r2, [r2, #0]
 8000e2e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000e30:	f022 010f 	bic.w	r1, r2, #15
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	6992      	ldr	r2, [r2, #24]
 8000e38:	3a01      	subs	r2, #1
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e3e:	e01b      	b.n	8000e78 <HAL_ADC_Init+0x314>
 8000e40:	2400000c 	.word	0x2400000c
 8000e44:	053e2d63 	.word	0x053e2d63
 8000e48:	40022000 	.word	0x40022000
 8000e4c:	40022100 	.word	0x40022100
 8000e50:	58026000 	.word	0x58026000
 8000e54:	40022300 	.word	0x40022300
 8000e58:	58026300 	.word	0x58026300
 8000e5c:	fff0c003 	.word	0xfff0c003
 8000e60:	ffffbffc 	.word	0xffffbffc
 8000e64:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	6812      	ldr	r2, [r2, #0]
 8000e70:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000e72:	f022 020f 	bic.w	r2, r2, #15
 8000e76:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e7c:	f023 0303 	bic.w	r3, r3, #3
 8000e80:	f043 0201 	orr.w	r2, r3, #1
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	655a      	str	r2, [r3, #84]	; 0x54
 8000e88:	e007      	b.n	8000e9a <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e8e:	f043 0210 	orr.w	r2, r3, #16
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000e9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3724      	adds	r7, #36	; 0x24
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd90      	pop	{r4, r7, pc}

08000ea4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a55      	ldr	r2, [pc, #340]	; (800100c <HAL_ADC_Start_DMA+0x168>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d004      	beq.n	8000ec4 <HAL_ADC_Start_DMA+0x20>
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a54      	ldr	r2, [pc, #336]	; (8001010 <HAL_ADC_Start_DMA+0x16c>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d101      	bne.n	8000ec8 <HAL_ADC_Start_DMA+0x24>
 8000ec4:	4b53      	ldr	r3, [pc, #332]	; (8001014 <HAL_ADC_Start_DMA+0x170>)
 8000ec6:	e000      	b.n	8000eca <HAL_ADC_Start_DMA+0x26>
 8000ec8:	4b53      	ldr	r3, [pc, #332]	; (8001018 <HAL_ADC_Start_DMA+0x174>)
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fd8c 	bl	80009e8 <LL_ADC_GetMultimode>
 8000ed0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fe1e 	bl	8000b18 <LL_ADC_REG_IsConversionOngoing>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f040 808c 	bne.w	8000ffc <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <HAL_ADC_Start_DMA+0x4e>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e087      	b.n	8001002 <HAL_ADC_Start_DMA+0x15e>
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d005      	beq.n	8000f0c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	2b05      	cmp	r3, #5
 8000f04:	d002      	beq.n	8000f0c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	2b09      	cmp	r3, #9
 8000f0a:	d170      	bne.n	8000fee <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f000 fbfb 	bl	8001708 <ADC_Enable>
 8000f12:	4603      	mov	r3, r0
 8000f14:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000f16:	7dfb      	ldrb	r3, [r7, #23]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d163      	bne.n	8000fe4 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000f20:	4b3e      	ldr	r3, [pc, #248]	; (800101c <HAL_ADC_Start_DMA+0x178>)
 8000f22:	4013      	ands	r3, r2
 8000f24:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a37      	ldr	r2, [pc, #220]	; (8001010 <HAL_ADC_Start_DMA+0x16c>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d002      	beq.n	8000f3c <HAL_ADC_Start_DMA+0x98>
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	e000      	b.n	8000f3e <HAL_ADC_Start_DMA+0x9a>
 8000f3c:	4b33      	ldr	r3, [pc, #204]	; (800100c <HAL_ADC_Start_DMA+0x168>)
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	6812      	ldr	r2, [r2, #0]
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d002      	beq.n	8000f4c <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d105      	bne.n	8000f58 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f50:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d006      	beq.n	8000f72 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f68:	f023 0206 	bic.w	r2, r3, #6
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	659a      	str	r2, [r3, #88]	; 0x58
 8000f70:	e002      	b.n	8000f78 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2200      	movs	r2, #0
 8000f76:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f7c:	4a28      	ldr	r2, [pc, #160]	; (8001020 <HAL_ADC_Start_DMA+0x17c>)
 8000f7e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f84:	4a27      	ldr	r2, [pc, #156]	; (8001024 <HAL_ADC_Start_DMA+0x180>)
 8000f86:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f8c:	4a26      	ldr	r2, [pc, #152]	; (8001028 <HAL_ADC_Start_DMA+0x184>)
 8000f8e:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	221c      	movs	r2, #28
 8000f96:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	6812      	ldr	r2, [r2, #0]
 8000fa8:	6852      	ldr	r2, [r2, #4]
 8000faa:	f042 0210 	orr.w	r2, r2, #16
 8000fae:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4610      	mov	r0, r2
 8000fbc:	f7ff fcb1 	bl	8000922 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	3340      	adds	r3, #64	; 0x40
 8000fca:	4619      	mov	r1, r3
 8000fcc:	68ba      	ldr	r2, [r7, #8]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f001 fd56 	bl	8002a80 <HAL_DMA_Start_IT>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fd87 	bl	8000af0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8000fe2:	e00d      	b.n	8001000 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8000fec:	e008      	b.n	8001000 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8000ffa:	e001      	b.n	8001000 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001000:	7dfb      	ldrb	r3, [r7, #23]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3718      	adds	r7, #24
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40022000 	.word	0x40022000
 8001010:	40022100 	.word	0x40022100
 8001014:	40022300 	.word	0x40022300
 8001018:	58026300 	.word	0x58026300
 800101c:	fffff0fe 	.word	0xfffff0fe
 8001020:	0800181d 	.word	0x0800181d
 8001024:	080018f5 	.word	0x080018f5
 8001028:	08001911 	.word	0x08001911

0800102c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b0a1      	sub	sp, #132	; 0x84
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001072:	2300      	movs	r3, #0
 8001074:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	4a9d      	ldr	r2, [pc, #628]	; (80012f8 <HAL_ADC_ConfigChannel+0x290>)
 8001082:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800108a:	2b01      	cmp	r3, #1
 800108c:	d101      	bne.n	8001092 <HAL_ADC_ConfigChannel+0x2a>
 800108e:	2302      	movs	r3, #2
 8001090:	e321      	b.n	80016d6 <HAL_ADC_ConfigChannel+0x66e>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2201      	movs	r2, #1
 8001096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fd3a 	bl	8000b18 <LL_ADC_REG_IsConversionOngoing>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f040 8306 	bne.w	80016b8 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d108      	bne.n	80010ca <HAL_ADC_ConfigChannel+0x62>
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	0e9b      	lsrs	r3, r3, #26
 80010be:	f003 031f 	and.w	r3, r3, #31
 80010c2:	2201      	movs	r2, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	e016      	b.n	80010f8 <HAL_ADC_ConfigChannel+0x90>
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010d2:	fa93 f3a3 	rbit	r3, r3
 80010d6:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010da:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80010dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 80010e2:	2320      	movs	r3, #32
 80010e4:	e003      	b.n	80010ee <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 80010e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80010e8:	fab3 f383 	clz	r3, r3
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	f003 031f 	and.w	r3, r3, #31
 80010f2:	2201      	movs	r2, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	6812      	ldr	r2, [r2, #0]
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	6809      	ldr	r1, [r1, #0]
 8001100:	69c9      	ldr	r1, [r1, #28]
 8001102:	430b      	orrs	r3, r1
 8001104:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6818      	ldr	r0, [r3, #0]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	6859      	ldr	r1, [r3, #4]
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	f7ff fbd9 	bl	80008ca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fcfb 	bl	8000b18 <LL_ADC_REG_IsConversionOngoing>
 8001122:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fd08 	bl	8000b3e <LL_ADC_INJ_IsConversionOngoing>
 800112e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001130:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001132:	2b00      	cmp	r3, #0
 8001134:	f040 80b3 	bne.w	800129e <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001138:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800113a:	2b00      	cmp	r3, #0
 800113c:	f040 80af 	bne.w	800129e <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6818      	ldr	r0, [r3, #0]
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	6819      	ldr	r1, [r3, #0]
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	461a      	mov	r2, r3
 800114e:	f7ff fbfb 	bl	8000948 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001152:	4b6a      	ldr	r3, [pc, #424]	; (80012fc <HAL_ADC_ConfigChannel+0x294>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800115a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800115e:	d10b      	bne.n	8001178 <HAL_ADC_ConfigChannel+0x110>
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	695a      	ldr	r2, [r3, #20]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	089b      	lsrs	r3, r3, #2
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	e01d      	b.n	80011b4 <HAL_ADC_ConfigChannel+0x14c>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	f003 0310 	and.w	r3, r3, #16
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10b      	bne.n	800119e <HAL_ADC_ConfigChannel+0x136>
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	695a      	ldr	r2, [r3, #20]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	089b      	lsrs	r3, r3, #2
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	e00a      	b.n	80011b4 <HAL_ADC_ConfigChannel+0x14c>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	695a      	ldr	r2, [r3, #20]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	089b      	lsrs	r3, r3, #2
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	691b      	ldr	r3, [r3, #16]
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	d027      	beq.n	800120e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6818      	ldr	r0, [r3, #0]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	6919      	ldr	r1, [r3, #16]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80011cc:	f7ff fb16 	bl	80007fc <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	6919      	ldr	r1, [r3, #16]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	7e5b      	ldrb	r3, [r3, #25]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d102      	bne.n	80011e6 <HAL_ADC_ConfigChannel+0x17e>
 80011e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80011e4:	e000      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x180>
 80011e6:	2300      	movs	r3, #0
 80011e8:	461a      	mov	r2, r3
 80011ea:	f7ff fb40 	bl	800086e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6818      	ldr	r0, [r3, #0]
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	6919      	ldr	r1, [r3, #16]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	7e1b      	ldrb	r3, [r3, #24]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d102      	bne.n	8001204 <HAL_ADC_ConfigChannel+0x19c>
 80011fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001202:	e000      	b.n	8001206 <HAL_ADC_ConfigChannel+0x19e>
 8001204:	2300      	movs	r3, #0
 8001206:	461a      	mov	r2, r3
 8001208:	f7ff fb18 	bl	800083c <LL_ADC_SetDataRightShift>
 800120c:	e047      	b.n	800129e <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001214:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	069b      	lsls	r3, r3, #26
 800121e:	429a      	cmp	r2, r3
 8001220:	d107      	bne.n	8001232 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	6812      	ldr	r2, [r2, #0]
 800122a:	6e12      	ldr	r2, [r2, #96]	; 0x60
 800122c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001230:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001238:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	069b      	lsls	r3, r3, #26
 8001242:	429a      	cmp	r2, r3
 8001244:	d107      	bne.n	8001256 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	6812      	ldr	r2, [r2, #0]
 800124e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8001250:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001254:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800125c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	069b      	lsls	r3, r3, #26
 8001266:	429a      	cmp	r2, r3
 8001268:	d107      	bne.n	800127a <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001274:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001278:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001280:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	069b      	lsls	r3, r3, #26
 800128a:	429a      	cmp	r2, r3
 800128c:	d107      	bne.n	800129e <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	6812      	ldr	r2, [r2, #0]
 8001296:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8001298:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800129c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fc10 	bl	8000ac8 <LL_ADC_IsEnabled>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f040 820d 	bne.w	80016ca <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6818      	ldr	r0, [r3, #0]
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	6819      	ldr	r1, [r3, #0]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	461a      	mov	r2, r3
 80012be:	f7ff fb6f 	bl	80009a0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	4a0c      	ldr	r2, [pc, #48]	; (80012f8 <HAL_ADC_ConfigChannel+0x290>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	f040 8133 	bne.w	8001534 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d110      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x298>
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	0e9b      	lsrs	r3, r3, #26
 80012e4:	3301      	adds	r3, #1
 80012e6:	f003 031f 	and.w	r3, r3, #31
 80012ea:	2b09      	cmp	r3, #9
 80012ec:	bf94      	ite	ls
 80012ee:	2301      	movls	r3, #1
 80012f0:	2300      	movhi	r3, #0
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	e01e      	b.n	8001334 <HAL_ADC_ConfigChannel+0x2cc>
 80012f6:	bf00      	nop
 80012f8:	47ff0000 	.word	0x47ff0000
 80012fc:	5c001000 	.word	0x5c001000
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001306:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001308:	fa93 f3a3 	rbit	r3, r3
 800130c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800130e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001310:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8001312:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8001318:	2320      	movs	r3, #32
 800131a:	e003      	b.n	8001324 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800131c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800131e:	fab3 f383 	clz	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	3301      	adds	r3, #1
 8001326:	f003 031f 	and.w	r3, r3, #31
 800132a:	2b09      	cmp	r3, #9
 800132c:	bf94      	ite	ls
 800132e:	2301      	movls	r3, #1
 8001330:	2300      	movhi	r3, #0
 8001332:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001334:	2b00      	cmp	r3, #0
 8001336:	d079      	beq.n	800142c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001340:	2b00      	cmp	r3, #0
 8001342:	d107      	bne.n	8001354 <HAL_ADC_ConfigChannel+0x2ec>
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	0e9b      	lsrs	r3, r3, #26
 800134a:	3301      	adds	r3, #1
 800134c:	069b      	lsls	r3, r3, #26
 800134e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001352:	e015      	b.n	8001380 <HAL_ADC_ConfigChannel+0x318>
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800135c:	fa93 f3a3 	rbit	r3, r3
 8001360:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8001362:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001364:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8001366:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 800136c:	2320      	movs	r3, #32
 800136e:	e003      	b.n	8001378 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8001370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001372:	fab3 f383 	clz	r3, r3
 8001376:	b2db      	uxtb	r3, r3
 8001378:	3301      	adds	r3, #1
 800137a:	069b      	lsls	r3, r3, #26
 800137c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001388:	2b00      	cmp	r3, #0
 800138a:	d109      	bne.n	80013a0 <HAL_ADC_ConfigChannel+0x338>
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	0e9b      	lsrs	r3, r3, #26
 8001392:	3301      	adds	r3, #1
 8001394:	f003 031f 	and.w	r3, r3, #31
 8001398:	2101      	movs	r1, #1
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	e017      	b.n	80013d0 <HAL_ADC_ConfigChannel+0x368>
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013a8:	fa93 f3a3 	rbit	r3, r3
 80013ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80013ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013b0:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80013b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80013b8:	2320      	movs	r3, #32
 80013ba:	e003      	b.n	80013c4 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80013bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013be:	fab3 f383 	clz	r3, r3
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	3301      	adds	r3, #1
 80013c6:	f003 031f 	and.w	r3, r3, #31
 80013ca:	2101      	movs	r1, #1
 80013cc:	fa01 f303 	lsl.w	r3, r1, r3
 80013d0:	ea42 0103 	orr.w	r1, r2, r3
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d10a      	bne.n	80013f6 <HAL_ADC_ConfigChannel+0x38e>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	0e9b      	lsrs	r3, r3, #26
 80013e6:	3301      	adds	r3, #1
 80013e8:	f003 021f 	and.w	r2, r3, #31
 80013ec:	4613      	mov	r3, r2
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	4413      	add	r3, r2
 80013f2:	051b      	lsls	r3, r3, #20
 80013f4:	e018      	b.n	8001428 <HAL_ADC_ConfigChannel+0x3c0>
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013fe:	fa93 f3a3 	rbit	r3, r3
 8001402:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8001404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001406:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8001408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 800140e:	2320      	movs	r3, #32
 8001410:	e003      	b.n	800141a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8001412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001414:	fab3 f383 	clz	r3, r3
 8001418:	b2db      	uxtb	r3, r3
 800141a:	3301      	adds	r3, #1
 800141c:	f003 021f 	and.w	r2, r3, #31
 8001420:	4613      	mov	r3, r2
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4413      	add	r3, r2
 8001426:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001428:	430b      	orrs	r3, r1
 800142a:	e07e      	b.n	800152a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001434:	2b00      	cmp	r3, #0
 8001436:	d107      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x3e0>
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	0e9b      	lsrs	r3, r3, #26
 800143e:	3301      	adds	r3, #1
 8001440:	069b      	lsls	r3, r3, #26
 8001442:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001446:	e015      	b.n	8001474 <HAL_ADC_ConfigChannel+0x40c>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001450:	fa93 f3a3 	rbit	r3, r3
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001458:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800145a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800145c:	2b00      	cmp	r3, #0
 800145e:	d101      	bne.n	8001464 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001460:	2320      	movs	r3, #32
 8001462:	e003      	b.n	800146c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001466:	fab3 f383 	clz	r3, r3
 800146a:	b2db      	uxtb	r3, r3
 800146c:	3301      	adds	r3, #1
 800146e:	069b      	lsls	r3, r3, #26
 8001470:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800147c:	2b00      	cmp	r3, #0
 800147e:	d109      	bne.n	8001494 <HAL_ADC_ConfigChannel+0x42c>
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	0e9b      	lsrs	r3, r3, #26
 8001486:	3301      	adds	r3, #1
 8001488:	f003 031f 	and.w	r3, r3, #31
 800148c:	2101      	movs	r1, #1
 800148e:	fa01 f303 	lsl.w	r3, r1, r3
 8001492:	e017      	b.n	80014c4 <HAL_ADC_ConfigChannel+0x45c>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	fa93 f3a3 	rbit	r3, r3
 80014a0:	61bb      	str	r3, [r7, #24]
  return result;
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80014a6:	6a3b      	ldr	r3, [r7, #32]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d101      	bne.n	80014b0 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80014ac:	2320      	movs	r3, #32
 80014ae:	e003      	b.n	80014b8 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80014b0:	6a3b      	ldr	r3, [r7, #32]
 80014b2:	fab3 f383 	clz	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	3301      	adds	r3, #1
 80014ba:	f003 031f 	and.w	r3, r3, #31
 80014be:	2101      	movs	r1, #1
 80014c0:	fa01 f303 	lsl.w	r3, r1, r3
 80014c4:	ea42 0103 	orr.w	r1, r2, r3
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d10d      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x488>
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	0e9b      	lsrs	r3, r3, #26
 80014da:	3301      	adds	r3, #1
 80014dc:	f003 021f 	and.w	r2, r3, #31
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	3b1e      	subs	r3, #30
 80014e8:	051b      	lsls	r3, r3, #20
 80014ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014ee:	e01b      	b.n	8001528 <HAL_ADC_ConfigChannel+0x4c0>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	fa93 f3a3 	rbit	r3, r3
 80014fc:	60fb      	str	r3, [r7, #12]
  return result;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8001508:	2320      	movs	r3, #32
 800150a:	e003      	b.n	8001514 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	fab3 f383 	clz	r3, r3
 8001512:	b2db      	uxtb	r3, r3
 8001514:	3301      	adds	r3, #1
 8001516:	f003 021f 	and.w	r2, r3, #31
 800151a:	4613      	mov	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4413      	add	r3, r2
 8001520:	3b1e      	subs	r3, #30
 8001522:	051b      	lsls	r3, r3, #20
 8001524:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001528:	430b      	orrs	r3, r1
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	6892      	ldr	r2, [r2, #8]
 800152e:	4619      	mov	r1, r3
 8001530:	f7ff fa0a 	bl	8000948 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	f280 80c6 	bge.w	80016ca <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a67      	ldr	r2, [pc, #412]	; (80016e0 <HAL_ADC_ConfigChannel+0x678>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d004      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x4ea>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a65      	ldr	r2, [pc, #404]	; (80016e4 <HAL_ADC_ConfigChannel+0x67c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d101      	bne.n	8001556 <HAL_ADC_ConfigChannel+0x4ee>
 8001552:	4b65      	ldr	r3, [pc, #404]	; (80016e8 <HAL_ADC_ConfigChannel+0x680>)
 8001554:	e000      	b.n	8001558 <HAL_ADC_ConfigChannel+0x4f0>
 8001556:	4b65      	ldr	r3, [pc, #404]	; (80016ec <HAL_ADC_ConfigChannel+0x684>)
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff f941 	bl	80007e0 <LL_ADC_GetCommonPathInternalCh>
 800155e:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a5e      	ldr	r2, [pc, #376]	; (80016e0 <HAL_ADC_ConfigChannel+0x678>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d004      	beq.n	8001574 <HAL_ADC_ConfigChannel+0x50c>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a5d      	ldr	r2, [pc, #372]	; (80016e4 <HAL_ADC_ConfigChannel+0x67c>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d10e      	bne.n	8001592 <HAL_ADC_ConfigChannel+0x52a>
 8001574:	485a      	ldr	r0, [pc, #360]	; (80016e0 <HAL_ADC_ConfigChannel+0x678>)
 8001576:	f7ff faa7 	bl	8000ac8 <LL_ADC_IsEnabled>
 800157a:	4604      	mov	r4, r0
 800157c:	4859      	ldr	r0, [pc, #356]	; (80016e4 <HAL_ADC_ConfigChannel+0x67c>)
 800157e:	f7ff faa3 	bl	8000ac8 <LL_ADC_IsEnabled>
 8001582:	4603      	mov	r3, r0
 8001584:	4323      	orrs	r3, r4
 8001586:	2b00      	cmp	r3, #0
 8001588:	bf0c      	ite	eq
 800158a:	2301      	moveq	r3, #1
 800158c:	2300      	movne	r3, #0
 800158e:	b2db      	uxtb	r3, r3
 8001590:	e008      	b.n	80015a4 <HAL_ADC_ConfigChannel+0x53c>
 8001592:	4857      	ldr	r0, [pc, #348]	; (80016f0 <HAL_ADC_ConfigChannel+0x688>)
 8001594:	f7ff fa98 	bl	8000ac8 <LL_ADC_IsEnabled>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	bf0c      	ite	eq
 800159e:	2301      	moveq	r3, #1
 80015a0:	2300      	movne	r3, #0
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d07d      	beq.n	80016a4 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a51      	ldr	r2, [pc, #324]	; (80016f4 <HAL_ADC_ConfigChannel+0x68c>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d130      	bne.n	8001614 <HAL_ADC_ConfigChannel+0x5ac>
 80015b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d12b      	bne.n	8001614 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a4b      	ldr	r2, [pc, #300]	; (80016f0 <HAL_ADC_ConfigChannel+0x688>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	f040 8081 	bne.w	80016ca <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a44      	ldr	r2, [pc, #272]	; (80016e0 <HAL_ADC_ConfigChannel+0x678>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d004      	beq.n	80015dc <HAL_ADC_ConfigChannel+0x574>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a43      	ldr	r2, [pc, #268]	; (80016e4 <HAL_ADC_ConfigChannel+0x67c>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_ConfigChannel+0x578>
 80015dc:	4a42      	ldr	r2, [pc, #264]	; (80016e8 <HAL_ADC_ConfigChannel+0x680>)
 80015de:	e000      	b.n	80015e2 <HAL_ADC_ConfigChannel+0x57a>
 80015e0:	4a42      	ldr	r2, [pc, #264]	; (80016ec <HAL_ADC_ConfigChannel+0x684>)
 80015e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80015e8:	4619      	mov	r1, r3
 80015ea:	4610      	mov	r0, r2
 80015ec:	f7ff f8e5 	bl	80007ba <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015f0:	4b41      	ldr	r3, [pc, #260]	; (80016f8 <HAL_ADC_ConfigChannel+0x690>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	099b      	lsrs	r3, r3, #6
 80015f6:	4a41      	ldr	r2, [pc, #260]	; (80016fc <HAL_ADC_ConfigChannel+0x694>)
 80015f8:	fba2 2303 	umull	r2, r3, r2, r3
 80015fc:	099b      	lsrs	r3, r3, #6
 80015fe:	3301      	adds	r3, #1
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8001604:	e002      	b.n	800160c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	3b01      	subs	r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f9      	bne.n	8001606 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001612:	e05a      	b.n	80016ca <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a39      	ldr	r2, [pc, #228]	; (8001700 <HAL_ADC_ConfigChannel+0x698>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d11e      	bne.n	800165c <HAL_ADC_ConfigChannel+0x5f4>
 800161e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001624:	2b00      	cmp	r3, #0
 8001626:	d119      	bne.n	800165c <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a30      	ldr	r2, [pc, #192]	; (80016f0 <HAL_ADC_ConfigChannel+0x688>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d14b      	bne.n	80016ca <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a2a      	ldr	r2, [pc, #168]	; (80016e0 <HAL_ADC_ConfigChannel+0x678>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d004      	beq.n	8001646 <HAL_ADC_ConfigChannel+0x5de>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a28      	ldr	r2, [pc, #160]	; (80016e4 <HAL_ADC_ConfigChannel+0x67c>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d101      	bne.n	800164a <HAL_ADC_ConfigChannel+0x5e2>
 8001646:	4a28      	ldr	r2, [pc, #160]	; (80016e8 <HAL_ADC_ConfigChannel+0x680>)
 8001648:	e000      	b.n	800164c <HAL_ADC_ConfigChannel+0x5e4>
 800164a:	4a28      	ldr	r2, [pc, #160]	; (80016ec <HAL_ADC_ConfigChannel+0x684>)
 800164c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800164e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001652:	4619      	mov	r1, r3
 8001654:	4610      	mov	r0, r2
 8001656:	f7ff f8b0 	bl	80007ba <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800165a:	e036      	b.n	80016ca <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a28      	ldr	r2, [pc, #160]	; (8001704 <HAL_ADC_ConfigChannel+0x69c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d131      	bne.n	80016ca <HAL_ADC_ConfigChannel+0x662>
 8001666:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d12c      	bne.n	80016ca <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a1e      	ldr	r2, [pc, #120]	; (80016f0 <HAL_ADC_ConfigChannel+0x688>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d127      	bne.n	80016ca <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a18      	ldr	r2, [pc, #96]	; (80016e0 <HAL_ADC_ConfigChannel+0x678>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d004      	beq.n	800168e <HAL_ADC_ConfigChannel+0x626>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a16      	ldr	r2, [pc, #88]	; (80016e4 <HAL_ADC_ConfigChannel+0x67c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d101      	bne.n	8001692 <HAL_ADC_ConfigChannel+0x62a>
 800168e:	4a16      	ldr	r2, [pc, #88]	; (80016e8 <HAL_ADC_ConfigChannel+0x680>)
 8001690:	e000      	b.n	8001694 <HAL_ADC_ConfigChannel+0x62c>
 8001692:	4a16      	ldr	r2, [pc, #88]	; (80016ec <HAL_ADC_ConfigChannel+0x684>)
 8001694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001696:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800169a:	4619      	mov	r1, r3
 800169c:	4610      	mov	r0, r2
 800169e:	f7ff f88c 	bl	80007ba <LL_ADC_SetCommonPathInternalCh>
 80016a2:	e012      	b.n	80016ca <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a8:	f043 0220 	orr.w	r2, r3, #32
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80016b6:	e008      	b.n	80016ca <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016bc:	f043 0220 	orr.w	r2, r3, #32
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80016d2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3784      	adds	r7, #132	; 0x84
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd90      	pop	{r4, r7, pc}
 80016de:	bf00      	nop
 80016e0:	40022000 	.word	0x40022000
 80016e4:	40022100 	.word	0x40022100
 80016e8:	40022300 	.word	0x40022300
 80016ec:	58026300 	.word	0x58026300
 80016f0:	58026000 	.word	0x58026000
 80016f4:	cb840000 	.word	0xcb840000
 80016f8:	2400000c 	.word	0x2400000c
 80016fc:	053e2d63 	.word	0x053e2d63
 8001700:	c7520000 	.word	0xc7520000
 8001704:	cfb80000 	.word	0xcfb80000

08001708 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff f9d7 	bl	8000ac8 <LL_ADC_IsEnabled>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d16e      	bne.n	80017fe <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	4b38      	ldr	r3, [pc, #224]	; (8001808 <ADC_Enable+0x100>)
 8001728:	4013      	ands	r3, r2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00d      	beq.n	800174a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001732:	f043 0210 	orr.w	r2, r3, #16
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800173e:	f043 0201 	orr.w	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e05a      	b.n	8001800 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff f9a6 	bl	8000aa0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001754:	f7fe ffce 	bl	80006f4 <HAL_GetTick>
 8001758:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a2b      	ldr	r2, [pc, #172]	; (800180c <ADC_Enable+0x104>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d004      	beq.n	800176e <ADC_Enable+0x66>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a29      	ldr	r2, [pc, #164]	; (8001810 <ADC_Enable+0x108>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d101      	bne.n	8001772 <ADC_Enable+0x6a>
 800176e:	4b29      	ldr	r3, [pc, #164]	; (8001814 <ADC_Enable+0x10c>)
 8001770:	e000      	b.n	8001774 <ADC_Enable+0x6c>
 8001772:	4b29      	ldr	r3, [pc, #164]	; (8001818 <ADC_Enable+0x110>)
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff f937 	bl	80009e8 <LL_ADC_GetMultimode>
 800177a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a23      	ldr	r2, [pc, #140]	; (8001810 <ADC_Enable+0x108>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d002      	beq.n	800178c <ADC_Enable+0x84>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	e000      	b.n	800178e <ADC_Enable+0x86>
 800178c:	4b1f      	ldr	r3, [pc, #124]	; (800180c <ADC_Enable+0x104>)
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	4293      	cmp	r3, r2
 8001794:	d02c      	beq.n	80017f0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d130      	bne.n	80017fe <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800179c:	e028      	b.n	80017f0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff f990 	bl	8000ac8 <LL_ADC_IsEnabled>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d104      	bne.n	80017b8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff f974 	bl	8000aa0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017b8:	f7fe ff9c 	bl	80006f4 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d914      	bls.n	80017f0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d00d      	beq.n	80017f0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017d8:	f043 0210 	orr.w	r2, r3, #16
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	f043 0201 	orr.w	r2, r3, #1
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e007      	b.n	8001800 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d1cf      	bne.n	800179e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	8000003f 	.word	0x8000003f
 800180c:	40022000 	.word	0x40022000
 8001810:	40022100 	.word	0x40022100
 8001814:	40022300 	.word	0x40022300
 8001818:	58026300 	.word	0x58026300

0800181c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001828:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800182e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001832:	2b00      	cmp	r3, #0
 8001834:	d14b      	bne.n	80018ce <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0308 	and.w	r3, r3, #8
 800184c:	2b00      	cmp	r3, #0
 800184e:	d021      	beq.n	8001894 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff f825 	bl	80008a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d032      	beq.n	80018c6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d12b      	bne.n	80018c6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001872:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800187e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d11f      	bne.n	80018c6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800188a:	f043 0201 	orr.w	r2, r3, #1
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	655a      	str	r2, [r3, #84]	; 0x54
 8001892:	e018      	b.n	80018c6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	f003 0303 	and.w	r3, r3, #3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d111      	bne.n	80018c6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d105      	bne.n	80018c6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018be:	f043 0201 	orr.w	r2, r3, #1
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f7ff fbb0 	bl	800102c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80018cc:	e00e      	b.n	80018ec <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f7ff fbba 	bl	8001054 <HAL_ADC_ErrorCallback>
}
 80018e0:	e004      	b.n	80018ec <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	4798      	blx	r3
}
 80018ec:	bf00      	nop
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001900:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f7ff fb9c 	bl	8001040 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001908:	bf00      	nop
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800191c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001922:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192e:	f043 0204 	orr.w	r2, r3, #4
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f7ff fb8c 	bl	8001054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a70      	ldr	r2, [pc, #448]	; (8001b14 <ADC_ConfigureBoostMode+0x1d0>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d004      	beq.n	8001960 <ADC_ConfigureBoostMode+0x1c>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a6f      	ldr	r2, [pc, #444]	; (8001b18 <ADC_ConfigureBoostMode+0x1d4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d109      	bne.n	8001974 <ADC_ConfigureBoostMode+0x30>
 8001960:	4b6e      	ldr	r3, [pc, #440]	; (8001b1c <ADC_ConfigureBoostMode+0x1d8>)
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001968:	2b00      	cmp	r3, #0
 800196a:	bf14      	ite	ne
 800196c:	2301      	movne	r3, #1
 800196e:	2300      	moveq	r3, #0
 8001970:	b2db      	uxtb	r3, r3
 8001972:	e008      	b.n	8001986 <ADC_ConfigureBoostMode+0x42>
 8001974:	4b6a      	ldr	r3, [pc, #424]	; (8001b20 <ADC_ConfigureBoostMode+0x1dc>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800197c:	2b00      	cmp	r3, #0
 800197e:	bf14      	ite	ne
 8001980:	2301      	movne	r3, #1
 8001982:	2300      	moveq	r3, #0
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b00      	cmp	r3, #0
 8001988:	d01a      	beq.n	80019c0 <ADC_ConfigureBoostMode+0x7c>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800198a:	f004 fcad 	bl	80062e8 <HAL_RCC_GetHCLKFreq>
 800198e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001998:	d006      	beq.n	80019a8 <ADC_ConfigureBoostMode+0x64>
 800199a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800199e:	d00b      	beq.n	80019b8 <ADC_ConfigureBoostMode+0x74>
 80019a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a4:	d000      	beq.n	80019a8 <ADC_ConfigureBoostMode+0x64>
        break;
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
        break;
      default:
        break;
 80019a6:	e05d      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	0c1b      	lsrs	r3, r3, #16
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b4:	60fb      	str	r3, [r7, #12]
        break;
 80019b6:	e055      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= 4UL;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	60fb      	str	r3, [r7, #12]
        break;
 80019be:	e051      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80019c0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80019c4:	f005 fbea 	bl	800719c <HAL_RCCEx_GetPeriphCLKFreq>
 80019c8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80019d2:	d02a      	beq.n	8001a2a <ADC_ConfigureBoostMode+0xe6>
 80019d4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80019d8:	d813      	bhi.n	8001a02 <ADC_ConfigureBoostMode+0xbe>
 80019da:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80019de:	d024      	beq.n	8001a2a <ADC_ConfigureBoostMode+0xe6>
 80019e0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80019e4:	d806      	bhi.n	80019f4 <ADC_ConfigureBoostMode+0xb0>
 80019e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80019ea:	d01e      	beq.n	8001a2a <ADC_ConfigureBoostMode+0xe6>
 80019ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80019f0:	d01b      	beq.n	8001a2a <ADC_ConfigureBoostMode+0xe6>
        break;
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
        break;
      default:
        break;
 80019f2:	e037      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
    switch (hadc->Init.ClockPrescaler)
 80019f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019f8:	d017      	beq.n	8001a2a <ADC_ConfigureBoostMode+0xe6>
 80019fa:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80019fe:	d014      	beq.n	8001a2a <ADC_ConfigureBoostMode+0xe6>
        break;
 8001a00:	e030      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
    switch (hadc->Init.ClockPrescaler)
 8001a02:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8001a06:	d021      	beq.n	8001a4c <ADC_ConfigureBoostMode+0x108>
 8001a08:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8001a0c:	d806      	bhi.n	8001a1c <ADC_ConfigureBoostMode+0xd8>
 8001a0e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8001a12:	d013      	beq.n	8001a3c <ADC_ConfigureBoostMode+0xf8>
 8001a14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a18:	d014      	beq.n	8001a44 <ADC_ConfigureBoostMode+0x100>
        break;
 8001a1a:	e023      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
    switch (hadc->Init.ClockPrescaler)
 8001a1c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8001a20:	d018      	beq.n	8001a54 <ADC_ConfigureBoostMode+0x110>
 8001a22:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8001a26:	d019      	beq.n	8001a5c <ADC_ConfigureBoostMode+0x118>
        break;
 8001a28:	e01c      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	0c9b      	lsrs	r3, r3, #18
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a38:	60fb      	str	r3, [r7, #12]
        break;
 8001a3a:	e013      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= 16UL;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	091b      	lsrs	r3, r3, #4
 8001a40:	60fb      	str	r3, [r7, #12]
        break;
 8001a42:	e00f      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= 32UL;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	095b      	lsrs	r3, r3, #5
 8001a48:	60fb      	str	r3, [r7, #12]
        break;
 8001a4a:	e00b      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= 64UL;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	099b      	lsrs	r3, r3, #6
 8001a50:	60fb      	str	r3, [r7, #12]
        break;
 8001a52:	e007      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= 128UL;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	09db      	lsrs	r3, r3, #7
 8001a58:	60fb      	str	r3, [r7, #12]
        break;
 8001a5a:	e003      	b.n	8001a64 <ADC_ConfigureBoostMode+0x120>
        freq /= 256UL;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	0a1b      	lsrs	r3, r3, #8
 8001a60:	60fb      	str	r3, [r7, #12]
        break;
 8001a62:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8001a64:	f7fe fe74 	bl	8000750 <HAL_GetREVID>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	f241 0303 	movw	r3, #4099	; 0x1003
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d815      	bhi.n	8001a9e <ADC_ConfigureBoostMode+0x15a>
  {
    if (freq > 20000000UL)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4a2b      	ldr	r2, [pc, #172]	; (8001b24 <ADC_ConfigureBoostMode+0x1e0>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d908      	bls.n	8001a8c <ADC_ConfigureBoostMode+0x148>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	6892      	ldr	r2, [r2, #8]
 8001a84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a88:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8001a8a:	e03e      	b.n	8001b0a <ADC_ConfigureBoostMode+0x1c6>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	6892      	ldr	r2, [r2, #8]
 8001a96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a9a:	609a      	str	r2, [r3, #8]
}
 8001a9c:	e035      	b.n	8001b0a <ADC_ConfigureBoostMode+0x1c6>
    freq /= 2U; /* divider by 2 for Rev.V */
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4a20      	ldr	r2, [pc, #128]	; (8001b28 <ADC_ConfigureBoostMode+0x1e4>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d808      	bhi.n	8001abe <ADC_ConfigureBoostMode+0x17a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	6812      	ldr	r2, [r2, #0]
 8001ab4:	6892      	ldr	r2, [r2, #8]
 8001ab6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001aba:	609a      	str	r2, [r3, #8]
}
 8001abc:	e025      	b.n	8001b0a <ADC_ConfigureBoostMode+0x1c6>
    else if (freq <= 12500000UL)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	4a1a      	ldr	r2, [pc, #104]	; (8001b2c <ADC_ConfigureBoostMode+0x1e8>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d80a      	bhi.n	8001adc <ADC_ConfigureBoostMode+0x198>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	6892      	ldr	r2, [r2, #8]
 8001ad0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001ad4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ad8:	609a      	str	r2, [r3, #8]
}
 8001ada:	e016      	b.n	8001b0a <ADC_ConfigureBoostMode+0x1c6>
    else if (freq <= 25000000UL)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4a14      	ldr	r2, [pc, #80]	; (8001b30 <ADC_ConfigureBoostMode+0x1ec>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d80a      	bhi.n	8001afa <ADC_ConfigureBoostMode+0x1b6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	6892      	ldr	r2, [r2, #8]
 8001aee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001af6:	609a      	str	r2, [r3, #8]
}
 8001af8:	e007      	b.n	8001b0a <ADC_ConfigureBoostMode+0x1c6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6812      	ldr	r2, [r2, #0]
 8001b02:	6892      	ldr	r2, [r2, #8]
 8001b04:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001b08:	609a      	str	r2, [r3, #8]
}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40022000 	.word	0x40022000
 8001b18:	40022100 	.word	0x40022100
 8001b1c:	40022300 	.word	0x40022300
 8001b20:	58026300 	.word	0x58026300
 8001b24:	01312d00 	.word	0x01312d00
 8001b28:	005f5e10 	.word	0x005f5e10
 8001b2c:	00bebc20 	.word	0x00bebc20
 8001b30:	017d7840 	.word	0x017d7840

08001b34 <LL_ADC_IsEnabled>:
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d101      	bne.n	8001b4c <LL_ADC_IsEnabled+0x18>
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e000      	b.n	8001b4e <LL_ADC_IsEnabled+0x1a>
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr

08001b5a <LL_ADC_REG_IsConversionOngoing>:
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d101      	bne.n	8001b72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b09f      	sub	sp, #124	; 0x7c
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d101      	bne.n	8001b9e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	e0be      	b.n	8001d1c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a5c      	ldr	r2, [pc, #368]	; (8001d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d102      	bne.n	8001bbe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001bb8:	4b5b      	ldr	r3, [pc, #364]	; (8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	e001      	b.n	8001bc2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10b      	bne.n	8001be0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bcc:	f043 0220 	orr.w	r2, r3, #32
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e09d      	b.n	8001d1c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ffb9 	bl	8001b5a <LL_ADC_REG_IsConversionOngoing>
 8001be8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff ffb3 	bl	8001b5a <LL_ADC_REG_IsConversionOngoing>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d17f      	bne.n	8001cfa <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8001bfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d17c      	bne.n	8001cfa <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a47      	ldr	r2, [pc, #284]	; (8001d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d004      	beq.n	8001c14 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a46      	ldr	r2, [pc, #280]	; (8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d101      	bne.n	8001c18 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8001c14:	4b45      	ldr	r3, [pc, #276]	; (8001d2c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8001c16:	e000      	b.n	8001c1a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8001c18:	4b45      	ldr	r3, [pc, #276]	; (8001d30 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8001c1a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d039      	beq.n	8001c98 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8001c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	431a      	orrs	r2, r3
 8001c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c34:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a3a      	ldr	r2, [pc, #232]	; (8001d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d004      	beq.n	8001c4a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a38      	ldr	r2, [pc, #224]	; (8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10e      	bne.n	8001c68 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8001c4a:	4836      	ldr	r0, [pc, #216]	; (8001d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001c4c:	f7ff ff72 	bl	8001b34 <LL_ADC_IsEnabled>
 8001c50:	4604      	mov	r4, r0
 8001c52:	4835      	ldr	r0, [pc, #212]	; (8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001c54:	f7ff ff6e 	bl	8001b34 <LL_ADC_IsEnabled>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	4323      	orrs	r3, r4
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	bf0c      	ite	eq
 8001c60:	2301      	moveq	r3, #1
 8001c62:	2300      	movne	r3, #0
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	e008      	b.n	8001c7a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8001c68:	4832      	ldr	r0, [pc, #200]	; (8001d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8001c6a:	f7ff ff63 	bl	8001b34 <LL_ADC_IsEnabled>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	bf0c      	ite	eq
 8001c74:	2301      	moveq	r3, #1
 8001c76:	2300      	movne	r3, #0
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d047      	beq.n	8001d0e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001c7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	4b2d      	ldr	r3, [pc, #180]	; (8001d38 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8001c84:	4013      	ands	r3, r2
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	6811      	ldr	r1, [r2, #0]
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	6892      	ldr	r2, [r2, #8]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	431a      	orrs	r2, r3
 8001c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c94:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c96:	e03a      	b.n	8001d0e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8001c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ca2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a1e      	ldr	r2, [pc, #120]	; (8001d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d004      	beq.n	8001cb8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a1d      	ldr	r2, [pc, #116]	; (8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d10e      	bne.n	8001cd6 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8001cb8:	481a      	ldr	r0, [pc, #104]	; (8001d24 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8001cba:	f7ff ff3b 	bl	8001b34 <LL_ADC_IsEnabled>
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	4819      	ldr	r0, [pc, #100]	; (8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8001cc2:	f7ff ff37 	bl	8001b34 <LL_ADC_IsEnabled>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	4323      	orrs	r3, r4
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	bf0c      	ite	eq
 8001cce:	2301      	moveq	r3, #1
 8001cd0:	2300      	movne	r3, #0
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	e008      	b.n	8001ce8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001cd6:	4817      	ldr	r0, [pc, #92]	; (8001d34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8001cd8:	f7ff ff2c 	bl	8001b34 <LL_ADC_IsEnabled>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	bf0c      	ite	eq
 8001ce2:	2301      	moveq	r3, #1
 8001ce4:	2300      	movne	r3, #0
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d010      	beq.n	8001d0e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001cf6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001cf8:	e009      	b.n	8001d0e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfe:	f043 0220 	orr.w	r2, r3, #32
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001d0c:	e000      	b.n	8001d10 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d0e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001d18:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	377c      	adds	r7, #124	; 0x7c
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd90      	pop	{r4, r7, pc}
 8001d24:	40022000 	.word	0x40022000
 8001d28:	40022100 	.word	0x40022100
 8001d2c:	40022300 	.word	0x40022300
 8001d30:	58026300 	.word	0x58026300
 8001d34:	58026000 	.word	0x58026000
 8001d38:	fffff0e0 	.word	0xfffff0e0

08001d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <__NVIC_SetPriorityGrouping+0x40>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <__NVIC_SetPriorityGrouping+0x44>)
 8001d66:	4313      	orrs	r3, r2
 8001d68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d6a:	4a04      	ldr	r2, [pc, #16]	; (8001d7c <__NVIC_SetPriorityGrouping+0x40>)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	60d3      	str	r3, [r2, #12]
}
 8001d70:	bf00      	nop
 8001d72:	3714      	adds	r7, #20
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	e000ed00 	.word	0xe000ed00
 8001d80:	05fa0000 	.word	0x05fa0000

08001d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <__NVIC_GetPriorityGrouping+0x18>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	0a1b      	lsrs	r3, r3, #8
 8001d8e:	f003 0307 	and.w	r3, r3, #7
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	db0b      	blt.n	8001dca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db2:	4909      	ldr	r1, [pc, #36]	; (8001dd8 <__NVIC_EnableIRQ+0x38>)
 8001db4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db8:	095b      	lsrs	r3, r3, #5
 8001dba:	88fa      	ldrh	r2, [r7, #6]
 8001dbc:	f002 021f 	and.w	r2, r2, #31
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000e100 	.word	0xe000e100

08001ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	6039      	str	r1, [r7, #0]
 8001de6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001de8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	db0a      	blt.n	8001e06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df0:	490d      	ldr	r1, [pc, #52]	; (8001e28 <__NVIC_SetPriority+0x4c>)
 8001df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	b2d2      	uxtb	r2, r2
 8001dfa:	0112      	lsls	r2, r2, #4
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	440b      	add	r3, r1
 8001e00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e04:	e00a      	b.n	8001e1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e06:	4909      	ldr	r1, [pc, #36]	; (8001e2c <__NVIC_SetPriority+0x50>)
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	3b04      	subs	r3, #4
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	b2d2      	uxtb	r2, r2
 8001e14:	0112      	lsls	r2, r2, #4
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	440b      	add	r3, r1
 8001e1a:	761a      	strb	r2, [r3, #24]
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	e000e100 	.word	0xe000e100
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b089      	sub	sp, #36	; 0x24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	f1c3 0307 	rsb	r3, r3, #7
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	bf28      	it	cs
 8001e4e:	2304      	movcs	r3, #4
 8001e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	3304      	adds	r3, #4
 8001e56:	2b06      	cmp	r3, #6
 8001e58:	d902      	bls.n	8001e60 <NVIC_EncodePriority+0x30>
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	3b03      	subs	r3, #3
 8001e5e:	e000      	b.n	8001e62 <NVIC_EncodePriority+0x32>
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e64:	2201      	movs	r2, #1
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	1e5a      	subs	r2, r3, #1
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	401a      	ands	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e76:	2101      	movs	r1, #1
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7e:	1e59      	subs	r1, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e84:	4313      	orrs	r3, r2
         );
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3724      	adds	r7, #36	; 0x24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
	...

08001e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ea4:	d301      	bcc.n	8001eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e00f      	b.n	8001eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <SysTick_Config+0x40>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eb2:	210f      	movs	r1, #15
 8001eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb8:	f7ff ff90 	bl	8001ddc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ebc:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <SysTick_Config+0x40>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ec2:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <SysTick_Config+0x40>)
 8001ec4:	2207      	movs	r2, #7
 8001ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	e000e010 	.word	0xe000e010

08001ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ff2b 	bl	8001d3c <__NVIC_SetPriorityGrouping>
}
 8001ee6:	bf00      	nop
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
 8001efa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001efc:	f7ff ff42 	bl	8001d84 <__NVIC_GetPriorityGrouping>
 8001f00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	68b9      	ldr	r1, [r7, #8]
 8001f06:	6978      	ldr	r0, [r7, #20]
 8001f08:	f7ff ff92 	bl	8001e30 <NVIC_EncodePriority>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f12:	4611      	mov	r1, r2
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff ff61 	bl	8001ddc <__NVIC_SetPriority>
}
 8001f1a:	bf00      	nop
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	4603      	mov	r3, r0
 8001f2a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f2c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff35 	bl	8001da0 <__NVIC_EnableIRQ>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7ff ffa4 	bl	8001e94 <SysTick_Config>
 8001f4c:	4603      	mov	r3, r0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d101      	bne.n	8001f68 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e014      	b.n	8001f92 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	791b      	ldrb	r3, [r3, #4]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d105      	bne.n	8001f7e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f008 fffb 	bl	800af74 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2202      	movs	r2, #2
 8001f82:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	795b      	ldrb	r3, [r3, #5]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d101      	bne.n	8001fb0 <HAL_DAC_Start+0x16>
 8001fac:	2302      	movs	r3, #2
 8001fae:	e041      	b.n	8002034 <HAL_DAC_Start+0x9a>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2202      	movs	r2, #2
 8001fba:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	6811      	ldr	r1, [r2, #0]
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	f002 0210 	and.w	r2, r2, #16
 8001fcc:	2001      	movs	r0, #1
 8001fce:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10f      	bne.n	8001ffc <HAL_DAC_Start+0x62>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d11d      	bne.n	8002026 <HAL_DAC_Start+0x8c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	6852      	ldr	r2, [r2, #4]
 8001ff4:	f042 0201 	orr.w	r2, r2, #1
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	e014      	b.n	8002026 <HAL_DAC_Start+0x8c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	f003 0310 	and.w	r3, r3, #16
 800200c:	2102      	movs	r1, #2
 800200e:	fa01 f303 	lsl.w	r3, r1, r3
 8002012:	429a      	cmp	r2, r3
 8002014:	d107      	bne.n	8002026 <HAL_DAC_Start+0x8c>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	6812      	ldr	r2, [r2, #0]
 800201e:	6852      	ldr	r2, [r2, #4]
 8002020:	f042 0202 	orr.w	r2, r2, #2
 8002024:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002052:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002056:	d120      	bne.n	800209a <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800205e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002062:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002066:	d118      	bne.n	800209a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2204      	movs	r2, #4
 800206c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	f043 0201 	orr.w	r2, r3, #1
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002082:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002092:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f852 	bl	800213e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020a8:	d120      	bne.n	80020ec <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020b8:	d118      	bne.n	80020ec <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2204      	movs	r2, #4
 80020be:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	f043 0202 	orr.w	r2, r3, #2
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80020d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6812      	ldr	r2, [r2, #0]
 80020de:	6812      	ldr	r2, [r2, #0]
 80020e0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80020e4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f000 f964 	bl	80023b4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b087      	sub	sp, #28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d105      	bne.n	800211e <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	3308      	adds	r3, #8
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e004      	b.n	8002128 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	3314      	adds	r3, #20
 8002126:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	461a      	mov	r2, r3
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	371c      	adds	r7, #28
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
	...

08002154 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	795b      	ldrb	r3, [r3, #5]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d101      	bne.n	800216c <HAL_DAC_ConfigChannel+0x18>
 8002168:	2302      	movs	r3, #2
 800216a:	e11d      	b.n	80023a8 <HAL_DAC_ConfigChannel+0x254>
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2201      	movs	r2, #1
 8002170:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2202      	movs	r2, #2
 8002176:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2b04      	cmp	r3, #4
 800217e:	d174      	bne.n	800226a <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002180:	f7fe fab8 	bl	80006f4 <HAL_GetTick>
 8002184:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d134      	bne.n	80021f6 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800218c:	e011      	b.n	80021b2 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800218e:	f7fe fab1 	bl	80006f4 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b01      	cmp	r3, #1
 800219a:	d90a      	bls.n	80021b2 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	f043 0208 	orr.w	r2, r3, #8
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2203      	movs	r2, #3
 80021ac:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e0fa      	b.n	80023a8 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021b8:	4b7d      	ldr	r3, [pc, #500]	; (80023b0 <HAL_DAC_ConfigChannel+0x25c>)
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1e6      	bne.n	800218e <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80021c0:	2001      	movs	r0, #1
 80021c2:	f7fe faa3 	bl	800070c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	6992      	ldr	r2, [r2, #24]
 80021ce:	641a      	str	r2, [r3, #64]	; 0x40
 80021d0:	e01e      	b.n	8002210 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80021d2:	f7fe fa8f 	bl	80006f4 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d90a      	bls.n	80021f6 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	f043 0208 	orr.w	r2, r3, #8
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2203      	movs	r2, #3
 80021f0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e0d8      	b.n	80023a8 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	dbe8      	blt.n	80021d2 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8002200:	2001      	movs	r0, #1
 8002202:	f7fe fa83 	bl	800070c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	6992      	ldr	r2, [r2, #24]
 800220e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	6c91      	ldr	r1, [r2, #72]	; 0x48
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	f002 0210 	and.w	r2, r2, #16
 8002220:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8002224:	fa00 f202 	lsl.w	r2, r0, r2
 8002228:	43d2      	mvns	r2, r2
 800222a:	4011      	ands	r1, r2
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	69d0      	ldr	r0, [r2, #28]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	f002 0210 	and.w	r2, r2, #16
 8002236:	fa00 f202 	lsl.w	r2, r0, r2
 800223a:	430a      	orrs	r2, r1
 800223c:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	6812      	ldr	r2, [r2, #0]
 8002246:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	f002 0210 	and.w	r2, r2, #16
 800224e:	20ff      	movs	r0, #255	; 0xff
 8002250:	fa00 f202 	lsl.w	r2, r0, r2
 8002254:	43d2      	mvns	r2, r2
 8002256:	4011      	ands	r1, r2
 8002258:	68ba      	ldr	r2, [r7, #8]
 800225a:	6a10      	ldr	r0, [r2, #32]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	f002 0210 	and.w	r2, r2, #16
 8002262:	fa00 f202 	lsl.w	r2, r0, r2
 8002266:	430a      	orrs	r2, r1
 8002268:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d11d      	bne.n	80022ae <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002278:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	221f      	movs	r2, #31
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43db      	mvns	r3, r3
 8002288:	697a      	ldr	r2, [r7, #20]
 800228a:	4013      	ands	r3, r2
 800228c:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f003 0310 	and.w	r3, r3, #16
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f003 0310 	and.w	r3, r3, #16
 80022bc:	2207      	movs	r2, #7
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	4013      	ands	r3, r2
 80022c8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d102      	bne.n	80022d8 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	e00f      	b.n	80022f8 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d102      	bne.n	80022e6 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80022e0:	2301      	movs	r3, #1
 80022e2:	61fb      	str	r3, [r7, #28]
 80022e4:	e008      	b.n	80022f8 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d102      	bne.n	80022f4 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80022ee:	2301      	movs	r3, #1
 80022f0:	61fb      	str	r3, [r7, #28]
 80022f2:	e001      	b.n	80022f8 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	431a      	orrs	r2, r3
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	4313      	orrs	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f003 0310 	and.w	r3, r3, #16
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	4313      	orrs	r3, r2
 8002318:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	6812      	ldr	r2, [r2, #0]
 800232a:	6811      	ldr	r1, [r2, #0]
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	f002 0210 	and.w	r2, r2, #16
 8002332:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002336:	fa00 f202 	lsl.w	r2, r0, r2
 800233a:	43d2      	mvns	r2, r2
 800233c:	400a      	ands	r2, r1
 800233e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f003 0310 	and.w	r3, r3, #16
 800234e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	4013      	ands	r3, r2
 800235c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f003 0310 	and.w	r3, r3, #16
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	4313      	orrs	r3, r2
 8002374:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	6812      	ldr	r2, [r2, #0]
 8002386:	6811      	ldr	r1, [r2, #0]
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	f002 0210 	and.w	r2, r2, #16
 800238e:	20c0      	movs	r0, #192	; 0xc0
 8002390:	fa00 f202 	lsl.w	r2, r0, r2
 8002394:	43d2      	mvns	r2, r2
 8002396:	400a      	ands	r2, r1
 8002398:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2201      	movs	r2, #1
 800239e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	20008000 	.word	0x20008000

080023b4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7fe f990 	bl	80006f4 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e316      	b.n	8002a0e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a66      	ldr	r2, [pc, #408]	; (8002580 <HAL_DMA_Init+0x1b8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d04a      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a65      	ldr	r2, [pc, #404]	; (8002584 <HAL_DMA_Init+0x1bc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d045      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a63      	ldr	r2, [pc, #396]	; (8002588 <HAL_DMA_Init+0x1c0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d040      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a62      	ldr	r2, [pc, #392]	; (800258c <HAL_DMA_Init+0x1c4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d03b      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a60      	ldr	r2, [pc, #384]	; (8002590 <HAL_DMA_Init+0x1c8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d036      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a5f      	ldr	r2, [pc, #380]	; (8002594 <HAL_DMA_Init+0x1cc>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d031      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a5d      	ldr	r2, [pc, #372]	; (8002598 <HAL_DMA_Init+0x1d0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d02c      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a5c      	ldr	r2, [pc, #368]	; (800259c <HAL_DMA_Init+0x1d4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d027      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a5a      	ldr	r2, [pc, #360]	; (80025a0 <HAL_DMA_Init+0x1d8>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d022      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a59      	ldr	r2, [pc, #356]	; (80025a4 <HAL_DMA_Init+0x1dc>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d01d      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a57      	ldr	r2, [pc, #348]	; (80025a8 <HAL_DMA_Init+0x1e0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d018      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a56      	ldr	r2, [pc, #344]	; (80025ac <HAL_DMA_Init+0x1e4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d013      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a54      	ldr	r2, [pc, #336]	; (80025b0 <HAL_DMA_Init+0x1e8>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d00e      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a53      	ldr	r2, [pc, #332]	; (80025b4 <HAL_DMA_Init+0x1ec>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d009      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a51      	ldr	r2, [pc, #324]	; (80025b8 <HAL_DMA_Init+0x1f0>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d004      	beq.n	8002480 <HAL_DMA_Init+0xb8>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a50      	ldr	r2, [pc, #320]	; (80025bc <HAL_DMA_Init+0x1f4>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d101      	bne.n	8002484 <HAL_DMA_Init+0xbc>
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_DMA_Init+0xbe>
 8002484:	2300      	movs	r3, #0
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 813b 	beq.w	8002702 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2202      	movs	r2, #2
 8002498:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a37      	ldr	r2, [pc, #220]	; (8002580 <HAL_DMA_Init+0x1b8>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d04a      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a36      	ldr	r2, [pc, #216]	; (8002584 <HAL_DMA_Init+0x1bc>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d045      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a34      	ldr	r2, [pc, #208]	; (8002588 <HAL_DMA_Init+0x1c0>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d040      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a33      	ldr	r2, [pc, #204]	; (800258c <HAL_DMA_Init+0x1c4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d03b      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a31      	ldr	r2, [pc, #196]	; (8002590 <HAL_DMA_Init+0x1c8>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d036      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a30      	ldr	r2, [pc, #192]	; (8002594 <HAL_DMA_Init+0x1cc>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d031      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a2e      	ldr	r2, [pc, #184]	; (8002598 <HAL_DMA_Init+0x1d0>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d02c      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a2d      	ldr	r2, [pc, #180]	; (800259c <HAL_DMA_Init+0x1d4>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d027      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a2b      	ldr	r2, [pc, #172]	; (80025a0 <HAL_DMA_Init+0x1d8>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d022      	beq.n	800253c <HAL_DMA_Init+0x174>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a2a      	ldr	r2, [pc, #168]	; (80025a4 <HAL_DMA_Init+0x1dc>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d01d      	beq.n	800253c <HAL_DMA_Init+0x174>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a28      	ldr	r2, [pc, #160]	; (80025a8 <HAL_DMA_Init+0x1e0>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d018      	beq.n	800253c <HAL_DMA_Init+0x174>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a27      	ldr	r2, [pc, #156]	; (80025ac <HAL_DMA_Init+0x1e4>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d013      	beq.n	800253c <HAL_DMA_Init+0x174>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a25      	ldr	r2, [pc, #148]	; (80025b0 <HAL_DMA_Init+0x1e8>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d00e      	beq.n	800253c <HAL_DMA_Init+0x174>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a24      	ldr	r2, [pc, #144]	; (80025b4 <HAL_DMA_Init+0x1ec>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d009      	beq.n	800253c <HAL_DMA_Init+0x174>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a22      	ldr	r2, [pc, #136]	; (80025b8 <HAL_DMA_Init+0x1f0>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d004      	beq.n	800253c <HAL_DMA_Init+0x174>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a21      	ldr	r2, [pc, #132]	; (80025bc <HAL_DMA_Init+0x1f4>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d108      	bne.n	800254e <HAL_DMA_Init+0x186>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6812      	ldr	r2, [r2, #0]
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	f022 0201 	bic.w	r2, r2, #1
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	e007      	b.n	800255e <HAL_DMA_Init+0x196>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6812      	ldr	r2, [r2, #0]
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	f022 0201 	bic.w	r2, r2, #1
 800255c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800255e:	e02f      	b.n	80025c0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002560:	f7fe f8c8 	bl	80006f4 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b05      	cmp	r3, #5
 800256c:	d928      	bls.n	80025c0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2220      	movs	r2, #32
 8002572:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2203      	movs	r2, #3
 8002578:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e246      	b.n	8002a0e <HAL_DMA_Init+0x646>
 8002580:	40020010 	.word	0x40020010
 8002584:	40020028 	.word	0x40020028
 8002588:	40020040 	.word	0x40020040
 800258c:	40020058 	.word	0x40020058
 8002590:	40020070 	.word	0x40020070
 8002594:	40020088 	.word	0x40020088
 8002598:	400200a0 	.word	0x400200a0
 800259c:	400200b8 	.word	0x400200b8
 80025a0:	40020410 	.word	0x40020410
 80025a4:	40020428 	.word	0x40020428
 80025a8:	40020440 	.word	0x40020440
 80025ac:	40020458 	.word	0x40020458
 80025b0:	40020470 	.word	0x40020470
 80025b4:	40020488 	.word	0x40020488
 80025b8:	400204a0 	.word	0x400204a0
 80025bc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1c8      	bne.n	8002560 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	4b83      	ldr	r3, [pc, #524]	; (80027e8 <HAL_DMA_Init+0x420>)
 80025da:	4013      	ands	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80025e6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025f2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025fe:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	4313      	orrs	r3, r2
 800260a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	2b04      	cmp	r3, #4
 8002612:	d107      	bne.n	8002624 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	4313      	orrs	r3, r2
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	4313      	orrs	r3, r2
 8002622:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002624:	4b71      	ldr	r3, [pc, #452]	; (80027ec <HAL_DMA_Init+0x424>)
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	4b71      	ldr	r3, [pc, #452]	; (80027f0 <HAL_DMA_Init+0x428>)
 800262a:	4013      	ands	r3, r2
 800262c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002630:	d328      	bcc.n	8002684 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b28      	cmp	r3, #40	; 0x28
 8002638:	d903      	bls.n	8002642 <HAL_DMA_Init+0x27a>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b2e      	cmp	r3, #46	; 0x2e
 8002640:	d917      	bls.n	8002672 <HAL_DMA_Init+0x2aa>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	2b3e      	cmp	r3, #62	; 0x3e
 8002648:	d903      	bls.n	8002652 <HAL_DMA_Init+0x28a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b42      	cmp	r3, #66	; 0x42
 8002650:	d90f      	bls.n	8002672 <HAL_DMA_Init+0x2aa>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b46      	cmp	r3, #70	; 0x46
 8002658:	d903      	bls.n	8002662 <HAL_DMA_Init+0x29a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b48      	cmp	r3, #72	; 0x48
 8002660:	d907      	bls.n	8002672 <HAL_DMA_Init+0x2aa>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	2b4e      	cmp	r3, #78	; 0x4e
 8002668:	d905      	bls.n	8002676 <HAL_DMA_Init+0x2ae>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b52      	cmp	r3, #82	; 0x52
 8002670:	d801      	bhi.n	8002676 <HAL_DMA_Init+0x2ae>
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <HAL_DMA_Init+0x2b0>
 8002676:	2300      	movs	r3, #0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002682:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f023 0307 	bic.w	r3, r3, #7
 800269a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d117      	bne.n	80026de <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00e      	beq.n	80026de <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f002 fb31 	bl	8004d28 <DMA_CheckFifoParam>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d008      	beq.n	80026de <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2240      	movs	r2, #64	; 0x40
 80026d0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e197      	b.n	8002a0e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f002 fa6c 	bl	8004bc4 <DMA_CalcBaseAndBitshift>
 80026ec:	4603      	mov	r3, r0
 80026ee:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f4:	f003 031f 	and.w	r3, r3, #31
 80026f8:	223f      	movs	r2, #63	; 0x3f
 80026fa:	409a      	lsls	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	e0cd      	b.n	800289e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a3b      	ldr	r2, [pc, #236]	; (80027f4 <HAL_DMA_Init+0x42c>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d022      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a39      	ldr	r2, [pc, #228]	; (80027f8 <HAL_DMA_Init+0x430>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d01d      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a38      	ldr	r2, [pc, #224]	; (80027fc <HAL_DMA_Init+0x434>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d018      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a36      	ldr	r2, [pc, #216]	; (8002800 <HAL_DMA_Init+0x438>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d013      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a35      	ldr	r2, [pc, #212]	; (8002804 <HAL_DMA_Init+0x43c>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d00e      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a33      	ldr	r2, [pc, #204]	; (8002808 <HAL_DMA_Init+0x440>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d009      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a32      	ldr	r2, [pc, #200]	; (800280c <HAL_DMA_Init+0x444>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d004      	beq.n	8002752 <HAL_DMA_Init+0x38a>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a30      	ldr	r2, [pc, #192]	; (8002810 <HAL_DMA_Init+0x448>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d101      	bne.n	8002756 <HAL_DMA_Init+0x38e>
 8002752:	2301      	movs	r3, #1
 8002754:	e000      	b.n	8002758 <HAL_DMA_Init+0x390>
 8002756:	2300      	movs	r3, #0
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 8097 	beq.w	800288c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a24      	ldr	r2, [pc, #144]	; (80027f4 <HAL_DMA_Init+0x42c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d021      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a22      	ldr	r2, [pc, #136]	; (80027f8 <HAL_DMA_Init+0x430>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d01c      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a21      	ldr	r2, [pc, #132]	; (80027fc <HAL_DMA_Init+0x434>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d017      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a1f      	ldr	r2, [pc, #124]	; (8002800 <HAL_DMA_Init+0x438>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d012      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a1e      	ldr	r2, [pc, #120]	; (8002804 <HAL_DMA_Init+0x43c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d00d      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <HAL_DMA_Init+0x440>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d008      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a1b      	ldr	r2, [pc, #108]	; (800280c <HAL_DMA_Init+0x444>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d003      	beq.n	80027ac <HAL_DMA_Init+0x3e4>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a19      	ldr	r2, [pc, #100]	; (8002810 <HAL_DMA_Init+0x448>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2202      	movs	r2, #2
 80027ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_DMA_Init+0x44c>)
 80027ca:	4013      	ands	r3, r2
 80027cc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2b40      	cmp	r3, #64	; 0x40
 80027d4:	d020      	beq.n	8002818 <HAL_DMA_Init+0x450>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b80      	cmp	r3, #128	; 0x80
 80027dc:	d102      	bne.n	80027e4 <HAL_DMA_Init+0x41c>
 80027de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027e2:	e01a      	b.n	800281a <HAL_DMA_Init+0x452>
 80027e4:	2300      	movs	r3, #0
 80027e6:	e018      	b.n	800281a <HAL_DMA_Init+0x452>
 80027e8:	fe10803f 	.word	0xfe10803f
 80027ec:	5c001000 	.word	0x5c001000
 80027f0:	ffff0000 	.word	0xffff0000
 80027f4:	58025408 	.word	0x58025408
 80027f8:	5802541c 	.word	0x5802541c
 80027fc:	58025430 	.word	0x58025430
 8002800:	58025444 	.word	0x58025444
 8002804:	58025458 	.word	0x58025458
 8002808:	5802546c 	.word	0x5802546c
 800280c:	58025480 	.word	0x58025480
 8002810:	58025494 	.word	0x58025494
 8002814:	fffe000f 	.word	0xfffe000f
 8002818:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	68d2      	ldr	r2, [r2, #12]
 800281e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002820:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002828:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002830:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002838:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002840:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002848:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	4313      	orrs	r3, r2
 800284e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	461a      	mov	r2, r3
 800285e:	4b6e      	ldr	r3, [pc, #440]	; (8002a18 <HAL_DMA_Init+0x650>)
 8002860:	4413      	add	r3, r2
 8002862:	4a6e      	ldr	r2, [pc, #440]	; (8002a1c <HAL_DMA_Init+0x654>)
 8002864:	fba2 2303 	umull	r2, r3, r2, r3
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	009a      	lsls	r2, r3, #2
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f002 f9a7 	bl	8004bc4 <DMA_CalcBaseAndBitshift>
 8002876:	4603      	mov	r3, r0
 8002878:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800287e:	f003 031f 	and.w	r3, r3, #31
 8002882:	2201      	movs	r2, #1
 8002884:	409a      	lsls	r2, r3
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	e008      	b.n	800289e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2240      	movs	r2, #64	; 0x40
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2203      	movs	r2, #3
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e0b7      	b.n	8002a0e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a5f      	ldr	r2, [pc, #380]	; (8002a20 <HAL_DMA_Init+0x658>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d072      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a5d      	ldr	r2, [pc, #372]	; (8002a24 <HAL_DMA_Init+0x65c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d06d      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a5c      	ldr	r2, [pc, #368]	; (8002a28 <HAL_DMA_Init+0x660>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d068      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a5a      	ldr	r2, [pc, #360]	; (8002a2c <HAL_DMA_Init+0x664>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d063      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a59      	ldr	r2, [pc, #356]	; (8002a30 <HAL_DMA_Init+0x668>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d05e      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a57      	ldr	r2, [pc, #348]	; (8002a34 <HAL_DMA_Init+0x66c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d059      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a56      	ldr	r2, [pc, #344]	; (8002a38 <HAL_DMA_Init+0x670>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d054      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a54      	ldr	r2, [pc, #336]	; (8002a3c <HAL_DMA_Init+0x674>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d04f      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a53      	ldr	r2, [pc, #332]	; (8002a40 <HAL_DMA_Init+0x678>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d04a      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a51      	ldr	r2, [pc, #324]	; (8002a44 <HAL_DMA_Init+0x67c>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d045      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a50      	ldr	r2, [pc, #320]	; (8002a48 <HAL_DMA_Init+0x680>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d040      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a4e      	ldr	r2, [pc, #312]	; (8002a4c <HAL_DMA_Init+0x684>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d03b      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a4d      	ldr	r2, [pc, #308]	; (8002a50 <HAL_DMA_Init+0x688>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d036      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a4b      	ldr	r2, [pc, #300]	; (8002a54 <HAL_DMA_Init+0x68c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d031      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a4a      	ldr	r2, [pc, #296]	; (8002a58 <HAL_DMA_Init+0x690>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d02c      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a48      	ldr	r2, [pc, #288]	; (8002a5c <HAL_DMA_Init+0x694>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d027      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a47      	ldr	r2, [pc, #284]	; (8002a60 <HAL_DMA_Init+0x698>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d022      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a45      	ldr	r2, [pc, #276]	; (8002a64 <HAL_DMA_Init+0x69c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d01d      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a44      	ldr	r2, [pc, #272]	; (8002a68 <HAL_DMA_Init+0x6a0>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d018      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a42      	ldr	r2, [pc, #264]	; (8002a6c <HAL_DMA_Init+0x6a4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d013      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a41      	ldr	r2, [pc, #260]	; (8002a70 <HAL_DMA_Init+0x6a8>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d00e      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a3f      	ldr	r2, [pc, #252]	; (8002a74 <HAL_DMA_Init+0x6ac>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d009      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a3e      	ldr	r2, [pc, #248]	; (8002a78 <HAL_DMA_Init+0x6b0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d004      	beq.n	800298e <HAL_DMA_Init+0x5c6>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a3c      	ldr	r2, [pc, #240]	; (8002a7c <HAL_DMA_Init+0x6b4>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d101      	bne.n	8002992 <HAL_DMA_Init+0x5ca>
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <HAL_DMA_Init+0x5cc>
 8002992:	2300      	movs	r3, #0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d032      	beq.n	80029fe <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f002 fa41 	bl	8004e20 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	2b80      	cmp	r3, #128	; 0x80
 80029a4:	d102      	bne.n	80029ac <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6852      	ldr	r2, [r2, #4]
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80029c0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d010      	beq.n	80029ec <HAL_DMA_Init+0x624>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b08      	cmp	r3, #8
 80029d0:	d80c      	bhi.n	80029ec <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f002 fabe 	bl	8004f54 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	e008      	b.n	80029fe <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	a7fdabf8 	.word	0xa7fdabf8
 8002a1c:	cccccccd 	.word	0xcccccccd
 8002a20:	40020010 	.word	0x40020010
 8002a24:	40020028 	.word	0x40020028
 8002a28:	40020040 	.word	0x40020040
 8002a2c:	40020058 	.word	0x40020058
 8002a30:	40020070 	.word	0x40020070
 8002a34:	40020088 	.word	0x40020088
 8002a38:	400200a0 	.word	0x400200a0
 8002a3c:	400200b8 	.word	0x400200b8
 8002a40:	40020410 	.word	0x40020410
 8002a44:	40020428 	.word	0x40020428
 8002a48:	40020440 	.word	0x40020440
 8002a4c:	40020458 	.word	0x40020458
 8002a50:	40020470 	.word	0x40020470
 8002a54:	40020488 	.word	0x40020488
 8002a58:	400204a0 	.word	0x400204a0
 8002a5c:	400204b8 	.word	0x400204b8
 8002a60:	58025408 	.word	0x58025408
 8002a64:	5802541c 	.word	0x5802541c
 8002a68:	58025430 	.word	0x58025430
 8002a6c:	58025444 	.word	0x58025444
 8002a70:	58025458 	.word	0x58025458
 8002a74:	5802546c 	.word	0x5802546c
 8002a78:	58025480 	.word	0x58025480
 8002a7c:	58025494 	.word	0x58025494

08002a80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
 8002a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e226      	b.n	8002eea <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d101      	bne.n	8002aaa <HAL_DMA_Start_IT+0x2a>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e21f      	b.n	8002eea <HAL_DMA_Start_IT+0x46a>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	f040 820a 	bne.w	8002ed4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a68      	ldr	r2, [pc, #416]	; (8002c74 <HAL_DMA_Start_IT+0x1f4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d04a      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a66      	ldr	r2, [pc, #408]	; (8002c78 <HAL_DMA_Start_IT+0x1f8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d045      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a65      	ldr	r2, [pc, #404]	; (8002c7c <HAL_DMA_Start_IT+0x1fc>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d040      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a63      	ldr	r2, [pc, #396]	; (8002c80 <HAL_DMA_Start_IT+0x200>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d03b      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a62      	ldr	r2, [pc, #392]	; (8002c84 <HAL_DMA_Start_IT+0x204>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d036      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a60      	ldr	r2, [pc, #384]	; (8002c88 <HAL_DMA_Start_IT+0x208>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d031      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a5f      	ldr	r2, [pc, #380]	; (8002c8c <HAL_DMA_Start_IT+0x20c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d02c      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a5d      	ldr	r2, [pc, #372]	; (8002c90 <HAL_DMA_Start_IT+0x210>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d027      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a5c      	ldr	r2, [pc, #368]	; (8002c94 <HAL_DMA_Start_IT+0x214>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d022      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a5a      	ldr	r2, [pc, #360]	; (8002c98 <HAL_DMA_Start_IT+0x218>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01d      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a59      	ldr	r2, [pc, #356]	; (8002c9c <HAL_DMA_Start_IT+0x21c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d018      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a57      	ldr	r2, [pc, #348]	; (8002ca0 <HAL_DMA_Start_IT+0x220>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d013      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a56      	ldr	r2, [pc, #344]	; (8002ca4 <HAL_DMA_Start_IT+0x224>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d00e      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a54      	ldr	r2, [pc, #336]	; (8002ca8 <HAL_DMA_Start_IT+0x228>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d009      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a53      	ldr	r2, [pc, #332]	; (8002cac <HAL_DMA_Start_IT+0x22c>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d004      	beq.n	8002b6e <HAL_DMA_Start_IT+0xee>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a51      	ldr	r2, [pc, #324]	; (8002cb0 <HAL_DMA_Start_IT+0x230>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d108      	bne.n	8002b80 <HAL_DMA_Start_IT+0x100>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	6812      	ldr	r2, [r2, #0]
 8002b76:	6812      	ldr	r2, [r2, #0]
 8002b78:	f022 0201 	bic.w	r2, r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	e007      	b.n	8002b90 <HAL_DMA_Start_IT+0x110>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	f022 0201 	bic.w	r2, r2, #1
 8002b8e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	68b9      	ldr	r1, [r7, #8]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f001 fe68 	bl	800486c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a34      	ldr	r2, [pc, #208]	; (8002c74 <HAL_DMA_Start_IT+0x1f4>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d04a      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a33      	ldr	r2, [pc, #204]	; (8002c78 <HAL_DMA_Start_IT+0x1f8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d045      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a31      	ldr	r2, [pc, #196]	; (8002c7c <HAL_DMA_Start_IT+0x1fc>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d040      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a30      	ldr	r2, [pc, #192]	; (8002c80 <HAL_DMA_Start_IT+0x200>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d03b      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a2e      	ldr	r2, [pc, #184]	; (8002c84 <HAL_DMA_Start_IT+0x204>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d036      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2d      	ldr	r2, [pc, #180]	; (8002c88 <HAL_DMA_Start_IT+0x208>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d031      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a2b      	ldr	r2, [pc, #172]	; (8002c8c <HAL_DMA_Start_IT+0x20c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d02c      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a2a      	ldr	r2, [pc, #168]	; (8002c90 <HAL_DMA_Start_IT+0x210>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d027      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a28      	ldr	r2, [pc, #160]	; (8002c94 <HAL_DMA_Start_IT+0x214>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d022      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a27      	ldr	r2, [pc, #156]	; (8002c98 <HAL_DMA_Start_IT+0x218>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d01d      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a25      	ldr	r2, [pc, #148]	; (8002c9c <HAL_DMA_Start_IT+0x21c>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d018      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a24      	ldr	r2, [pc, #144]	; (8002ca0 <HAL_DMA_Start_IT+0x220>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d013      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a22      	ldr	r2, [pc, #136]	; (8002ca4 <HAL_DMA_Start_IT+0x224>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d00e      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a21      	ldr	r2, [pc, #132]	; (8002ca8 <HAL_DMA_Start_IT+0x228>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d009      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a1f      	ldr	r2, [pc, #124]	; (8002cac <HAL_DMA_Start_IT+0x22c>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d004      	beq.n	8002c3c <HAL_DMA_Start_IT+0x1bc>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a1e      	ldr	r2, [pc, #120]	; (8002cb0 <HAL_DMA_Start_IT+0x230>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d101      	bne.n	8002c40 <HAL_DMA_Start_IT+0x1c0>
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e000      	b.n	8002c42 <HAL_DMA_Start_IT+0x1c2>
 8002c40:	2300      	movs	r3, #0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d036      	beq.n	8002cb4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	f022 021e 	bic.w	r2, r2, #30
 8002c54:	f042 0216 	orr.w	r2, r2, #22
 8002c58:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d03e      	beq.n	8002ce0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	6812      	ldr	r2, [r2, #0]
 8002c6c:	f042 0208 	orr.w	r2, r2, #8
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	e035      	b.n	8002ce0 <HAL_DMA_Start_IT+0x260>
 8002c74:	40020010 	.word	0x40020010
 8002c78:	40020028 	.word	0x40020028
 8002c7c:	40020040 	.word	0x40020040
 8002c80:	40020058 	.word	0x40020058
 8002c84:	40020070 	.word	0x40020070
 8002c88:	40020088 	.word	0x40020088
 8002c8c:	400200a0 	.word	0x400200a0
 8002c90:	400200b8 	.word	0x400200b8
 8002c94:	40020410 	.word	0x40020410
 8002c98:	40020428 	.word	0x40020428
 8002c9c:	40020440 	.word	0x40020440
 8002ca0:	40020458 	.word	0x40020458
 8002ca4:	40020470 	.word	0x40020470
 8002ca8:	40020488 	.word	0x40020488
 8002cac:	400204a0 	.word	0x400204a0
 8002cb0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	6812      	ldr	r2, [r2, #0]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	f022 020e 	bic.w	r2, r2, #14
 8002cc2:	f042 020a 	orr.w	r2, r2, #10
 8002cc6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d007      	beq.n	8002ce0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	f042 0204 	orr.w	r2, r2, #4
 8002cde:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a83      	ldr	r2, [pc, #524]	; (8002ef4 <HAL_DMA_Start_IT+0x474>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d072      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a82      	ldr	r2, [pc, #520]	; (8002ef8 <HAL_DMA_Start_IT+0x478>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d06d      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a80      	ldr	r2, [pc, #512]	; (8002efc <HAL_DMA_Start_IT+0x47c>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d068      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a7f      	ldr	r2, [pc, #508]	; (8002f00 <HAL_DMA_Start_IT+0x480>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d063      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a7d      	ldr	r2, [pc, #500]	; (8002f04 <HAL_DMA_Start_IT+0x484>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d05e      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a7c      	ldr	r2, [pc, #496]	; (8002f08 <HAL_DMA_Start_IT+0x488>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d059      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a7a      	ldr	r2, [pc, #488]	; (8002f0c <HAL_DMA_Start_IT+0x48c>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d054      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a79      	ldr	r2, [pc, #484]	; (8002f10 <HAL_DMA_Start_IT+0x490>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d04f      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a77      	ldr	r2, [pc, #476]	; (8002f14 <HAL_DMA_Start_IT+0x494>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d04a      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a76      	ldr	r2, [pc, #472]	; (8002f18 <HAL_DMA_Start_IT+0x498>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d045      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a74      	ldr	r2, [pc, #464]	; (8002f1c <HAL_DMA_Start_IT+0x49c>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d040      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a73      	ldr	r2, [pc, #460]	; (8002f20 <HAL_DMA_Start_IT+0x4a0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d03b      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a71      	ldr	r2, [pc, #452]	; (8002f24 <HAL_DMA_Start_IT+0x4a4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d036      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a70      	ldr	r2, [pc, #448]	; (8002f28 <HAL_DMA_Start_IT+0x4a8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d031      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a6e      	ldr	r2, [pc, #440]	; (8002f2c <HAL_DMA_Start_IT+0x4ac>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d02c      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a6d      	ldr	r2, [pc, #436]	; (8002f30 <HAL_DMA_Start_IT+0x4b0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d027      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a6b      	ldr	r2, [pc, #428]	; (8002f34 <HAL_DMA_Start_IT+0x4b4>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d022      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a6a      	ldr	r2, [pc, #424]	; (8002f38 <HAL_DMA_Start_IT+0x4b8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d01d      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a68      	ldr	r2, [pc, #416]	; (8002f3c <HAL_DMA_Start_IT+0x4bc>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d018      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a67      	ldr	r2, [pc, #412]	; (8002f40 <HAL_DMA_Start_IT+0x4c0>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d013      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a65      	ldr	r2, [pc, #404]	; (8002f44 <HAL_DMA_Start_IT+0x4c4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d00e      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a64      	ldr	r2, [pc, #400]	; (8002f48 <HAL_DMA_Start_IT+0x4c8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d009      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a62      	ldr	r2, [pc, #392]	; (8002f4c <HAL_DMA_Start_IT+0x4cc>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_DMA_Start_IT+0x350>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a61      	ldr	r2, [pc, #388]	; (8002f50 <HAL_DMA_Start_IT+0x4d0>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d101      	bne.n	8002dd4 <HAL_DMA_Start_IT+0x354>
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e000      	b.n	8002dd6 <HAL_DMA_Start_IT+0x356>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d01a      	beq.n	8002e10 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d007      	beq.n	8002df8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8002df0:	6812      	ldr	r2, [r2, #0]
 8002df2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002df6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e0e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a37      	ldr	r2, [pc, #220]	; (8002ef4 <HAL_DMA_Start_IT+0x474>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d04a      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a36      	ldr	r2, [pc, #216]	; (8002ef8 <HAL_DMA_Start_IT+0x478>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d045      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a34      	ldr	r2, [pc, #208]	; (8002efc <HAL_DMA_Start_IT+0x47c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d040      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a33      	ldr	r2, [pc, #204]	; (8002f00 <HAL_DMA_Start_IT+0x480>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d03b      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a31      	ldr	r2, [pc, #196]	; (8002f04 <HAL_DMA_Start_IT+0x484>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d036      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a30      	ldr	r2, [pc, #192]	; (8002f08 <HAL_DMA_Start_IT+0x488>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d031      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a2e      	ldr	r2, [pc, #184]	; (8002f0c <HAL_DMA_Start_IT+0x48c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d02c      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a2d      	ldr	r2, [pc, #180]	; (8002f10 <HAL_DMA_Start_IT+0x490>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d027      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a2b      	ldr	r2, [pc, #172]	; (8002f14 <HAL_DMA_Start_IT+0x494>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d022      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a2a      	ldr	r2, [pc, #168]	; (8002f18 <HAL_DMA_Start_IT+0x498>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d01d      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a28      	ldr	r2, [pc, #160]	; (8002f1c <HAL_DMA_Start_IT+0x49c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d018      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a27      	ldr	r2, [pc, #156]	; (8002f20 <HAL_DMA_Start_IT+0x4a0>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d013      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a25      	ldr	r2, [pc, #148]	; (8002f24 <HAL_DMA_Start_IT+0x4a4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00e      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a24      	ldr	r2, [pc, #144]	; (8002f28 <HAL_DMA_Start_IT+0x4a8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d009      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a22      	ldr	r2, [pc, #136]	; (8002f2c <HAL_DMA_Start_IT+0x4ac>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d004      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x430>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a21      	ldr	r2, [pc, #132]	; (8002f30 <HAL_DMA_Start_IT+0x4b0>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d108      	bne.n	8002ec2 <HAL_DMA_Start_IT+0x442>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	e012      	b.n	8002ee8 <HAL_DMA_Start_IT+0x468>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	6812      	ldr	r2, [r2, #0]
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	f042 0201 	orr.w	r2, r2, #1
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	e009      	b.n	8002ee8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ee2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40020010 	.word	0x40020010
 8002ef8:	40020028 	.word	0x40020028
 8002efc:	40020040 	.word	0x40020040
 8002f00:	40020058 	.word	0x40020058
 8002f04:	40020070 	.word	0x40020070
 8002f08:	40020088 	.word	0x40020088
 8002f0c:	400200a0 	.word	0x400200a0
 8002f10:	400200b8 	.word	0x400200b8
 8002f14:	40020410 	.word	0x40020410
 8002f18:	40020428 	.word	0x40020428
 8002f1c:	40020440 	.word	0x40020440
 8002f20:	40020458 	.word	0x40020458
 8002f24:	40020470 	.word	0x40020470
 8002f28:	40020488 	.word	0x40020488
 8002f2c:	400204a0 	.word	0x400204a0
 8002f30:	400204b8 	.word	0x400204b8
 8002f34:	58025408 	.word	0x58025408
 8002f38:	5802541c 	.word	0x5802541c
 8002f3c:	58025430 	.word	0x58025430
 8002f40:	58025444 	.word	0x58025444
 8002f44:	58025458 	.word	0x58025458
 8002f48:	5802546c 	.word	0x5802546c
 8002f4c:	58025480 	.word	0x58025480
 8002f50:	58025494 	.word	0x58025494

08002f54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002f5c:	f7fd fbca 	bl	80006f4 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e2dc      	b.n	8003526 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d008      	beq.n	8002f8a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2280      	movs	r2, #128	; 0x80
 8002f7c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e2cd      	b.n	8003526 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a76      	ldr	r2, [pc, #472]	; (8003168 <HAL_DMA_Abort+0x214>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d04a      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a74      	ldr	r2, [pc, #464]	; (800316c <HAL_DMA_Abort+0x218>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d045      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a73      	ldr	r2, [pc, #460]	; (8003170 <HAL_DMA_Abort+0x21c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d040      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a71      	ldr	r2, [pc, #452]	; (8003174 <HAL_DMA_Abort+0x220>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d03b      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a70      	ldr	r2, [pc, #448]	; (8003178 <HAL_DMA_Abort+0x224>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d036      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6e      	ldr	r2, [pc, #440]	; (800317c <HAL_DMA_Abort+0x228>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d031      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6d      	ldr	r2, [pc, #436]	; (8003180 <HAL_DMA_Abort+0x22c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d02c      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a6b      	ldr	r2, [pc, #428]	; (8003184 <HAL_DMA_Abort+0x230>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d027      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a6a      	ldr	r2, [pc, #424]	; (8003188 <HAL_DMA_Abort+0x234>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a68      	ldr	r2, [pc, #416]	; (800318c <HAL_DMA_Abort+0x238>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01d      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a67      	ldr	r2, [pc, #412]	; (8003190 <HAL_DMA_Abort+0x23c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a65      	ldr	r2, [pc, #404]	; (8003194 <HAL_DMA_Abort+0x240>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a64      	ldr	r2, [pc, #400]	; (8003198 <HAL_DMA_Abort+0x244>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00e      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a62      	ldr	r2, [pc, #392]	; (800319c <HAL_DMA_Abort+0x248>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d009      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a61      	ldr	r2, [pc, #388]	; (80031a0 <HAL_DMA_Abort+0x24c>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d004      	beq.n	800302a <HAL_DMA_Abort+0xd6>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a5f      	ldr	r2, [pc, #380]	; (80031a4 <HAL_DMA_Abort+0x250>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d101      	bne.n	800302e <HAL_DMA_Abort+0xda>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <HAL_DMA_Abort+0xdc>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d013      	beq.n	800305c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	6812      	ldr	r2, [r2, #0]
 800303e:	f022 021e 	bic.w	r2, r2, #30
 8003042:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6812      	ldr	r2, [r2, #0]
 800304c:	6952      	ldr	r2, [r2, #20]
 800304e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003052:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	617b      	str	r3, [r7, #20]
 800305a:	e00a      	b.n	8003072 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6812      	ldr	r2, [r2, #0]
 8003064:	6812      	ldr	r2, [r2, #0]
 8003066:	f022 020e 	bic.w	r2, r2, #14
 800306a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a3c      	ldr	r2, [pc, #240]	; (8003168 <HAL_DMA_Abort+0x214>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d072      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a3a      	ldr	r2, [pc, #232]	; (800316c <HAL_DMA_Abort+0x218>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d06d      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a39      	ldr	r2, [pc, #228]	; (8003170 <HAL_DMA_Abort+0x21c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d068      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a37      	ldr	r2, [pc, #220]	; (8003174 <HAL_DMA_Abort+0x220>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d063      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a36      	ldr	r2, [pc, #216]	; (8003178 <HAL_DMA_Abort+0x224>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d05e      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a34      	ldr	r2, [pc, #208]	; (800317c <HAL_DMA_Abort+0x228>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d059      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a33      	ldr	r2, [pc, #204]	; (8003180 <HAL_DMA_Abort+0x22c>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d054      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a31      	ldr	r2, [pc, #196]	; (8003184 <HAL_DMA_Abort+0x230>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d04f      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a30      	ldr	r2, [pc, #192]	; (8003188 <HAL_DMA_Abort+0x234>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d04a      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a2e      	ldr	r2, [pc, #184]	; (800318c <HAL_DMA_Abort+0x238>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d045      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a2d      	ldr	r2, [pc, #180]	; (8003190 <HAL_DMA_Abort+0x23c>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d040      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a2b      	ldr	r2, [pc, #172]	; (8003194 <HAL_DMA_Abort+0x240>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d03b      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a2a      	ldr	r2, [pc, #168]	; (8003198 <HAL_DMA_Abort+0x244>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d036      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a28      	ldr	r2, [pc, #160]	; (800319c <HAL_DMA_Abort+0x248>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d031      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a27      	ldr	r2, [pc, #156]	; (80031a0 <HAL_DMA_Abort+0x24c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d02c      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a25      	ldr	r2, [pc, #148]	; (80031a4 <HAL_DMA_Abort+0x250>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d027      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a24      	ldr	r2, [pc, #144]	; (80031a8 <HAL_DMA_Abort+0x254>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d022      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a22      	ldr	r2, [pc, #136]	; (80031ac <HAL_DMA_Abort+0x258>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d01d      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a21      	ldr	r2, [pc, #132]	; (80031b0 <HAL_DMA_Abort+0x25c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d018      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1f      	ldr	r2, [pc, #124]	; (80031b4 <HAL_DMA_Abort+0x260>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d013      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1e      	ldr	r2, [pc, #120]	; (80031b8 <HAL_DMA_Abort+0x264>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d00e      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a1c      	ldr	r2, [pc, #112]	; (80031bc <HAL_DMA_Abort+0x268>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d009      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a1b      	ldr	r2, [pc, #108]	; (80031c0 <HAL_DMA_Abort+0x26c>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d004      	beq.n	8003162 <HAL_DMA_Abort+0x20e>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a19      	ldr	r2, [pc, #100]	; (80031c4 <HAL_DMA_Abort+0x270>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d132      	bne.n	80031c8 <HAL_DMA_Abort+0x274>
 8003162:	2301      	movs	r3, #1
 8003164:	e031      	b.n	80031ca <HAL_DMA_Abort+0x276>
 8003166:	bf00      	nop
 8003168:	40020010 	.word	0x40020010
 800316c:	40020028 	.word	0x40020028
 8003170:	40020040 	.word	0x40020040
 8003174:	40020058 	.word	0x40020058
 8003178:	40020070 	.word	0x40020070
 800317c:	40020088 	.word	0x40020088
 8003180:	400200a0 	.word	0x400200a0
 8003184:	400200b8 	.word	0x400200b8
 8003188:	40020410 	.word	0x40020410
 800318c:	40020428 	.word	0x40020428
 8003190:	40020440 	.word	0x40020440
 8003194:	40020458 	.word	0x40020458
 8003198:	40020470 	.word	0x40020470
 800319c:	40020488 	.word	0x40020488
 80031a0:	400204a0 	.word	0x400204a0
 80031a4:	400204b8 	.word	0x400204b8
 80031a8:	58025408 	.word	0x58025408
 80031ac:	5802541c 	.word	0x5802541c
 80031b0:	58025430 	.word	0x58025430
 80031b4:	58025444 	.word	0x58025444
 80031b8:	58025458 	.word	0x58025458
 80031bc:	5802546c 	.word	0x5802546c
 80031c0:	58025480 	.word	0x58025480
 80031c4:	58025494 	.word	0x58025494
 80031c8:	2300      	movs	r3, #0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80031d6:	6812      	ldr	r2, [r2, #0]
 80031d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a6d      	ldr	r2, [pc, #436]	; (8003398 <HAL_DMA_Abort+0x444>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d04a      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a6b      	ldr	r2, [pc, #428]	; (800339c <HAL_DMA_Abort+0x448>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d045      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a6a      	ldr	r2, [pc, #424]	; (80033a0 <HAL_DMA_Abort+0x44c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d040      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a68      	ldr	r2, [pc, #416]	; (80033a4 <HAL_DMA_Abort+0x450>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d03b      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a67      	ldr	r2, [pc, #412]	; (80033a8 <HAL_DMA_Abort+0x454>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d036      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a65      	ldr	r2, [pc, #404]	; (80033ac <HAL_DMA_Abort+0x458>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d031      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a64      	ldr	r2, [pc, #400]	; (80033b0 <HAL_DMA_Abort+0x45c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d02c      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a62      	ldr	r2, [pc, #392]	; (80033b4 <HAL_DMA_Abort+0x460>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d027      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a61      	ldr	r2, [pc, #388]	; (80033b8 <HAL_DMA_Abort+0x464>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d022      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a5f      	ldr	r2, [pc, #380]	; (80033bc <HAL_DMA_Abort+0x468>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d01d      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a5e      	ldr	r2, [pc, #376]	; (80033c0 <HAL_DMA_Abort+0x46c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d018      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a5c      	ldr	r2, [pc, #368]	; (80033c4 <HAL_DMA_Abort+0x470>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d013      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a5b      	ldr	r2, [pc, #364]	; (80033c8 <HAL_DMA_Abort+0x474>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d00e      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a59      	ldr	r2, [pc, #356]	; (80033cc <HAL_DMA_Abort+0x478>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d009      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a58      	ldr	r2, [pc, #352]	; (80033d0 <HAL_DMA_Abort+0x47c>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d004      	beq.n	800327e <HAL_DMA_Abort+0x32a>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a56      	ldr	r2, [pc, #344]	; (80033d4 <HAL_DMA_Abort+0x480>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d108      	bne.n	8003290 <HAL_DMA_Abort+0x33c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	6812      	ldr	r2, [r2, #0]
 8003288:	f022 0201 	bic.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e007      	b.n	80032a0 <HAL_DMA_Abort+0x34c>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	6812      	ldr	r2, [r2, #0]
 800329a:	f022 0201 	bic.w	r2, r2, #1
 800329e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80032a0:	e013      	b.n	80032ca <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032a2:	f7fd fa27 	bl	80006f4 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b05      	cmp	r3, #5
 80032ae:	d90c      	bls.n	80032ca <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2220      	movs	r2, #32
 80032b4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2203      	movs	r2, #3
 80032c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e12d      	b.n	8003526 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1e5      	bne.n	80032a2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a2f      	ldr	r2, [pc, #188]	; (8003398 <HAL_DMA_Abort+0x444>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d04a      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a2d      	ldr	r2, [pc, #180]	; (800339c <HAL_DMA_Abort+0x448>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d045      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a2c      	ldr	r2, [pc, #176]	; (80033a0 <HAL_DMA_Abort+0x44c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d040      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a2a      	ldr	r2, [pc, #168]	; (80033a4 <HAL_DMA_Abort+0x450>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d03b      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a29      	ldr	r2, [pc, #164]	; (80033a8 <HAL_DMA_Abort+0x454>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d036      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a27      	ldr	r2, [pc, #156]	; (80033ac <HAL_DMA_Abort+0x458>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d031      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a26      	ldr	r2, [pc, #152]	; (80033b0 <HAL_DMA_Abort+0x45c>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d02c      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a24      	ldr	r2, [pc, #144]	; (80033b4 <HAL_DMA_Abort+0x460>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d027      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a23      	ldr	r2, [pc, #140]	; (80033b8 <HAL_DMA_Abort+0x464>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d022      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a21      	ldr	r2, [pc, #132]	; (80033bc <HAL_DMA_Abort+0x468>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d01d      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a20      	ldr	r2, [pc, #128]	; (80033c0 <HAL_DMA_Abort+0x46c>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d018      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a1e      	ldr	r2, [pc, #120]	; (80033c4 <HAL_DMA_Abort+0x470>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d013      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a1d      	ldr	r2, [pc, #116]	; (80033c8 <HAL_DMA_Abort+0x474>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d00e      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a1b      	ldr	r2, [pc, #108]	; (80033cc <HAL_DMA_Abort+0x478>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d009      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1a      	ldr	r2, [pc, #104]	; (80033d0 <HAL_DMA_Abort+0x47c>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d004      	beq.n	8003376 <HAL_DMA_Abort+0x422>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a18      	ldr	r2, [pc, #96]	; (80033d4 <HAL_DMA_Abort+0x480>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d101      	bne.n	800337a <HAL_DMA_Abort+0x426>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <HAL_DMA_Abort+0x428>
 800337a:	2300      	movs	r3, #0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d02b      	beq.n	80033d8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003384:	60fb      	str	r3, [r7, #12]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338a:	f003 031f 	and.w	r3, r3, #31
 800338e:	223f      	movs	r2, #63	; 0x3f
 8003390:	409a      	lsls	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	609a      	str	r2, [r3, #8]
 8003396:	e02a      	b.n	80033ee <HAL_DMA_Abort+0x49a>
 8003398:	40020010 	.word	0x40020010
 800339c:	40020028 	.word	0x40020028
 80033a0:	40020040 	.word	0x40020040
 80033a4:	40020058 	.word	0x40020058
 80033a8:	40020070 	.word	0x40020070
 80033ac:	40020088 	.word	0x40020088
 80033b0:	400200a0 	.word	0x400200a0
 80033b4:	400200b8 	.word	0x400200b8
 80033b8:	40020410 	.word	0x40020410
 80033bc:	40020428 	.word	0x40020428
 80033c0:	40020440 	.word	0x40020440
 80033c4:	40020458 	.word	0x40020458
 80033c8:	40020470 	.word	0x40020470
 80033cc:	40020488 	.word	0x40020488
 80033d0:	400204a0 	.word	0x400204a0
 80033d4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033dc:	60bb      	str	r3, [r7, #8]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e2:	f003 031f 	and.w	r3, r3, #31
 80033e6:	2201      	movs	r2, #1
 80033e8:	409a      	lsls	r2, r3
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a4f      	ldr	r2, [pc, #316]	; (8003530 <HAL_DMA_Abort+0x5dc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d072      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a4d      	ldr	r2, [pc, #308]	; (8003534 <HAL_DMA_Abort+0x5e0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d06d      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a4c      	ldr	r2, [pc, #304]	; (8003538 <HAL_DMA_Abort+0x5e4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d068      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a4a      	ldr	r2, [pc, #296]	; (800353c <HAL_DMA_Abort+0x5e8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d063      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a49      	ldr	r2, [pc, #292]	; (8003540 <HAL_DMA_Abort+0x5ec>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d05e      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a47      	ldr	r2, [pc, #284]	; (8003544 <HAL_DMA_Abort+0x5f0>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d059      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a46      	ldr	r2, [pc, #280]	; (8003548 <HAL_DMA_Abort+0x5f4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d054      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a44      	ldr	r2, [pc, #272]	; (800354c <HAL_DMA_Abort+0x5f8>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d04f      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a43      	ldr	r2, [pc, #268]	; (8003550 <HAL_DMA_Abort+0x5fc>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d04a      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a41      	ldr	r2, [pc, #260]	; (8003554 <HAL_DMA_Abort+0x600>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d045      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a40      	ldr	r2, [pc, #256]	; (8003558 <HAL_DMA_Abort+0x604>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d040      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a3e      	ldr	r2, [pc, #248]	; (800355c <HAL_DMA_Abort+0x608>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d03b      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a3d      	ldr	r2, [pc, #244]	; (8003560 <HAL_DMA_Abort+0x60c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d036      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a3b      	ldr	r2, [pc, #236]	; (8003564 <HAL_DMA_Abort+0x610>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d031      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a3a      	ldr	r2, [pc, #232]	; (8003568 <HAL_DMA_Abort+0x614>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d02c      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a38      	ldr	r2, [pc, #224]	; (800356c <HAL_DMA_Abort+0x618>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d027      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a37      	ldr	r2, [pc, #220]	; (8003570 <HAL_DMA_Abort+0x61c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d022      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a35      	ldr	r2, [pc, #212]	; (8003574 <HAL_DMA_Abort+0x620>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d01d      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a34      	ldr	r2, [pc, #208]	; (8003578 <HAL_DMA_Abort+0x624>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d018      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a32      	ldr	r2, [pc, #200]	; (800357c <HAL_DMA_Abort+0x628>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d013      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a31      	ldr	r2, [pc, #196]	; (8003580 <HAL_DMA_Abort+0x62c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d00e      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a2f      	ldr	r2, [pc, #188]	; (8003584 <HAL_DMA_Abort+0x630>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d009      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a2e      	ldr	r2, [pc, #184]	; (8003588 <HAL_DMA_Abort+0x634>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d004      	beq.n	80034de <HAL_DMA_Abort+0x58a>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a2c      	ldr	r2, [pc, #176]	; (800358c <HAL_DMA_Abort+0x638>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d101      	bne.n	80034e2 <HAL_DMA_Abort+0x58e>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_DMA_Abort+0x590>
 80034e2:	2300      	movs	r3, #0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d015      	beq.n	8003514 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80034f0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00c      	beq.n	8003514 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003508:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003512:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40020010 	.word	0x40020010
 8003534:	40020028 	.word	0x40020028
 8003538:	40020040 	.word	0x40020040
 800353c:	40020058 	.word	0x40020058
 8003540:	40020070 	.word	0x40020070
 8003544:	40020088 	.word	0x40020088
 8003548:	400200a0 	.word	0x400200a0
 800354c:	400200b8 	.word	0x400200b8
 8003550:	40020410 	.word	0x40020410
 8003554:	40020428 	.word	0x40020428
 8003558:	40020440 	.word	0x40020440
 800355c:	40020458 	.word	0x40020458
 8003560:	40020470 	.word	0x40020470
 8003564:	40020488 	.word	0x40020488
 8003568:	400204a0 	.word	0x400204a0
 800356c:	400204b8 	.word	0x400204b8
 8003570:	58025408 	.word	0x58025408
 8003574:	5802541c 	.word	0x5802541c
 8003578:	58025430 	.word	0x58025430
 800357c:	58025444 	.word	0x58025444
 8003580:	58025458 	.word	0x58025458
 8003584:	5802546c 	.word	0x5802546c
 8003588:	58025480 	.word	0x58025480
 800358c:	58025494 	.word	0x58025494

08003590 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e205      	b.n	80039ae <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d004      	beq.n	80035b8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2280      	movs	r2, #128	; 0x80
 80035b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e1fa      	b.n	80039ae <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a8c      	ldr	r2, [pc, #560]	; (80037f0 <HAL_DMA_Abort_IT+0x260>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d04a      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a8b      	ldr	r2, [pc, #556]	; (80037f4 <HAL_DMA_Abort_IT+0x264>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d045      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a89      	ldr	r2, [pc, #548]	; (80037f8 <HAL_DMA_Abort_IT+0x268>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d040      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a88      	ldr	r2, [pc, #544]	; (80037fc <HAL_DMA_Abort_IT+0x26c>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d03b      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a86      	ldr	r2, [pc, #536]	; (8003800 <HAL_DMA_Abort_IT+0x270>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d036      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a85      	ldr	r2, [pc, #532]	; (8003804 <HAL_DMA_Abort_IT+0x274>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d031      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a83      	ldr	r2, [pc, #524]	; (8003808 <HAL_DMA_Abort_IT+0x278>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d02c      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a82      	ldr	r2, [pc, #520]	; (800380c <HAL_DMA_Abort_IT+0x27c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d027      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a80      	ldr	r2, [pc, #512]	; (8003810 <HAL_DMA_Abort_IT+0x280>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d022      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a7f      	ldr	r2, [pc, #508]	; (8003814 <HAL_DMA_Abort_IT+0x284>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d01d      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a7d      	ldr	r2, [pc, #500]	; (8003818 <HAL_DMA_Abort_IT+0x288>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d018      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a7c      	ldr	r2, [pc, #496]	; (800381c <HAL_DMA_Abort_IT+0x28c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d013      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a7a      	ldr	r2, [pc, #488]	; (8003820 <HAL_DMA_Abort_IT+0x290>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d00e      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a79      	ldr	r2, [pc, #484]	; (8003824 <HAL_DMA_Abort_IT+0x294>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d009      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a77      	ldr	r2, [pc, #476]	; (8003828 <HAL_DMA_Abort_IT+0x298>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d004      	beq.n	8003658 <HAL_DMA_Abort_IT+0xc8>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a76      	ldr	r2, [pc, #472]	; (800382c <HAL_DMA_Abort_IT+0x29c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d101      	bne.n	800365c <HAL_DMA_Abort_IT+0xcc>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <HAL_DMA_Abort_IT+0xce>
 800365c:	2300      	movs	r3, #0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d065      	beq.n	800372e <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2204      	movs	r2, #4
 8003666:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a60      	ldr	r2, [pc, #384]	; (80037f0 <HAL_DMA_Abort_IT+0x260>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d04a      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a5e      	ldr	r2, [pc, #376]	; (80037f4 <HAL_DMA_Abort_IT+0x264>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d045      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a5d      	ldr	r2, [pc, #372]	; (80037f8 <HAL_DMA_Abort_IT+0x268>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d040      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a5b      	ldr	r2, [pc, #364]	; (80037fc <HAL_DMA_Abort_IT+0x26c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d03b      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a5a      	ldr	r2, [pc, #360]	; (8003800 <HAL_DMA_Abort_IT+0x270>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d036      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a58      	ldr	r2, [pc, #352]	; (8003804 <HAL_DMA_Abort_IT+0x274>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d031      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a57      	ldr	r2, [pc, #348]	; (8003808 <HAL_DMA_Abort_IT+0x278>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d02c      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a55      	ldr	r2, [pc, #340]	; (800380c <HAL_DMA_Abort_IT+0x27c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d027      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a54      	ldr	r2, [pc, #336]	; (8003810 <HAL_DMA_Abort_IT+0x280>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d022      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a52      	ldr	r2, [pc, #328]	; (8003814 <HAL_DMA_Abort_IT+0x284>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d01d      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a51      	ldr	r2, [pc, #324]	; (8003818 <HAL_DMA_Abort_IT+0x288>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d018      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a4f      	ldr	r2, [pc, #316]	; (800381c <HAL_DMA_Abort_IT+0x28c>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d013      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a4e      	ldr	r2, [pc, #312]	; (8003820 <HAL_DMA_Abort_IT+0x290>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d00e      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a4c      	ldr	r2, [pc, #304]	; (8003824 <HAL_DMA_Abort_IT+0x294>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d009      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a4b      	ldr	r2, [pc, #300]	; (8003828 <HAL_DMA_Abort_IT+0x298>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d004      	beq.n	800370a <HAL_DMA_Abort_IT+0x17a>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a49      	ldr	r2, [pc, #292]	; (800382c <HAL_DMA_Abort_IT+0x29c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d108      	bne.n	800371c <HAL_DMA_Abort_IT+0x18c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	6812      	ldr	r2, [r2, #0]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	f022 0201 	bic.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	e147      	b.n	80039ac <HAL_DMA_Abort_IT+0x41c>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	f022 0201 	bic.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]
 800372c:	e13e      	b.n	80039ac <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6812      	ldr	r2, [r2, #0]
 8003736:	6812      	ldr	r2, [r2, #0]
 8003738:	f022 020e 	bic.w	r2, r2, #14
 800373c:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a2b      	ldr	r2, [pc, #172]	; (80037f0 <HAL_DMA_Abort_IT+0x260>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d04a      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a29      	ldr	r2, [pc, #164]	; (80037f4 <HAL_DMA_Abort_IT+0x264>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d045      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a28      	ldr	r2, [pc, #160]	; (80037f8 <HAL_DMA_Abort_IT+0x268>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d040      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a26      	ldr	r2, [pc, #152]	; (80037fc <HAL_DMA_Abort_IT+0x26c>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d03b      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a25      	ldr	r2, [pc, #148]	; (8003800 <HAL_DMA_Abort_IT+0x270>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d036      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a23      	ldr	r2, [pc, #140]	; (8003804 <HAL_DMA_Abort_IT+0x274>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d031      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a22      	ldr	r2, [pc, #136]	; (8003808 <HAL_DMA_Abort_IT+0x278>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d02c      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a20      	ldr	r2, [pc, #128]	; (800380c <HAL_DMA_Abort_IT+0x27c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d027      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a1f      	ldr	r2, [pc, #124]	; (8003810 <HAL_DMA_Abort_IT+0x280>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d022      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a1d      	ldr	r2, [pc, #116]	; (8003814 <HAL_DMA_Abort_IT+0x284>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d01d      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a1c      	ldr	r2, [pc, #112]	; (8003818 <HAL_DMA_Abort_IT+0x288>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d018      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a1a      	ldr	r2, [pc, #104]	; (800381c <HAL_DMA_Abort_IT+0x28c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d013      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a19      	ldr	r2, [pc, #100]	; (8003820 <HAL_DMA_Abort_IT+0x290>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d00e      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a17      	ldr	r2, [pc, #92]	; (8003824 <HAL_DMA_Abort_IT+0x294>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d009      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a16      	ldr	r2, [pc, #88]	; (8003828 <HAL_DMA_Abort_IT+0x298>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d004      	beq.n	80037de <HAL_DMA_Abort_IT+0x24e>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a14      	ldr	r2, [pc, #80]	; (800382c <HAL_DMA_Abort_IT+0x29c>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d128      	bne.n	8003830 <HAL_DMA_Abort_IT+0x2a0>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	6812      	ldr	r2, [r2, #0]
 80037e8:	f022 0201 	bic.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	e027      	b.n	8003840 <HAL_DMA_Abort_IT+0x2b0>
 80037f0:	40020010 	.word	0x40020010
 80037f4:	40020028 	.word	0x40020028
 80037f8:	40020040 	.word	0x40020040
 80037fc:	40020058 	.word	0x40020058
 8003800:	40020070 	.word	0x40020070
 8003804:	40020088 	.word	0x40020088
 8003808:	400200a0 	.word	0x400200a0
 800380c:	400200b8 	.word	0x400200b8
 8003810:	40020410 	.word	0x40020410
 8003814:	40020428 	.word	0x40020428
 8003818:	40020440 	.word	0x40020440
 800381c:	40020458 	.word	0x40020458
 8003820:	40020470 	.word	0x40020470
 8003824:	40020488 	.word	0x40020488
 8003828:	400204a0 	.word	0x400204a0
 800382c:	400204b8 	.word	0x400204b8
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6812      	ldr	r2, [r2, #0]
 8003838:	6812      	ldr	r2, [r2, #0]
 800383a:	f022 0201 	bic.w	r2, r2, #1
 800383e:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a5c      	ldr	r2, [pc, #368]	; (80039b8 <HAL_DMA_Abort_IT+0x428>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d072      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a5b      	ldr	r2, [pc, #364]	; (80039bc <HAL_DMA_Abort_IT+0x42c>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d06d      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a59      	ldr	r2, [pc, #356]	; (80039c0 <HAL_DMA_Abort_IT+0x430>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d068      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a58      	ldr	r2, [pc, #352]	; (80039c4 <HAL_DMA_Abort_IT+0x434>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d063      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a56      	ldr	r2, [pc, #344]	; (80039c8 <HAL_DMA_Abort_IT+0x438>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d05e      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a55      	ldr	r2, [pc, #340]	; (80039cc <HAL_DMA_Abort_IT+0x43c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d059      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a53      	ldr	r2, [pc, #332]	; (80039d0 <HAL_DMA_Abort_IT+0x440>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d054      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a52      	ldr	r2, [pc, #328]	; (80039d4 <HAL_DMA_Abort_IT+0x444>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d04f      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a50      	ldr	r2, [pc, #320]	; (80039d8 <HAL_DMA_Abort_IT+0x448>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d04a      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a4f      	ldr	r2, [pc, #316]	; (80039dc <HAL_DMA_Abort_IT+0x44c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d045      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a4d      	ldr	r2, [pc, #308]	; (80039e0 <HAL_DMA_Abort_IT+0x450>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d040      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a4c      	ldr	r2, [pc, #304]	; (80039e4 <HAL_DMA_Abort_IT+0x454>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d03b      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a4a      	ldr	r2, [pc, #296]	; (80039e8 <HAL_DMA_Abort_IT+0x458>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d036      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a49      	ldr	r2, [pc, #292]	; (80039ec <HAL_DMA_Abort_IT+0x45c>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d031      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a47      	ldr	r2, [pc, #284]	; (80039f0 <HAL_DMA_Abort_IT+0x460>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d02c      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a46      	ldr	r2, [pc, #280]	; (80039f4 <HAL_DMA_Abort_IT+0x464>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d027      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a44      	ldr	r2, [pc, #272]	; (80039f8 <HAL_DMA_Abort_IT+0x468>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d022      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a43      	ldr	r2, [pc, #268]	; (80039fc <HAL_DMA_Abort_IT+0x46c>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d01d      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a41      	ldr	r2, [pc, #260]	; (8003a00 <HAL_DMA_Abort_IT+0x470>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d018      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a40      	ldr	r2, [pc, #256]	; (8003a04 <HAL_DMA_Abort_IT+0x474>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d013      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a3e      	ldr	r2, [pc, #248]	; (8003a08 <HAL_DMA_Abort_IT+0x478>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d00e      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a3d      	ldr	r2, [pc, #244]	; (8003a0c <HAL_DMA_Abort_IT+0x47c>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d009      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a3b      	ldr	r2, [pc, #236]	; (8003a10 <HAL_DMA_Abort_IT+0x480>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d004      	beq.n	8003930 <HAL_DMA_Abort_IT+0x3a0>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a3a      	ldr	r2, [pc, #232]	; (8003a14 <HAL_DMA_Abort_IT+0x484>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d101      	bne.n	8003934 <HAL_DMA_Abort_IT+0x3a4>
 8003930:	2301      	movs	r3, #1
 8003932:	e000      	b.n	8003936 <HAL_DMA_Abort_IT+0x3a6>
 8003934:	2300      	movs	r3, #0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d028      	beq.n	800398c <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003948:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800394e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003954:	f003 031f 	and.w	r3, r3, #31
 8003958:	2201      	movs	r2, #1
 800395a:	409a      	lsls	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003968:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00c      	beq.n	800398c <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003980:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800398a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	40020010 	.word	0x40020010
 80039bc:	40020028 	.word	0x40020028
 80039c0:	40020040 	.word	0x40020040
 80039c4:	40020058 	.word	0x40020058
 80039c8:	40020070 	.word	0x40020070
 80039cc:	40020088 	.word	0x40020088
 80039d0:	400200a0 	.word	0x400200a0
 80039d4:	400200b8 	.word	0x400200b8
 80039d8:	40020410 	.word	0x40020410
 80039dc:	40020428 	.word	0x40020428
 80039e0:	40020440 	.word	0x40020440
 80039e4:	40020458 	.word	0x40020458
 80039e8:	40020470 	.word	0x40020470
 80039ec:	40020488 	.word	0x40020488
 80039f0:	400204a0 	.word	0x400204a0
 80039f4:	400204b8 	.word	0x400204b8
 80039f8:	58025408 	.word	0x58025408
 80039fc:	5802541c 	.word	0x5802541c
 8003a00:	58025430 	.word	0x58025430
 8003a04:	58025444 	.word	0x58025444
 8003a08:	58025458 	.word	0x58025458
 8003a0c:	5802546c 	.word	0x5802546c
 8003a10:	58025480 	.word	0x58025480
 8003a14:	58025494 	.word	0x58025494

08003a18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08a      	sub	sp, #40	; 0x28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a24:	4b67      	ldr	r3, [pc, #412]	; (8003bc4 <HAL_DMA_IRQHandler+0x1ac>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a67      	ldr	r2, [pc, #412]	; (8003bc8 <HAL_DMA_IRQHandler+0x1b0>)
 8003a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2e:	0a9b      	lsrs	r3, r3, #10
 8003a30:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a36:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a3c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003a3e:	6a3b      	ldr	r3, [r7, #32]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a5f      	ldr	r2, [pc, #380]	; (8003bcc <HAL_DMA_IRQHandler+0x1b4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d04a      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a5d      	ldr	r2, [pc, #372]	; (8003bd0 <HAL_DMA_IRQHandler+0x1b8>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d045      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a5c      	ldr	r2, [pc, #368]	; (8003bd4 <HAL_DMA_IRQHandler+0x1bc>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d040      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a5a      	ldr	r2, [pc, #360]	; (8003bd8 <HAL_DMA_IRQHandler+0x1c0>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d03b      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a59      	ldr	r2, [pc, #356]	; (8003bdc <HAL_DMA_IRQHandler+0x1c4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d036      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a57      	ldr	r2, [pc, #348]	; (8003be0 <HAL_DMA_IRQHandler+0x1c8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d031      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a56      	ldr	r2, [pc, #344]	; (8003be4 <HAL_DMA_IRQHandler+0x1cc>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d02c      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a54      	ldr	r2, [pc, #336]	; (8003be8 <HAL_DMA_IRQHandler+0x1d0>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d027      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a53      	ldr	r2, [pc, #332]	; (8003bec <HAL_DMA_IRQHandler+0x1d4>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d022      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a51      	ldr	r2, [pc, #324]	; (8003bf0 <HAL_DMA_IRQHandler+0x1d8>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d01d      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a50      	ldr	r2, [pc, #320]	; (8003bf4 <HAL_DMA_IRQHandler+0x1dc>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d018      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a4e      	ldr	r2, [pc, #312]	; (8003bf8 <HAL_DMA_IRQHandler+0x1e0>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d013      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a4d      	ldr	r2, [pc, #308]	; (8003bfc <HAL_DMA_IRQHandler+0x1e4>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d00e      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a4b      	ldr	r2, [pc, #300]	; (8003c00 <HAL_DMA_IRQHandler+0x1e8>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d009      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a4a      	ldr	r2, [pc, #296]	; (8003c04 <HAL_DMA_IRQHandler+0x1ec>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d004      	beq.n	8003aea <HAL_DMA_IRQHandler+0xd2>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a48      	ldr	r2, [pc, #288]	; (8003c08 <HAL_DMA_IRQHandler+0x1f0>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d101      	bne.n	8003aee <HAL_DMA_IRQHandler+0xd6>
 8003aea:	2301      	movs	r3, #1
 8003aec:	e000      	b.n	8003af0 <HAL_DMA_IRQHandler+0xd8>
 8003aee:	2300      	movs	r3, #0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 842b 	beq.w	800434c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003afa:	f003 031f 	and.w	r3, r3, #31
 8003afe:	2208      	movs	r2, #8
 8003b00:	409a      	lsls	r2, r3
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f000 80a2 	beq.w	8003c50 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a2e      	ldr	r2, [pc, #184]	; (8003bcc <HAL_DMA_IRQHandler+0x1b4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d04a      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a2d      	ldr	r2, [pc, #180]	; (8003bd0 <HAL_DMA_IRQHandler+0x1b8>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d045      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a2b      	ldr	r2, [pc, #172]	; (8003bd4 <HAL_DMA_IRQHandler+0x1bc>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d040      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a2a      	ldr	r2, [pc, #168]	; (8003bd8 <HAL_DMA_IRQHandler+0x1c0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d03b      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a28      	ldr	r2, [pc, #160]	; (8003bdc <HAL_DMA_IRQHandler+0x1c4>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d036      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a27      	ldr	r2, [pc, #156]	; (8003be0 <HAL_DMA_IRQHandler+0x1c8>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d031      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a25      	ldr	r2, [pc, #148]	; (8003be4 <HAL_DMA_IRQHandler+0x1cc>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d02c      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a24      	ldr	r2, [pc, #144]	; (8003be8 <HAL_DMA_IRQHandler+0x1d0>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d027      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a22      	ldr	r2, [pc, #136]	; (8003bec <HAL_DMA_IRQHandler+0x1d4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d022      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a21      	ldr	r2, [pc, #132]	; (8003bf0 <HAL_DMA_IRQHandler+0x1d8>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d01d      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a1f      	ldr	r2, [pc, #124]	; (8003bf4 <HAL_DMA_IRQHandler+0x1dc>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d018      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a1e      	ldr	r2, [pc, #120]	; (8003bf8 <HAL_DMA_IRQHandler+0x1e0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d013      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a1c      	ldr	r2, [pc, #112]	; (8003bfc <HAL_DMA_IRQHandler+0x1e4>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d00e      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a1b      	ldr	r2, [pc, #108]	; (8003c00 <HAL_DMA_IRQHandler+0x1e8>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d009      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a19      	ldr	r2, [pc, #100]	; (8003c04 <HAL_DMA_IRQHandler+0x1ec>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d004      	beq.n	8003bac <HAL_DMA_IRQHandler+0x194>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a18      	ldr	r2, [pc, #96]	; (8003c08 <HAL_DMA_IRQHandler+0x1f0>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d12f      	bne.n	8003c0c <HAL_DMA_IRQHandler+0x1f4>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	bf14      	ite	ne
 8003bba:	2301      	movne	r3, #1
 8003bbc:	2300      	moveq	r3, #0
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	e02e      	b.n	8003c20 <HAL_DMA_IRQHandler+0x208>
 8003bc2:	bf00      	nop
 8003bc4:	2400000c 	.word	0x2400000c
 8003bc8:	1b4e81b5 	.word	0x1b4e81b5
 8003bcc:	40020010 	.word	0x40020010
 8003bd0:	40020028 	.word	0x40020028
 8003bd4:	40020040 	.word	0x40020040
 8003bd8:	40020058 	.word	0x40020058
 8003bdc:	40020070 	.word	0x40020070
 8003be0:	40020088 	.word	0x40020088
 8003be4:	400200a0 	.word	0x400200a0
 8003be8:	400200b8 	.word	0x400200b8
 8003bec:	40020410 	.word	0x40020410
 8003bf0:	40020428 	.word	0x40020428
 8003bf4:	40020440 	.word	0x40020440
 8003bf8:	40020458 	.word	0x40020458
 8003bfc:	40020470 	.word	0x40020470
 8003c00:	40020488 	.word	0x40020488
 8003c04:	400204a0 	.word	0x400204a0
 8003c08:	400204b8 	.word	0x400204b8
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0308 	and.w	r3, r3, #8
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	bf14      	ite	ne
 8003c1a:	2301      	movne	r3, #1
 8003c1c:	2300      	moveq	r3, #0
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d015      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6812      	ldr	r2, [r2, #0]
 8003c2c:	6812      	ldr	r2, [r2, #0]
 8003c2e:	f022 0204 	bic.w	r2, r2, #4
 8003c32:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c38:	f003 031f 	and.w	r3, r3, #31
 8003c3c:	2208      	movs	r2, #8
 8003c3e:	409a      	lsls	r2, r3
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c48:	f043 0201 	orr.w	r2, r3, #1
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c54:	f003 031f 	and.w	r3, r3, #31
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c5e:	f003 0301 	and.w	r3, r3, #1
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d06e      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a69      	ldr	r2, [pc, #420]	; (8003e10 <HAL_DMA_IRQHandler+0x3f8>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d04a      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a67      	ldr	r2, [pc, #412]	; (8003e14 <HAL_DMA_IRQHandler+0x3fc>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d045      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a66      	ldr	r2, [pc, #408]	; (8003e18 <HAL_DMA_IRQHandler+0x400>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d040      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a64      	ldr	r2, [pc, #400]	; (8003e1c <HAL_DMA_IRQHandler+0x404>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d03b      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a63      	ldr	r2, [pc, #396]	; (8003e20 <HAL_DMA_IRQHandler+0x408>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d036      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a61      	ldr	r2, [pc, #388]	; (8003e24 <HAL_DMA_IRQHandler+0x40c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d031      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a60      	ldr	r2, [pc, #384]	; (8003e28 <HAL_DMA_IRQHandler+0x410>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d02c      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a5e      	ldr	r2, [pc, #376]	; (8003e2c <HAL_DMA_IRQHandler+0x414>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d027      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a5d      	ldr	r2, [pc, #372]	; (8003e30 <HAL_DMA_IRQHandler+0x418>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d022      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a5b      	ldr	r2, [pc, #364]	; (8003e34 <HAL_DMA_IRQHandler+0x41c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d01d      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a5a      	ldr	r2, [pc, #360]	; (8003e38 <HAL_DMA_IRQHandler+0x420>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d018      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a58      	ldr	r2, [pc, #352]	; (8003e3c <HAL_DMA_IRQHandler+0x424>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d013      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a57      	ldr	r2, [pc, #348]	; (8003e40 <HAL_DMA_IRQHandler+0x428>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d00e      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a55      	ldr	r2, [pc, #340]	; (8003e44 <HAL_DMA_IRQHandler+0x42c>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a54      	ldr	r2, [pc, #336]	; (8003e48 <HAL_DMA_IRQHandler+0x430>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d004      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ee>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a52      	ldr	r2, [pc, #328]	; (8003e4c <HAL_DMA_IRQHandler+0x434>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d10a      	bne.n	8003d1c <HAL_DMA_IRQHandler+0x304>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	695b      	ldr	r3, [r3, #20]
 8003d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	e003      	b.n	8003d24 <HAL_DMA_IRQHandler+0x30c>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2300      	movs	r3, #0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00d      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2c:	f003 031f 	and.w	r3, r3, #31
 8003d30:	2201      	movs	r2, #1
 8003d32:	409a      	lsls	r2, r3
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d3c:	f043 0202 	orr.w	r2, r3, #2
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d48:	f003 031f 	and.w	r3, r3, #31
 8003d4c:	2204      	movs	r2, #4
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f000 808f 	beq.w	8003e78 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a2c      	ldr	r2, [pc, #176]	; (8003e10 <HAL_DMA_IRQHandler+0x3f8>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d04a      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a2a      	ldr	r2, [pc, #168]	; (8003e14 <HAL_DMA_IRQHandler+0x3fc>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d045      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a29      	ldr	r2, [pc, #164]	; (8003e18 <HAL_DMA_IRQHandler+0x400>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d040      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a27      	ldr	r2, [pc, #156]	; (8003e1c <HAL_DMA_IRQHandler+0x404>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d03b      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a26      	ldr	r2, [pc, #152]	; (8003e20 <HAL_DMA_IRQHandler+0x408>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d036      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a24      	ldr	r2, [pc, #144]	; (8003e24 <HAL_DMA_IRQHandler+0x40c>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d031      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a23      	ldr	r2, [pc, #140]	; (8003e28 <HAL_DMA_IRQHandler+0x410>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d02c      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a21      	ldr	r2, [pc, #132]	; (8003e2c <HAL_DMA_IRQHandler+0x414>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d027      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a20      	ldr	r2, [pc, #128]	; (8003e30 <HAL_DMA_IRQHandler+0x418>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d022      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a1e      	ldr	r2, [pc, #120]	; (8003e34 <HAL_DMA_IRQHandler+0x41c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d01d      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a1d      	ldr	r2, [pc, #116]	; (8003e38 <HAL_DMA_IRQHandler+0x420>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d018      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a1b      	ldr	r2, [pc, #108]	; (8003e3c <HAL_DMA_IRQHandler+0x424>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d013      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a1a      	ldr	r2, [pc, #104]	; (8003e40 <HAL_DMA_IRQHandler+0x428>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d00e      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a18      	ldr	r2, [pc, #96]	; (8003e44 <HAL_DMA_IRQHandler+0x42c>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d009      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a17      	ldr	r2, [pc, #92]	; (8003e48 <HAL_DMA_IRQHandler+0x430>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d004      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x3e2>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a15      	ldr	r2, [pc, #84]	; (8003e4c <HAL_DMA_IRQHandler+0x434>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d12a      	bne.n	8003e50 <HAL_DMA_IRQHandler+0x438>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	bf14      	ite	ne
 8003e08:	2301      	movne	r3, #1
 8003e0a:	2300      	moveq	r3, #0
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	e023      	b.n	8003e58 <HAL_DMA_IRQHandler+0x440>
 8003e10:	40020010 	.word	0x40020010
 8003e14:	40020028 	.word	0x40020028
 8003e18:	40020040 	.word	0x40020040
 8003e1c:	40020058 	.word	0x40020058
 8003e20:	40020070 	.word	0x40020070
 8003e24:	40020088 	.word	0x40020088
 8003e28:	400200a0 	.word	0x400200a0
 8003e2c:	400200b8 	.word	0x400200b8
 8003e30:	40020410 	.word	0x40020410
 8003e34:	40020428 	.word	0x40020428
 8003e38:	40020440 	.word	0x40020440
 8003e3c:	40020458 	.word	0x40020458
 8003e40:	40020470 	.word	0x40020470
 8003e44:	40020488 	.word	0x40020488
 8003e48:	400204a0 	.word	0x400204a0
 8003e4c:	400204b8 	.word	0x400204b8
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2300      	movs	r3, #0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00d      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e60:	f003 031f 	and.w	r3, r3, #31
 8003e64:	2204      	movs	r2, #4
 8003e66:	409a      	lsls	r2, r3
 8003e68:	6a3b      	ldr	r3, [r7, #32]
 8003e6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e70:	f043 0204 	orr.w	r2, r3, #4
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	2210      	movs	r2, #16
 8003e82:	409a      	lsls	r2, r3
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 80a6 	beq.w	8003fda <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a85      	ldr	r2, [pc, #532]	; (80040a8 <HAL_DMA_IRQHandler+0x690>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d04a      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a83      	ldr	r2, [pc, #524]	; (80040ac <HAL_DMA_IRQHandler+0x694>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d045      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a82      	ldr	r2, [pc, #520]	; (80040b0 <HAL_DMA_IRQHandler+0x698>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d040      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a80      	ldr	r2, [pc, #512]	; (80040b4 <HAL_DMA_IRQHandler+0x69c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d03b      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a7f      	ldr	r2, [pc, #508]	; (80040b8 <HAL_DMA_IRQHandler+0x6a0>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d036      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a7d      	ldr	r2, [pc, #500]	; (80040bc <HAL_DMA_IRQHandler+0x6a4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d031      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a7c      	ldr	r2, [pc, #496]	; (80040c0 <HAL_DMA_IRQHandler+0x6a8>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d02c      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a7a      	ldr	r2, [pc, #488]	; (80040c4 <HAL_DMA_IRQHandler+0x6ac>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d027      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a79      	ldr	r2, [pc, #484]	; (80040c8 <HAL_DMA_IRQHandler+0x6b0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d022      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a77      	ldr	r2, [pc, #476]	; (80040cc <HAL_DMA_IRQHandler+0x6b4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d01d      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a76      	ldr	r2, [pc, #472]	; (80040d0 <HAL_DMA_IRQHandler+0x6b8>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d018      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a74      	ldr	r2, [pc, #464]	; (80040d4 <HAL_DMA_IRQHandler+0x6bc>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d013      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a73      	ldr	r2, [pc, #460]	; (80040d8 <HAL_DMA_IRQHandler+0x6c0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d00e      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a71      	ldr	r2, [pc, #452]	; (80040dc <HAL_DMA_IRQHandler+0x6c4>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d009      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a70      	ldr	r2, [pc, #448]	; (80040e0 <HAL_DMA_IRQHandler+0x6c8>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d004      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x516>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a6e      	ldr	r2, [pc, #440]	; (80040e4 <HAL_DMA_IRQHandler+0x6cc>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d10a      	bne.n	8003f44 <HAL_DMA_IRQHandler+0x52c>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0308 	and.w	r3, r3, #8
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf14      	ite	ne
 8003f3c:	2301      	movne	r3, #1
 8003f3e:	2300      	moveq	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e009      	b.n	8003f58 <HAL_DMA_IRQHandler+0x540>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0304 	and.w	r3, r3, #4
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	bf14      	ite	ne
 8003f52:	2301      	movne	r3, #1
 8003f54:	2300      	moveq	r3, #0
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d03e      	beq.n	8003fda <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f60:	f003 031f 	and.w	r3, r3, #31
 8003f64:	2210      	movs	r2, #16
 8003f66:	409a      	lsls	r2, r3
 8003f68:	6a3b      	ldr	r3, [r7, #32]
 8003f6a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d018      	beq.n	8003fac <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d108      	bne.n	8003f9a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d024      	beq.n	8003fda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	4798      	blx	r3
 8003f98:	e01f      	b.n	8003fda <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d01b      	beq.n	8003fda <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	4798      	blx	r3
 8003faa:	e016      	b.n	8003fda <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d107      	bne.n	8003fca <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	6812      	ldr	r2, [r2, #0]
 8003fc2:	6812      	ldr	r2, [r2, #0]
 8003fc4:	f022 0208 	bic.w	r2, r2, #8
 8003fc8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d003      	beq.n	8003fda <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fde:	f003 031f 	and.w	r3, r3, #31
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	409a      	lsls	r2, r3
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 8110 	beq.w	8004210 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a2c      	ldr	r2, [pc, #176]	; (80040a8 <HAL_DMA_IRQHandler+0x690>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d04a      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a2b      	ldr	r2, [pc, #172]	; (80040ac <HAL_DMA_IRQHandler+0x694>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d045      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a29      	ldr	r2, [pc, #164]	; (80040b0 <HAL_DMA_IRQHandler+0x698>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d040      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a28      	ldr	r2, [pc, #160]	; (80040b4 <HAL_DMA_IRQHandler+0x69c>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d03b      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a26      	ldr	r2, [pc, #152]	; (80040b8 <HAL_DMA_IRQHandler+0x6a0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d036      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a25      	ldr	r2, [pc, #148]	; (80040bc <HAL_DMA_IRQHandler+0x6a4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d031      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a23      	ldr	r2, [pc, #140]	; (80040c0 <HAL_DMA_IRQHandler+0x6a8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d02c      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a22      	ldr	r2, [pc, #136]	; (80040c4 <HAL_DMA_IRQHandler+0x6ac>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d027      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a20      	ldr	r2, [pc, #128]	; (80040c8 <HAL_DMA_IRQHandler+0x6b0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d022      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a1f      	ldr	r2, [pc, #124]	; (80040cc <HAL_DMA_IRQHandler+0x6b4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d01d      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1d      	ldr	r2, [pc, #116]	; (80040d0 <HAL_DMA_IRQHandler+0x6b8>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d018      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a1c      	ldr	r2, [pc, #112]	; (80040d4 <HAL_DMA_IRQHandler+0x6bc>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d013      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a1a      	ldr	r2, [pc, #104]	; (80040d8 <HAL_DMA_IRQHandler+0x6c0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d00e      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a19      	ldr	r2, [pc, #100]	; (80040dc <HAL_DMA_IRQHandler+0x6c4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d009      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a17      	ldr	r2, [pc, #92]	; (80040e0 <HAL_DMA_IRQHandler+0x6c8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d004      	beq.n	8004090 <HAL_DMA_IRQHandler+0x678>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a16      	ldr	r2, [pc, #88]	; (80040e4 <HAL_DMA_IRQHandler+0x6cc>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d12b      	bne.n	80040e8 <HAL_DMA_IRQHandler+0x6d0>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	2b00      	cmp	r3, #0
 800409c:	bf14      	ite	ne
 800409e:	2301      	movne	r3, #1
 80040a0:	2300      	moveq	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	e02a      	b.n	80040fc <HAL_DMA_IRQHandler+0x6e4>
 80040a6:	bf00      	nop
 80040a8:	40020010 	.word	0x40020010
 80040ac:	40020028 	.word	0x40020028
 80040b0:	40020040 	.word	0x40020040
 80040b4:	40020058 	.word	0x40020058
 80040b8:	40020070 	.word	0x40020070
 80040bc:	40020088 	.word	0x40020088
 80040c0:	400200a0 	.word	0x400200a0
 80040c4:	400200b8 	.word	0x400200b8
 80040c8:	40020410 	.word	0x40020410
 80040cc:	40020428 	.word	0x40020428
 80040d0:	40020440 	.word	0x40020440
 80040d4:	40020458 	.word	0x40020458
 80040d8:	40020470 	.word	0x40020470
 80040dc:	40020488 	.word	0x40020488
 80040e0:	400204a0 	.word	0x400204a0
 80040e4:	400204b8 	.word	0x400204b8
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	bf14      	ite	ne
 80040f6:	2301      	movne	r3, #1
 80040f8:	2300      	moveq	r3, #0
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f000 8087 	beq.w	8004210 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004106:	f003 031f 	and.w	r3, r3, #31
 800410a:	2220      	movs	r2, #32
 800410c:	409a      	lsls	r2, r3
 800410e:	6a3b      	ldr	r3, [r7, #32]
 8004110:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b04      	cmp	r3, #4
 800411c:	d139      	bne.n	8004192 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	f022 0216 	bic.w	r2, r2, #22
 800412c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6812      	ldr	r2, [r2, #0]
 8004136:	6952      	ldr	r2, [r2, #20]
 8004138:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800413c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	2b00      	cmp	r3, #0
 8004144:	d103      	bne.n	800414e <HAL_DMA_IRQHandler+0x736>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414a:	2b00      	cmp	r3, #0
 800414c:	d007      	beq.n	800415e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6812      	ldr	r2, [r2, #0]
 8004156:	6812      	ldr	r2, [r2, #0]
 8004158:	f022 0208 	bic.w	r2, r2, #8
 800415c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004162:	f003 031f 	and.w	r3, r3, #31
 8004166:	223f      	movs	r2, #63	; 0x3f
 8004168:	409a      	lsls	r2, r3
 800416a:	6a3b      	ldr	r3, [r7, #32]
 800416c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 834a 	beq.w	800481c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	4798      	blx	r3
          }
          return;
 8004190:	e344      	b.n	800481c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d018      	beq.n	80041d2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d108      	bne.n	80041c0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d02c      	beq.n	8004210 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	4798      	blx	r3
 80041be:	e027      	b.n	8004210 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d023      	beq.n	8004210 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	4798      	blx	r3
 80041d0:	e01e      	b.n	8004210 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10f      	bne.n	8004200 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	6812      	ldr	r2, [r2, #0]
 80041ea:	f022 0210 	bic.w	r2, r2, #16
 80041ee:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004214:	2b00      	cmp	r3, #0
 8004216:	f000 8306 	beq.w	8004826 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 8088 	beq.w	8004338 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2204      	movs	r2, #4
 800422c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a7a      	ldr	r2, [pc, #488]	; (8004420 <HAL_DMA_IRQHandler+0xa08>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d04a      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a79      	ldr	r2, [pc, #484]	; (8004424 <HAL_DMA_IRQHandler+0xa0c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d045      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a77      	ldr	r2, [pc, #476]	; (8004428 <HAL_DMA_IRQHandler+0xa10>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d040      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a76      	ldr	r2, [pc, #472]	; (800442c <HAL_DMA_IRQHandler+0xa14>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d03b      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a74      	ldr	r2, [pc, #464]	; (8004430 <HAL_DMA_IRQHandler+0xa18>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d036      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a73      	ldr	r2, [pc, #460]	; (8004434 <HAL_DMA_IRQHandler+0xa1c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d031      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a71      	ldr	r2, [pc, #452]	; (8004438 <HAL_DMA_IRQHandler+0xa20>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d02c      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a70      	ldr	r2, [pc, #448]	; (800443c <HAL_DMA_IRQHandler+0xa24>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d027      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a6e      	ldr	r2, [pc, #440]	; (8004440 <HAL_DMA_IRQHandler+0xa28>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d022      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a6d      	ldr	r2, [pc, #436]	; (8004444 <HAL_DMA_IRQHandler+0xa2c>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d01d      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a6b      	ldr	r2, [pc, #428]	; (8004448 <HAL_DMA_IRQHandler+0xa30>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d018      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a6a      	ldr	r2, [pc, #424]	; (800444c <HAL_DMA_IRQHandler+0xa34>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d013      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a68      	ldr	r2, [pc, #416]	; (8004450 <HAL_DMA_IRQHandler+0xa38>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d00e      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a67      	ldr	r2, [pc, #412]	; (8004454 <HAL_DMA_IRQHandler+0xa3c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d009      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a65      	ldr	r2, [pc, #404]	; (8004458 <HAL_DMA_IRQHandler+0xa40>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d004      	beq.n	80042d0 <HAL_DMA_IRQHandler+0x8b8>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a64      	ldr	r2, [pc, #400]	; (800445c <HAL_DMA_IRQHandler+0xa44>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d108      	bne.n	80042e2 <HAL_DMA_IRQHandler+0x8ca>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	6812      	ldr	r2, [r2, #0]
 80042d8:	6812      	ldr	r2, [r2, #0]
 80042da:	f022 0201 	bic.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e007      	b.n	80042f2 <HAL_DMA_IRQHandler+0x8da>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	6812      	ldr	r2, [r2, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	3301      	adds	r3, #1
 80042f6:	60fb      	str	r3, [r7, #12]
 80042f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d807      	bhi.n	800430e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1f2      	bne.n	80042f2 <HAL_DMA_IRQHandler+0x8da>
 800430c:	e000      	b.n	8004310 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800430e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d004      	beq.n	8004330 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2203      	movs	r2, #3
 800432a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800432e:	e003      	b.n	8004338 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800433c:	2b00      	cmp	r3, #0
 800433e:	f000 8272 	beq.w	8004826 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	4798      	blx	r3
 800434a:	e26c      	b.n	8004826 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a43      	ldr	r2, [pc, #268]	; (8004460 <HAL_DMA_IRQHandler+0xa48>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d022      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a42      	ldr	r2, [pc, #264]	; (8004464 <HAL_DMA_IRQHandler+0xa4c>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d01d      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a40      	ldr	r2, [pc, #256]	; (8004468 <HAL_DMA_IRQHandler+0xa50>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d018      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a3f      	ldr	r2, [pc, #252]	; (800446c <HAL_DMA_IRQHandler+0xa54>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d013      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a3d      	ldr	r2, [pc, #244]	; (8004470 <HAL_DMA_IRQHandler+0xa58>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d00e      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a3c      	ldr	r2, [pc, #240]	; (8004474 <HAL_DMA_IRQHandler+0xa5c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d009      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a3a      	ldr	r2, [pc, #232]	; (8004478 <HAL_DMA_IRQHandler+0xa60>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d004      	beq.n	800439c <HAL_DMA_IRQHandler+0x984>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a39      	ldr	r2, [pc, #228]	; (800447c <HAL_DMA_IRQHandler+0xa64>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d101      	bne.n	80043a0 <HAL_DMA_IRQHandler+0x988>
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <HAL_DMA_IRQHandler+0x98a>
 80043a0:	2300      	movs	r3, #0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	f000 823f 	beq.w	8004826 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b4:	f003 031f 	and.w	r3, r3, #31
 80043b8:	2204      	movs	r2, #4
 80043ba:	409a      	lsls	r2, r3
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	4013      	ands	r3, r2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80cd 	beq.w	8004560 <HAL_DMA_IRQHandler+0xb48>
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 80c7 	beq.w	8004560 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d6:	f003 031f 	and.w	r3, r3, #31
 80043da:	2204      	movs	r2, #4
 80043dc:	409a      	lsls	r2, r3
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d049      	beq.n	8004480 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d109      	bne.n	800440a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 8210 	beq.w	8004820 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004408:	e20a      	b.n	8004820 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 8206 	beq.w	8004820 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800441c:	e200      	b.n	8004820 <HAL_DMA_IRQHandler+0xe08>
 800441e:	bf00      	nop
 8004420:	40020010 	.word	0x40020010
 8004424:	40020028 	.word	0x40020028
 8004428:	40020040 	.word	0x40020040
 800442c:	40020058 	.word	0x40020058
 8004430:	40020070 	.word	0x40020070
 8004434:	40020088 	.word	0x40020088
 8004438:	400200a0 	.word	0x400200a0
 800443c:	400200b8 	.word	0x400200b8
 8004440:	40020410 	.word	0x40020410
 8004444:	40020428 	.word	0x40020428
 8004448:	40020440 	.word	0x40020440
 800444c:	40020458 	.word	0x40020458
 8004450:	40020470 	.word	0x40020470
 8004454:	40020488 	.word	0x40020488
 8004458:	400204a0 	.word	0x400204a0
 800445c:	400204b8 	.word	0x400204b8
 8004460:	58025408 	.word	0x58025408
 8004464:	5802541c 	.word	0x5802541c
 8004468:	58025430 	.word	0x58025430
 800446c:	58025444 	.word	0x58025444
 8004470:	58025458 	.word	0x58025458
 8004474:	5802546c 	.word	0x5802546c
 8004478:	58025480 	.word	0x58025480
 800447c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	2b00      	cmp	r3, #0
 8004488:	d160      	bne.n	800454c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a8c      	ldr	r2, [pc, #560]	; (80046c0 <HAL_DMA_IRQHandler+0xca8>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d04a      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a8a      	ldr	r2, [pc, #552]	; (80046c4 <HAL_DMA_IRQHandler+0xcac>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d045      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a89      	ldr	r2, [pc, #548]	; (80046c8 <HAL_DMA_IRQHandler+0xcb0>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d040      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a87      	ldr	r2, [pc, #540]	; (80046cc <HAL_DMA_IRQHandler+0xcb4>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d03b      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a86      	ldr	r2, [pc, #536]	; (80046d0 <HAL_DMA_IRQHandler+0xcb8>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d036      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a84      	ldr	r2, [pc, #528]	; (80046d4 <HAL_DMA_IRQHandler+0xcbc>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d031      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a83      	ldr	r2, [pc, #524]	; (80046d8 <HAL_DMA_IRQHandler+0xcc0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d02c      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a81      	ldr	r2, [pc, #516]	; (80046dc <HAL_DMA_IRQHandler+0xcc4>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d027      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a80      	ldr	r2, [pc, #512]	; (80046e0 <HAL_DMA_IRQHandler+0xcc8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d022      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a7e      	ldr	r2, [pc, #504]	; (80046e4 <HAL_DMA_IRQHandler+0xccc>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d01d      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a7d      	ldr	r2, [pc, #500]	; (80046e8 <HAL_DMA_IRQHandler+0xcd0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d018      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a7b      	ldr	r2, [pc, #492]	; (80046ec <HAL_DMA_IRQHandler+0xcd4>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d013      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a7a      	ldr	r2, [pc, #488]	; (80046f0 <HAL_DMA_IRQHandler+0xcd8>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d00e      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a78      	ldr	r2, [pc, #480]	; (80046f4 <HAL_DMA_IRQHandler+0xcdc>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d009      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a77      	ldr	r2, [pc, #476]	; (80046f8 <HAL_DMA_IRQHandler+0xce0>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d004      	beq.n	800452a <HAL_DMA_IRQHandler+0xb12>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a75      	ldr	r2, [pc, #468]	; (80046fc <HAL_DMA_IRQHandler+0xce4>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d108      	bne.n	800453c <HAL_DMA_IRQHandler+0xb24>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	6812      	ldr	r2, [r2, #0]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	f022 0208 	bic.w	r2, r2, #8
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	e007      	b.n	800454c <HAL_DMA_IRQHandler+0xb34>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	6812      	ldr	r2, [r2, #0]
 8004546:	f022 0204 	bic.w	r2, r2, #4
 800454a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 8165 	beq.w	8004820 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800455e:	e15f      	b.n	8004820 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004564:	f003 031f 	and.w	r3, r3, #31
 8004568:	2202      	movs	r2, #2
 800456a:	409a      	lsls	r2, r3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	f000 80c5 	beq.w	8004700 <HAL_DMA_IRQHandler+0xce8>
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 80bf 	beq.w	8004700 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004586:	f003 031f 	and.w	r3, r3, #31
 800458a:	2202      	movs	r2, #2
 800458c:	409a      	lsls	r2, r3
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d018      	beq.n	80045ce <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 813a 	beq.w	8004824 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b8:	e134      	b.n	8004824 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 8130 	beq.w	8004824 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045cc:	e12a      	b.n	8004824 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d168      	bne.n	80046aa <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a38      	ldr	r2, [pc, #224]	; (80046c0 <HAL_DMA_IRQHandler+0xca8>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d04a      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a37      	ldr	r2, [pc, #220]	; (80046c4 <HAL_DMA_IRQHandler+0xcac>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d045      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a35      	ldr	r2, [pc, #212]	; (80046c8 <HAL_DMA_IRQHandler+0xcb0>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d040      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a34      	ldr	r2, [pc, #208]	; (80046cc <HAL_DMA_IRQHandler+0xcb4>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d03b      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a32      	ldr	r2, [pc, #200]	; (80046d0 <HAL_DMA_IRQHandler+0xcb8>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d036      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a31      	ldr	r2, [pc, #196]	; (80046d4 <HAL_DMA_IRQHandler+0xcbc>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d031      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a2f      	ldr	r2, [pc, #188]	; (80046d8 <HAL_DMA_IRQHandler+0xcc0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d02c      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a2e      	ldr	r2, [pc, #184]	; (80046dc <HAL_DMA_IRQHandler+0xcc4>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d027      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a2c      	ldr	r2, [pc, #176]	; (80046e0 <HAL_DMA_IRQHandler+0xcc8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d022      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2b      	ldr	r2, [pc, #172]	; (80046e4 <HAL_DMA_IRQHandler+0xccc>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d01d      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a29      	ldr	r2, [pc, #164]	; (80046e8 <HAL_DMA_IRQHandler+0xcd0>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d018      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a28      	ldr	r2, [pc, #160]	; (80046ec <HAL_DMA_IRQHandler+0xcd4>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d013      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a26      	ldr	r2, [pc, #152]	; (80046f0 <HAL_DMA_IRQHandler+0xcd8>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00e      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a25      	ldr	r2, [pc, #148]	; (80046f4 <HAL_DMA_IRQHandler+0xcdc>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d009      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a23      	ldr	r2, [pc, #140]	; (80046f8 <HAL_DMA_IRQHandler+0xce0>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d004      	beq.n	8004678 <HAL_DMA_IRQHandler+0xc60>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a22      	ldr	r2, [pc, #136]	; (80046fc <HAL_DMA_IRQHandler+0xce4>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d108      	bne.n	800468a <HAL_DMA_IRQHandler+0xc72>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6812      	ldr	r2, [r2, #0]
 8004680:	6812      	ldr	r2, [r2, #0]
 8004682:	f022 0214 	bic.w	r2, r2, #20
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	e007      	b.n	800469a <HAL_DMA_IRQHandler+0xc82>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	6812      	ldr	r2, [r2, #0]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	f022 020a 	bic.w	r2, r2, #10
 8004698:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f000 80b8 	beq.w	8004824 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046bc:	e0b2      	b.n	8004824 <HAL_DMA_IRQHandler+0xe0c>
 80046be:	bf00      	nop
 80046c0:	40020010 	.word	0x40020010
 80046c4:	40020028 	.word	0x40020028
 80046c8:	40020040 	.word	0x40020040
 80046cc:	40020058 	.word	0x40020058
 80046d0:	40020070 	.word	0x40020070
 80046d4:	40020088 	.word	0x40020088
 80046d8:	400200a0 	.word	0x400200a0
 80046dc:	400200b8 	.word	0x400200b8
 80046e0:	40020410 	.word	0x40020410
 80046e4:	40020428 	.word	0x40020428
 80046e8:	40020440 	.word	0x40020440
 80046ec:	40020458 	.word	0x40020458
 80046f0:	40020470 	.word	0x40020470
 80046f4:	40020488 	.word	0x40020488
 80046f8:	400204a0 	.word	0x400204a0
 80046fc:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004704:	f003 031f 	and.w	r3, r3, #31
 8004708:	2208      	movs	r2, #8
 800470a:	409a      	lsls	r2, r3
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	f000 8088 	beq.w	8004826 <HAL_DMA_IRQHandler+0xe0e>
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	f003 0308 	and.w	r3, r3, #8
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 8082 	beq.w	8004826 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a41      	ldr	r2, [pc, #260]	; (800482c <HAL_DMA_IRQHandler+0xe14>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d04a      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a3f      	ldr	r2, [pc, #252]	; (8004830 <HAL_DMA_IRQHandler+0xe18>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d045      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a3e      	ldr	r2, [pc, #248]	; (8004834 <HAL_DMA_IRQHandler+0xe1c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d040      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a3c      	ldr	r2, [pc, #240]	; (8004838 <HAL_DMA_IRQHandler+0xe20>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d03b      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a3b      	ldr	r2, [pc, #236]	; (800483c <HAL_DMA_IRQHandler+0xe24>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d036      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a39      	ldr	r2, [pc, #228]	; (8004840 <HAL_DMA_IRQHandler+0xe28>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d031      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a38      	ldr	r2, [pc, #224]	; (8004844 <HAL_DMA_IRQHandler+0xe2c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d02c      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a36      	ldr	r2, [pc, #216]	; (8004848 <HAL_DMA_IRQHandler+0xe30>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d027      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a35      	ldr	r2, [pc, #212]	; (800484c <HAL_DMA_IRQHandler+0xe34>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d022      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a33      	ldr	r2, [pc, #204]	; (8004850 <HAL_DMA_IRQHandler+0xe38>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d01d      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a32      	ldr	r2, [pc, #200]	; (8004854 <HAL_DMA_IRQHandler+0xe3c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d018      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a30      	ldr	r2, [pc, #192]	; (8004858 <HAL_DMA_IRQHandler+0xe40>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d013      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a2f      	ldr	r2, [pc, #188]	; (800485c <HAL_DMA_IRQHandler+0xe44>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d00e      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2d      	ldr	r2, [pc, #180]	; (8004860 <HAL_DMA_IRQHandler+0xe48>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d009      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a2c      	ldr	r2, [pc, #176]	; (8004864 <HAL_DMA_IRQHandler+0xe4c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d004      	beq.n	80047c2 <HAL_DMA_IRQHandler+0xdaa>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a2a      	ldr	r2, [pc, #168]	; (8004868 <HAL_DMA_IRQHandler+0xe50>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d108      	bne.n	80047d4 <HAL_DMA_IRQHandler+0xdbc>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6812      	ldr	r2, [r2, #0]
 80047ca:	6812      	ldr	r2, [r2, #0]
 80047cc:	f022 021c 	bic.w	r2, r2, #28
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	e007      	b.n	80047e4 <HAL_DMA_IRQHandler+0xdcc>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	6812      	ldr	r2, [r2, #0]
 80047dc:	6812      	ldr	r2, [r2, #0]
 80047de:	f022 020e 	bic.w	r2, r2, #14
 80047e2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e8:	f003 031f 	and.w	r3, r3, #31
 80047ec:	2201      	movs	r2, #1
 80047ee:	409a      	lsls	r2, r3
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800480e:	2b00      	cmp	r3, #0
 8004810:	d009      	beq.n	8004826 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	4798      	blx	r3
 800481a:	e004      	b.n	8004826 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800481c:	bf00      	nop
 800481e:	e002      	b.n	8004826 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004820:	bf00      	nop
 8004822:	e000      	b.n	8004826 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004824:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004826:	3728      	adds	r7, #40	; 0x28
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	40020010 	.word	0x40020010
 8004830:	40020028 	.word	0x40020028
 8004834:	40020040 	.word	0x40020040
 8004838:	40020058 	.word	0x40020058
 800483c:	40020070 	.word	0x40020070
 8004840:	40020088 	.word	0x40020088
 8004844:	400200a0 	.word	0x400200a0
 8004848:	400200b8 	.word	0x400200b8
 800484c:	40020410 	.word	0x40020410
 8004850:	40020428 	.word	0x40020428
 8004854:	40020440 	.word	0x40020440
 8004858:	40020458 	.word	0x40020458
 800485c:	40020470 	.word	0x40020470
 8004860:	40020488 	.word	0x40020488
 8004864:	400204a0 	.word	0x400204a0
 8004868:	400204b8 	.word	0x400204b8

0800486c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800486c:	b480      	push	{r7}
 800486e:	b087      	sub	sp, #28
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
 8004878:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004884:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a84      	ldr	r2, [pc, #528]	; (8004a9c <DMA_SetConfig+0x230>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d072      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a82      	ldr	r2, [pc, #520]	; (8004aa0 <DMA_SetConfig+0x234>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d06d      	beq.n	8004976 <DMA_SetConfig+0x10a>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a81      	ldr	r2, [pc, #516]	; (8004aa4 <DMA_SetConfig+0x238>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d068      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a7f      	ldr	r2, [pc, #508]	; (8004aa8 <DMA_SetConfig+0x23c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d063      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a7e      	ldr	r2, [pc, #504]	; (8004aac <DMA_SetConfig+0x240>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d05e      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a7c      	ldr	r2, [pc, #496]	; (8004ab0 <DMA_SetConfig+0x244>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d059      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a7b      	ldr	r2, [pc, #492]	; (8004ab4 <DMA_SetConfig+0x248>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d054      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a79      	ldr	r2, [pc, #484]	; (8004ab8 <DMA_SetConfig+0x24c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d04f      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a78      	ldr	r2, [pc, #480]	; (8004abc <DMA_SetConfig+0x250>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d04a      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a76      	ldr	r2, [pc, #472]	; (8004ac0 <DMA_SetConfig+0x254>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d045      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a75      	ldr	r2, [pc, #468]	; (8004ac4 <DMA_SetConfig+0x258>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d040      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a73      	ldr	r2, [pc, #460]	; (8004ac8 <DMA_SetConfig+0x25c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d03b      	beq.n	8004976 <DMA_SetConfig+0x10a>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a72      	ldr	r2, [pc, #456]	; (8004acc <DMA_SetConfig+0x260>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d036      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a70      	ldr	r2, [pc, #448]	; (8004ad0 <DMA_SetConfig+0x264>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d031      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6f      	ldr	r2, [pc, #444]	; (8004ad4 <DMA_SetConfig+0x268>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d02c      	beq.n	8004976 <DMA_SetConfig+0x10a>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a6d      	ldr	r2, [pc, #436]	; (8004ad8 <DMA_SetConfig+0x26c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d027      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a6c      	ldr	r2, [pc, #432]	; (8004adc <DMA_SetConfig+0x270>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d022      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a6a      	ldr	r2, [pc, #424]	; (8004ae0 <DMA_SetConfig+0x274>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d01d      	beq.n	8004976 <DMA_SetConfig+0x10a>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a69      	ldr	r2, [pc, #420]	; (8004ae4 <DMA_SetConfig+0x278>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d018      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a67      	ldr	r2, [pc, #412]	; (8004ae8 <DMA_SetConfig+0x27c>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d013      	beq.n	8004976 <DMA_SetConfig+0x10a>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a66      	ldr	r2, [pc, #408]	; (8004aec <DMA_SetConfig+0x280>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d00e      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a64      	ldr	r2, [pc, #400]	; (8004af0 <DMA_SetConfig+0x284>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d009      	beq.n	8004976 <DMA_SetConfig+0x10a>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a63      	ldr	r2, [pc, #396]	; (8004af4 <DMA_SetConfig+0x288>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d004      	beq.n	8004976 <DMA_SetConfig+0x10a>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a61      	ldr	r2, [pc, #388]	; (8004af8 <DMA_SetConfig+0x28c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d101      	bne.n	800497a <DMA_SetConfig+0x10e>
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <DMA_SetConfig+0x110>
 800497a:	2300      	movs	r3, #0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d00d      	beq.n	800499c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004988:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800498e:	2b00      	cmp	r3, #0
 8004990:	d004      	beq.n	800499c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800499a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a3e      	ldr	r2, [pc, #248]	; (8004a9c <DMA_SetConfig+0x230>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d04a      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a3d      	ldr	r2, [pc, #244]	; (8004aa0 <DMA_SetConfig+0x234>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d045      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a3b      	ldr	r2, [pc, #236]	; (8004aa4 <DMA_SetConfig+0x238>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d040      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a3a      	ldr	r2, [pc, #232]	; (8004aa8 <DMA_SetConfig+0x23c>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d03b      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a38      	ldr	r2, [pc, #224]	; (8004aac <DMA_SetConfig+0x240>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d036      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a37      	ldr	r2, [pc, #220]	; (8004ab0 <DMA_SetConfig+0x244>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d031      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a35      	ldr	r2, [pc, #212]	; (8004ab4 <DMA_SetConfig+0x248>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d02c      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a34      	ldr	r2, [pc, #208]	; (8004ab8 <DMA_SetConfig+0x24c>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d027      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a32      	ldr	r2, [pc, #200]	; (8004abc <DMA_SetConfig+0x250>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d022      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a31      	ldr	r2, [pc, #196]	; (8004ac0 <DMA_SetConfig+0x254>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d01d      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a2f      	ldr	r2, [pc, #188]	; (8004ac4 <DMA_SetConfig+0x258>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d018      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a2e      	ldr	r2, [pc, #184]	; (8004ac8 <DMA_SetConfig+0x25c>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d013      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a2c      	ldr	r2, [pc, #176]	; (8004acc <DMA_SetConfig+0x260>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d00e      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a2b      	ldr	r2, [pc, #172]	; (8004ad0 <DMA_SetConfig+0x264>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d009      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a29      	ldr	r2, [pc, #164]	; (8004ad4 <DMA_SetConfig+0x268>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d004      	beq.n	8004a3c <DMA_SetConfig+0x1d0>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a28      	ldr	r2, [pc, #160]	; (8004ad8 <DMA_SetConfig+0x26c>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d101      	bne.n	8004a40 <DMA_SetConfig+0x1d4>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <DMA_SetConfig+0x1d6>
 8004a40:	2300      	movs	r3, #0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d05a      	beq.n	8004afc <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a4a:	f003 031f 	and.w	r3, r3, #31
 8004a4e:	223f      	movs	r2, #63	; 0x3f
 8004a50:	409a      	lsls	r2, r3
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	6812      	ldr	r2, [r2, #0]
 8004a5e:	6812      	ldr	r2, [r2, #0]
 8004a60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a64:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	2b40      	cmp	r3, #64	; 0x40
 8004a74:	d108      	bne.n	8004a88 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004a86:	e087      	b.n	8004b98 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	60da      	str	r2, [r3, #12]
}
 8004a98:	e07e      	b.n	8004b98 <DMA_SetConfig+0x32c>
 8004a9a:	bf00      	nop
 8004a9c:	40020010 	.word	0x40020010
 8004aa0:	40020028 	.word	0x40020028
 8004aa4:	40020040 	.word	0x40020040
 8004aa8:	40020058 	.word	0x40020058
 8004aac:	40020070 	.word	0x40020070
 8004ab0:	40020088 	.word	0x40020088
 8004ab4:	400200a0 	.word	0x400200a0
 8004ab8:	400200b8 	.word	0x400200b8
 8004abc:	40020410 	.word	0x40020410
 8004ac0:	40020428 	.word	0x40020428
 8004ac4:	40020440 	.word	0x40020440
 8004ac8:	40020458 	.word	0x40020458
 8004acc:	40020470 	.word	0x40020470
 8004ad0:	40020488 	.word	0x40020488
 8004ad4:	400204a0 	.word	0x400204a0
 8004ad8:	400204b8 	.word	0x400204b8
 8004adc:	58025408 	.word	0x58025408
 8004ae0:	5802541c 	.word	0x5802541c
 8004ae4:	58025430 	.word	0x58025430
 8004ae8:	58025444 	.word	0x58025444
 8004aec:	58025458 	.word	0x58025458
 8004af0:	5802546c 	.word	0x5802546c
 8004af4:	58025480 	.word	0x58025480
 8004af8:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a28      	ldr	r2, [pc, #160]	; (8004ba4 <DMA_SetConfig+0x338>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d022      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a27      	ldr	r2, [pc, #156]	; (8004ba8 <DMA_SetConfig+0x33c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d01d      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a25      	ldr	r2, [pc, #148]	; (8004bac <DMA_SetConfig+0x340>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d018      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a24      	ldr	r2, [pc, #144]	; (8004bb0 <DMA_SetConfig+0x344>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d013      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a22      	ldr	r2, [pc, #136]	; (8004bb4 <DMA_SetConfig+0x348>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00e      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a21      	ldr	r2, [pc, #132]	; (8004bb8 <DMA_SetConfig+0x34c>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d009      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a1f      	ldr	r2, [pc, #124]	; (8004bbc <DMA_SetConfig+0x350>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d004      	beq.n	8004b4c <DMA_SetConfig+0x2e0>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a1e      	ldr	r2, [pc, #120]	; (8004bc0 <DMA_SetConfig+0x354>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d101      	bne.n	8004b50 <DMA_SetConfig+0x2e4>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <DMA_SetConfig+0x2e6>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d020      	beq.n	8004b98 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5a:	f003 031f 	and.w	r3, r3, #31
 8004b5e:	2201      	movs	r2, #1
 8004b60:	409a      	lsls	r2, r3
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	2b40      	cmp	r3, #64	; 0x40
 8004b74:	d108      	bne.n	8004b88 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	60da      	str	r2, [r3, #12]
}
 8004b86:	e007      	b.n	8004b98 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68ba      	ldr	r2, [r7, #8]
 8004b8e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	60da      	str	r2, [r3, #12]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	58025408 	.word	0x58025408
 8004ba8:	5802541c 	.word	0x5802541c
 8004bac:	58025430 	.word	0x58025430
 8004bb0:	58025444 	.word	0x58025444
 8004bb4:	58025458 	.word	0x58025458
 8004bb8:	5802546c 	.word	0x5802546c
 8004bbc:	58025480 	.word	0x58025480
 8004bc0:	58025494 	.word	0x58025494

08004bc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a42      	ldr	r2, [pc, #264]	; (8004cdc <DMA_CalcBaseAndBitshift+0x118>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d04a      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a41      	ldr	r2, [pc, #260]	; (8004ce0 <DMA_CalcBaseAndBitshift+0x11c>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d045      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a3f      	ldr	r2, [pc, #252]	; (8004ce4 <DMA_CalcBaseAndBitshift+0x120>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d040      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a3e      	ldr	r2, [pc, #248]	; (8004ce8 <DMA_CalcBaseAndBitshift+0x124>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d03b      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a3c      	ldr	r2, [pc, #240]	; (8004cec <DMA_CalcBaseAndBitshift+0x128>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d036      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a3b      	ldr	r2, [pc, #236]	; (8004cf0 <DMA_CalcBaseAndBitshift+0x12c>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d031      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a39      	ldr	r2, [pc, #228]	; (8004cf4 <DMA_CalcBaseAndBitshift+0x130>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d02c      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a38      	ldr	r2, [pc, #224]	; (8004cf8 <DMA_CalcBaseAndBitshift+0x134>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d027      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a36      	ldr	r2, [pc, #216]	; (8004cfc <DMA_CalcBaseAndBitshift+0x138>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d022      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a35      	ldr	r2, [pc, #212]	; (8004d00 <DMA_CalcBaseAndBitshift+0x13c>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d01d      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a33      	ldr	r2, [pc, #204]	; (8004d04 <DMA_CalcBaseAndBitshift+0x140>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d018      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a32      	ldr	r2, [pc, #200]	; (8004d08 <DMA_CalcBaseAndBitshift+0x144>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d013      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a30      	ldr	r2, [pc, #192]	; (8004d0c <DMA_CalcBaseAndBitshift+0x148>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00e      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a2f      	ldr	r2, [pc, #188]	; (8004d10 <DMA_CalcBaseAndBitshift+0x14c>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d009      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a2d      	ldr	r2, [pc, #180]	; (8004d14 <DMA_CalcBaseAndBitshift+0x150>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d004      	beq.n	8004c6c <DMA_CalcBaseAndBitshift+0xa8>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a2c      	ldr	r2, [pc, #176]	; (8004d18 <DMA_CalcBaseAndBitshift+0x154>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d101      	bne.n	8004c70 <DMA_CalcBaseAndBitshift+0xac>
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e000      	b.n	8004c72 <DMA_CalcBaseAndBitshift+0xae>
 8004c70:	2300      	movs	r3, #0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d024      	beq.n	8004cc0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	3b10      	subs	r3, #16
 8004c7e:	4a27      	ldr	r2, [pc, #156]	; (8004d1c <DMA_CalcBaseAndBitshift+0x158>)
 8004c80:	fba2 2303 	umull	r2, r3, r2, r3
 8004c84:	091b      	lsrs	r3, r3, #4
 8004c86:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f003 0307 	and.w	r3, r3, #7
 8004c8e:	4a24      	ldr	r2, [pc, #144]	; (8004d20 <DMA_CalcBaseAndBitshift+0x15c>)
 8004c90:	5cd3      	ldrb	r3, [r2, r3]
 8004c92:	461a      	mov	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2b03      	cmp	r3, #3
 8004c9c:	d908      	bls.n	8004cb0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	4b1f      	ldr	r3, [pc, #124]	; (8004d24 <DMA_CalcBaseAndBitshift+0x160>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	1d1a      	adds	r2, r3, #4
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	659a      	str	r2, [r3, #88]	; 0x58
 8004cae:	e00d      	b.n	8004ccc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	4b1b      	ldr	r3, [pc, #108]	; (8004d24 <DMA_CalcBaseAndBitshift+0x160>)
 8004cb8:	4013      	ands	r3, r2
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6593      	str	r3, [r2, #88]	; 0x58
 8004cbe:	e005      	b.n	8004ccc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	40020010 	.word	0x40020010
 8004ce0:	40020028 	.word	0x40020028
 8004ce4:	40020040 	.word	0x40020040
 8004ce8:	40020058 	.word	0x40020058
 8004cec:	40020070 	.word	0x40020070
 8004cf0:	40020088 	.word	0x40020088
 8004cf4:	400200a0 	.word	0x400200a0
 8004cf8:	400200b8 	.word	0x400200b8
 8004cfc:	40020410 	.word	0x40020410
 8004d00:	40020428 	.word	0x40020428
 8004d04:	40020440 	.word	0x40020440
 8004d08:	40020458 	.word	0x40020458
 8004d0c:	40020470 	.word	0x40020470
 8004d10:	40020488 	.word	0x40020488
 8004d14:	400204a0 	.word	0x400204a0
 8004d18:	400204b8 	.word	0x400204b8
 8004d1c:	aaaaaaab 	.word	0xaaaaaaab
 8004d20:	0800c138 	.word	0x0800c138
 8004d24:	fffffc00 	.word	0xfffffc00

08004d28 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d120      	bne.n	8004d7e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d858      	bhi.n	8004df6 <DMA_CheckFifoParam+0xce>
 8004d44:	a201      	add	r2, pc, #4	; (adr r2, 8004d4c <DMA_CheckFifoParam+0x24>)
 8004d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4a:	bf00      	nop
 8004d4c:	08004d5d 	.word	0x08004d5d
 8004d50:	08004d6f 	.word	0x08004d6f
 8004d54:	08004d5d 	.word	0x08004d5d
 8004d58:	08004df7 	.word	0x08004df7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d048      	beq.n	8004dfa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d6c:	e045      	b.n	8004dfa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d72:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d76:	d142      	bne.n	8004dfe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004d7c:	e03f      	b.n	8004dfe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d86:	d123      	bne.n	8004dd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d838      	bhi.n	8004e02 <DMA_CheckFifoParam+0xda>
 8004d90:	a201      	add	r2, pc, #4	; (adr r2, 8004d98 <DMA_CheckFifoParam+0x70>)
 8004d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d96:	bf00      	nop
 8004d98:	08004da9 	.word	0x08004da9
 8004d9c:	08004daf 	.word	0x08004daf
 8004da0:	08004da9 	.word	0x08004da9
 8004da4:	08004dc1 	.word	0x08004dc1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	73fb      	strb	r3, [r7, #15]
        break;
 8004dac:	e030      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d025      	beq.n	8004e06 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004dbe:	e022      	b.n	8004e06 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004dc8:	d11f      	bne.n	8004e0a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004dce:	e01c      	b.n	8004e0a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d902      	bls.n	8004dde <DMA_CheckFifoParam+0xb6>
 8004dd8:	2b03      	cmp	r3, #3
 8004dda:	d003      	beq.n	8004de4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004ddc:	e018      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	73fb      	strb	r3, [r7, #15]
        break;
 8004de2:	e015      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00e      	beq.n	8004e0e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	73fb      	strb	r3, [r7, #15]
    break;
 8004df4:	e00b      	b.n	8004e0e <DMA_CheckFifoParam+0xe6>
        break;
 8004df6:	bf00      	nop
 8004df8:	e00a      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        break;
 8004dfa:	bf00      	nop
 8004dfc:	e008      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        break;
 8004dfe:	bf00      	nop
 8004e00:	e006      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        break;
 8004e02:	bf00      	nop
 8004e04:	e004      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        break;
 8004e06:	bf00      	nop
 8004e08:	e002      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
        break;
 8004e0a:	bf00      	nop
 8004e0c:	e000      	b.n	8004e10 <DMA_CheckFifoParam+0xe8>
    break;
 8004e0e:	bf00      	nop
    }
  }

  return status;
 8004e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3714      	adds	r7, #20
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop

08004e20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a38      	ldr	r2, [pc, #224]	; (8004f14 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d022      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a36      	ldr	r2, [pc, #216]	; (8004f18 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d01d      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a35      	ldr	r2, [pc, #212]	; (8004f1c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d018      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a33      	ldr	r2, [pc, #204]	; (8004f20 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d013      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a32      	ldr	r2, [pc, #200]	; (8004f24 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00e      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a30      	ldr	r2, [pc, #192]	; (8004f28 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d009      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a2f      	ldr	r2, [pc, #188]	; (8004f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d004      	beq.n	8004e7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a2d      	ldr	r2, [pc, #180]	; (8004f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d101      	bne.n	8004e82 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e000      	b.n	8004e84 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004e82:	2300      	movs	r3, #0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d01a      	beq.n	8004ebe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	3b08      	subs	r3, #8
 8004e90:	4a28      	ldr	r2, [pc, #160]	; (8004f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	4b26      	ldr	r3, [pc, #152]	; (8004f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004e9e:	4413      	add	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a24      	ldr	r2, [pc, #144]	; (8004f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004eac:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f003 031f 	and.w	r3, r3, #31
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	409a      	lsls	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004ebc:	e024      	b.n	8004f08 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	3b10      	subs	r3, #16
 8004ec6:	4a1e      	ldr	r2, [pc, #120]	; (8004f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ecc:	091b      	lsrs	r3, r3, #4
 8004ece:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	4a1c      	ldr	r2, [pc, #112]	; (8004f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d806      	bhi.n	8004ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	4a1b      	ldr	r2, [pc, #108]	; (8004f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d902      	bls.n	8004ee6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	3308      	adds	r3, #8
 8004ee4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4b18      	ldr	r3, [pc, #96]	; (8004f4c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004eea:	4413      	add	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	461a      	mov	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a16      	ldr	r2, [pc, #88]	; (8004f50 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004ef8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f003 031f 	and.w	r3, r3, #31
 8004f00:	2201      	movs	r2, #1
 8004f02:	409a      	lsls	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004f08:	bf00      	nop
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr
 8004f14:	58025408 	.word	0x58025408
 8004f18:	5802541c 	.word	0x5802541c
 8004f1c:	58025430 	.word	0x58025430
 8004f20:	58025444 	.word	0x58025444
 8004f24:	58025458 	.word	0x58025458
 8004f28:	5802546c 	.word	0x5802546c
 8004f2c:	58025480 	.word	0x58025480
 8004f30:	58025494 	.word	0x58025494
 8004f34:	cccccccd 	.word	0xcccccccd
 8004f38:	16009600 	.word	0x16009600
 8004f3c:	58025880 	.word	0x58025880
 8004f40:	aaaaaaab 	.word	0xaaaaaaab
 8004f44:	400204b8 	.word	0x400204b8
 8004f48:	4002040f 	.word	0x4002040f
 8004f4c:	10008200 	.word	0x10008200
 8004f50:	40020880 	.word	0x40020880

08004f54 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d04a      	beq.n	8005000 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	d847      	bhi.n	8005000 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a25      	ldr	r2, [pc, #148]	; (800500c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d022      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a24      	ldr	r2, [pc, #144]	; (8005010 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d01d      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a22      	ldr	r2, [pc, #136]	; (8005014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d018      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a21      	ldr	r2, [pc, #132]	; (8005018 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d013      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	; (800501c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d00e      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1e      	ldr	r2, [pc, #120]	; (8005020 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d009      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a1c      	ldr	r2, [pc, #112]	; (8005024 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d004      	beq.n	8004fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1b      	ldr	r2, [pc, #108]	; (8005028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d101      	bne.n	8004fc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e000      	b.n	8004fc6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	4b17      	ldr	r3, [pc, #92]	; (800502c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a15      	ldr	r2, [pc, #84]	; (8005030 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004fdc:	671a      	str	r2, [r3, #112]	; 0x70
 8004fde:	e009      	b.n	8004ff4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	4b14      	ldr	r3, [pc, #80]	; (8005034 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004fe4:	4413      	add	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	461a      	mov	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a11      	ldr	r2, [pc, #68]	; (8005038 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004ff2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	409a      	lsls	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005000:	bf00      	nop
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	58025408 	.word	0x58025408
 8005010:	5802541c 	.word	0x5802541c
 8005014:	58025430 	.word	0x58025430
 8005018:	58025444 	.word	0x58025444
 800501c:	58025458 	.word	0x58025458
 8005020:	5802546c 	.word	0x5802546c
 8005024:	58025480 	.word	0x58025480
 8005028:	58025494 	.word	0x58025494
 800502c:	1600963f 	.word	0x1600963f
 8005030:	58025940 	.word	0x58025940
 8005034:	1000823f 	.word	0x1000823f
 8005038:	40020940 	.word	0x40020940

0800503c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800503c:	b480      	push	{r7}
 800503e:	b089      	sub	sp, #36	; 0x24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005046:	2300      	movs	r3, #0
 8005048:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800504a:	4b89      	ldr	r3, [pc, #548]	; (8005270 <HAL_GPIO_Init+0x234>)
 800504c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800504e:	e194      	b.n	800537a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	2101      	movs	r1, #1
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	fa01 f303 	lsl.w	r3, r1, r3
 800505c:	4013      	ands	r3, r2
 800505e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 8186 	beq.w	8005374 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d00b      	beq.n	8005088 <HAL_GPIO_Init+0x4c>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	2b02      	cmp	r3, #2
 8005076:	d007      	beq.n	8005088 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800507c:	2b11      	cmp	r3, #17
 800507e:	d003      	beq.n	8005088 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	2b12      	cmp	r3, #18
 8005086:	d130      	bne.n	80050ea <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	2203      	movs	r2, #3
 8005094:	fa02 f303 	lsl.w	r3, r2, r3
 8005098:	43db      	mvns	r3, r3
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	4013      	ands	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	69ba      	ldr	r2, [r7, #24]
 80050b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80050be:	2201      	movs	r2, #1
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	43db      	mvns	r3, r3
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	4013      	ands	r3, r2
 80050cc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	091b      	lsrs	r3, r3, #4
 80050d4:	f003 0201 	and.w	r2, r3, #1
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	2203      	movs	r2, #3
 80050f6:	fa02 f303 	lsl.w	r3, r2, r3
 80050fa:	43db      	mvns	r3, r3
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	4013      	ands	r3, r2
 8005100:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	fa02 f303 	lsl.w	r3, r2, r3
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	4313      	orrs	r3, r2
 8005112:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69ba      	ldr	r2, [r7, #24]
 8005118:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d003      	beq.n	800512a <HAL_GPIO_Init+0xee>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b12      	cmp	r3, #18
 8005128:	d123      	bne.n	8005172 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	08da      	lsrs	r2, r3, #3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	3208      	adds	r2, #8
 8005132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005136:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	220f      	movs	r2, #15
 8005142:	fa02 f303 	lsl.w	r3, r2, r3
 8005146:	43db      	mvns	r3, r3
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	4013      	ands	r3, r2
 800514c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	691a      	ldr	r2, [r3, #16]
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	f003 0307 	and.w	r3, r3, #7
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	fa02 f303 	lsl.w	r3, r2, r3
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	4313      	orrs	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	08da      	lsrs	r2, r3, #3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3208      	adds	r2, #8
 800516c:	69b9      	ldr	r1, [r7, #24]
 800516e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	2203      	movs	r2, #3
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43db      	mvns	r3, r3
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	4013      	ands	r3, r2
 8005188:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f003 0203 	and.w	r2, r3, #3
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	005b      	lsls	r3, r3, #1
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	69ba      	ldr	r2, [r7, #24]
 800519c:	4313      	orrs	r3, r2
 800519e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 80e0 	beq.w	8005374 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051b4:	4a2f      	ldr	r2, [pc, #188]	; (8005274 <HAL_GPIO_Init+0x238>)
 80051b6:	4b2f      	ldr	r3, [pc, #188]	; (8005274 <HAL_GPIO_Init+0x238>)
 80051b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80051bc:	f043 0302 	orr.w	r3, r3, #2
 80051c0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80051c4:	4b2b      	ldr	r3, [pc, #172]	; (8005274 <HAL_GPIO_Init+0x238>)
 80051c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051d2:	4a29      	ldr	r2, [pc, #164]	; (8005278 <HAL_GPIO_Init+0x23c>)
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	089b      	lsrs	r3, r3, #2
 80051d8:	3302      	adds	r3, #2
 80051da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	220f      	movs	r2, #15
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	43db      	mvns	r3, r3
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4013      	ands	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a20      	ldr	r2, [pc, #128]	; (800527c <HAL_GPIO_Init+0x240>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d052      	beq.n	80052a4 <HAL_GPIO_Init+0x268>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a1f      	ldr	r2, [pc, #124]	; (8005280 <HAL_GPIO_Init+0x244>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d031      	beq.n	800526a <HAL_GPIO_Init+0x22e>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a1e      	ldr	r2, [pc, #120]	; (8005284 <HAL_GPIO_Init+0x248>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d02b      	beq.n	8005266 <HAL_GPIO_Init+0x22a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a1d      	ldr	r2, [pc, #116]	; (8005288 <HAL_GPIO_Init+0x24c>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d025      	beq.n	8005262 <HAL_GPIO_Init+0x226>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a1c      	ldr	r2, [pc, #112]	; (800528c <HAL_GPIO_Init+0x250>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d01f      	beq.n	800525e <HAL_GPIO_Init+0x222>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a1b      	ldr	r2, [pc, #108]	; (8005290 <HAL_GPIO_Init+0x254>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d019      	beq.n	800525a <HAL_GPIO_Init+0x21e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a1a      	ldr	r2, [pc, #104]	; (8005294 <HAL_GPIO_Init+0x258>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d013      	beq.n	8005256 <HAL_GPIO_Init+0x21a>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a19      	ldr	r2, [pc, #100]	; (8005298 <HAL_GPIO_Init+0x25c>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00d      	beq.n	8005252 <HAL_GPIO_Init+0x216>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a18      	ldr	r2, [pc, #96]	; (800529c <HAL_GPIO_Init+0x260>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <HAL_GPIO_Init+0x212>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a17      	ldr	r2, [pc, #92]	; (80052a0 <HAL_GPIO_Init+0x264>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d101      	bne.n	800524a <HAL_GPIO_Init+0x20e>
 8005246:	2309      	movs	r3, #9
 8005248:	e02d      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 800524a:	230a      	movs	r3, #10
 800524c:	e02b      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 800524e:	2308      	movs	r3, #8
 8005250:	e029      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 8005252:	2307      	movs	r3, #7
 8005254:	e027      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 8005256:	2306      	movs	r3, #6
 8005258:	e025      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 800525a:	2305      	movs	r3, #5
 800525c:	e023      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 800525e:	2304      	movs	r3, #4
 8005260:	e021      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 8005262:	2303      	movs	r3, #3
 8005264:	e01f      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 8005266:	2302      	movs	r3, #2
 8005268:	e01d      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 800526a:	2301      	movs	r3, #1
 800526c:	e01b      	b.n	80052a6 <HAL_GPIO_Init+0x26a>
 800526e:	bf00      	nop
 8005270:	58000080 	.word	0x58000080
 8005274:	58024400 	.word	0x58024400
 8005278:	58000400 	.word	0x58000400
 800527c:	58020000 	.word	0x58020000
 8005280:	58020400 	.word	0x58020400
 8005284:	58020800 	.word	0x58020800
 8005288:	58020c00 	.word	0x58020c00
 800528c:	58021000 	.word	0x58021000
 8005290:	58021400 	.word	0x58021400
 8005294:	58021800 	.word	0x58021800
 8005298:	58021c00 	.word	0x58021c00
 800529c:	58022000 	.word	0x58022000
 80052a0:	58022400 	.word	0x58022400
 80052a4:	2300      	movs	r3, #0
 80052a6:	69fa      	ldr	r2, [r7, #28]
 80052a8:	f002 0203 	and.w	r2, r2, #3
 80052ac:	0092      	lsls	r2, r2, #2
 80052ae:	4093      	lsls	r3, r2
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052b6:	4938      	ldr	r1, [pc, #224]	; (8005398 <HAL_GPIO_Init+0x35c>)
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	089b      	lsrs	r3, r3, #2
 80052bc:	3302      	adds	r3, #2
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	43db      	mvns	r3, r3
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	4013      	ands	r3, r2
 80052d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d003      	beq.n	80052e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	43db      	mvns	r3, r3
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	4013      	ands	r3, r2
 80052fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005318:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	43db      	mvns	r3, r3
 8005324:	69ba      	ldr	r2, [r7, #24]
 8005326:	4013      	ands	r3, r2
 8005328:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8005336:	69ba      	ldr	r2, [r7, #24]
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	4313      	orrs	r3, r2
 800533c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800533e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005346:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	43db      	mvns	r3, r3
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	4013      	ands	r3, r2
 8005356:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d003      	beq.n	800536c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8005364:	69ba      	ldr	r2, [r7, #24]
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800536c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	3301      	adds	r3, #1
 8005378:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	fa22 f303 	lsr.w	r3, r2, r3
 8005384:	2b00      	cmp	r3, #0
 8005386:	f47f ae63 	bne.w	8005050 <HAL_GPIO_Init+0x14>
  }
}
 800538a:	bf00      	nop
 800538c:	3724      	adds	r7, #36	; 0x24
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	58000400 	.word	0x58000400

0800539c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	807b      	strh	r3, [r7, #2]
 80053a8:	4613      	mov	r3, r2
 80053aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053ac:	787b      	ldrb	r3, [r7, #1]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053b2:	887a      	ldrh	r2, [r7, #2]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80053b8:	e003      	b.n	80053c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80053ba:	887b      	ldrh	r3, [r7, #2]
 80053bc:	041a      	lsls	r2, r3, #16
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	619a      	str	r2, [r3, #24]
}
 80053c2:	bf00      	nop
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b085      	sub	sp, #20
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
 80053d6:	460b      	mov	r3, r1
 80053d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80053e0:	887a      	ldrh	r2, [r7, #2]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	4013      	ands	r3, r2
 80053e6:	041a      	lsls	r2, r3, #16
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	43d9      	mvns	r1, r3
 80053ec:	887b      	ldrh	r3, [r7, #2]
 80053ee:	400b      	ands	r3, r1
 80053f0:	431a      	orrs	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	619a      	str	r2, [r3, #24]
}
 80053f6:	bf00      	nop
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
	...

08005404 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800540c:	4b19      	ldr	r3, [pc, #100]	; (8005474 <HAL_PWREx_ConfigSupply+0x70>)
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b04      	cmp	r3, #4
 8005416:	d00a      	beq.n	800542e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005418:	4b16      	ldr	r3, [pc, #88]	; (8005474 <HAL_PWREx_ConfigSupply+0x70>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	f003 0207 	and.w	r2, r3, #7
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	429a      	cmp	r2, r3
 8005424:	d001      	beq.n	800542a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e01f      	b.n	800546a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	e01d      	b.n	800546a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800542e:	4911      	ldr	r1, [pc, #68]	; (8005474 <HAL_PWREx_ConfigSupply+0x70>)
 8005430:	4b10      	ldr	r3, [pc, #64]	; (8005474 <HAL_PWREx_ConfigSupply+0x70>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f023 0207 	bic.w	r2, r3, #7
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4313      	orrs	r3, r2
 800543c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800543e:	f7fb f959 	bl	80006f4 <HAL_GetTick>
 8005442:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005444:	e009      	b.n	800545a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005446:	f7fb f955 	bl	80006f4 <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005454:	d901      	bls.n	800545a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e007      	b.n	800546a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800545a:	4b06      	ldr	r3, [pc, #24]	; (8005474 <HAL_PWREx_ConfigSupply+0x70>)
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005466:	d1ee      	bne.n	8005446 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	58024800 	.word	0x58024800

08005478 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b08c      	sub	sp, #48	; 0x30
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d101      	bne.n	800548a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e3ff      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	f000 8087 	beq.w	80055a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005498:	4b99      	ldr	r3, [pc, #612]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80054a2:	4b97      	ldr	r3, [pc, #604]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80054a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80054a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054aa:	2b10      	cmp	r3, #16
 80054ac:	d007      	beq.n	80054be <HAL_RCC_OscConfig+0x46>
 80054ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b0:	2b18      	cmp	r3, #24
 80054b2:	d110      	bne.n	80054d6 <HAL_RCC_OscConfig+0x5e>
 80054b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d10b      	bne.n	80054d6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054be:	4b90      	ldr	r3, [pc, #576]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d06c      	beq.n	80055a4 <HAL_RCC_OscConfig+0x12c>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d168      	bne.n	80055a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e3d9      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054de:	d106      	bne.n	80054ee <HAL_RCC_OscConfig+0x76>
 80054e0:	4a87      	ldr	r2, [pc, #540]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80054e2:	4b87      	ldr	r3, [pc, #540]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	e02e      	b.n	800554c <HAL_RCC_OscConfig+0xd4>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10c      	bne.n	8005510 <HAL_RCC_OscConfig+0x98>
 80054f6:	4a82      	ldr	r2, [pc, #520]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80054f8:	4b81      	ldr	r3, [pc, #516]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	4a7f      	ldr	r2, [pc, #508]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005504:	4b7e      	ldr	r3, [pc, #504]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800550c:	6013      	str	r3, [r2, #0]
 800550e:	e01d      	b.n	800554c <HAL_RCC_OscConfig+0xd4>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005518:	d10c      	bne.n	8005534 <HAL_RCC_OscConfig+0xbc>
 800551a:	4a79      	ldr	r2, [pc, #484]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800551c:	4b78      	ldr	r3, [pc, #480]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	4a76      	ldr	r2, [pc, #472]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005528:	4b75      	ldr	r3, [pc, #468]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	e00b      	b.n	800554c <HAL_RCC_OscConfig+0xd4>
 8005534:	4a72      	ldr	r2, [pc, #456]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005536:	4b72      	ldr	r3, [pc, #456]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	4a6f      	ldr	r2, [pc, #444]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005542:	4b6f      	ldr	r3, [pc, #444]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800554a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d013      	beq.n	800557c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005554:	f7fb f8ce 	bl	80006f4 <HAL_GetTick>
 8005558:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800555c:	f7fb f8ca 	bl	80006f4 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b64      	cmp	r3, #100	; 0x64
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e38d      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800556e:	4b64      	ldr	r3, [pc, #400]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0xe4>
 800557a:	e014      	b.n	80055a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557c:	f7fb f8ba 	bl	80006f4 <HAL_GetTick>
 8005580:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005582:	e008      	b.n	8005596 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005584:	f7fb f8b6 	bl	80006f4 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b64      	cmp	r3, #100	; 0x64
 8005590:	d901      	bls.n	8005596 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e379      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005596:	4b5a      	ldr	r3, [pc, #360]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1f0      	bne.n	8005584 <HAL_RCC_OscConfig+0x10c>
 80055a2:	e000      	b.n	80055a6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 80ae 	beq.w	8005710 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055b4:	4b52      	ldr	r3, [pc, #328]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055be:	4b50      	ldr	r3, [pc, #320]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80055c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c2:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <HAL_RCC_OscConfig+0x162>
 80055ca:	6a3b      	ldr	r3, [r7, #32]
 80055cc:	2b18      	cmp	r3, #24
 80055ce:	d13a      	bne.n	8005646 <HAL_RCC_OscConfig+0x1ce>
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	f003 0303 	and.w	r3, r3, #3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d135      	bne.n	8005646 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055da:	4b49      	ldr	r3, [pc, #292]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d005      	beq.n	80055f2 <HAL_RCC_OscConfig+0x17a>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e34b      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055f2:	f7fb f8ad 	bl	8000750 <HAL_GetREVID>
 80055f6:	4602      	mov	r2, r0
 80055f8:	f241 0303 	movw	r3, #4099	; 0x1003
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d817      	bhi.n	8005630 <HAL_RCC_OscConfig+0x1b8>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	2b40      	cmp	r3, #64	; 0x40
 8005606:	d108      	bne.n	800561a <HAL_RCC_OscConfig+0x1a2>
 8005608:	4a3d      	ldr	r2, [pc, #244]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800560a:	4b3d      	ldr	r3, [pc, #244]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005616:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005618:	e07a      	b.n	8005710 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800561a:	4939      	ldr	r1, [pc, #228]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800561c:	4b38      	ldr	r3, [pc, #224]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	031b      	lsls	r3, r3, #12
 800562a:	4313      	orrs	r3, r2
 800562c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800562e:	e06f      	b.n	8005710 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005630:	4933      	ldr	r1, [pc, #204]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005632:	4b33      	ldr	r3, [pc, #204]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	061b      	lsls	r3, r3, #24
 8005640:	4313      	orrs	r3, r2
 8005642:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005644:	e064      	b.n	8005710 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d045      	beq.n	80056da <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800564e:	492c      	ldr	r1, [pc, #176]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005650:	4b2b      	ldr	r3, [pc, #172]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f023 0219 	bic.w	r2, r3, #25
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	4313      	orrs	r3, r2
 800565e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005660:	f7fb f848 	bl	80006f4 <HAL_GetTick>
 8005664:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005666:	e008      	b.n	800567a <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005668:	f7fb f844 	bl	80006f4 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b02      	cmp	r3, #2
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e307      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800567a:	4b21      	ldr	r3, [pc, #132]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0304 	and.w	r3, r3, #4
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0f0      	beq.n	8005668 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005686:	f7fb f863 	bl	8000750 <HAL_GetREVID>
 800568a:	4602      	mov	r2, r0
 800568c:	f241 0303 	movw	r3, #4099	; 0x1003
 8005690:	429a      	cmp	r2, r3
 8005692:	d817      	bhi.n	80056c4 <HAL_RCC_OscConfig+0x24c>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	2b40      	cmp	r3, #64	; 0x40
 800569a:	d108      	bne.n	80056ae <HAL_RCC_OscConfig+0x236>
 800569c:	4a18      	ldr	r2, [pc, #96]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 800569e:	4b18      	ldr	r3, [pc, #96]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80056a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056aa:	6053      	str	r3, [r2, #4]
 80056ac:	e030      	b.n	8005710 <HAL_RCC_OscConfig+0x298>
 80056ae:	4914      	ldr	r1, [pc, #80]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056b0:	4b13      	ldr	r3, [pc, #76]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	031b      	lsls	r3, r3, #12
 80056be:	4313      	orrs	r3, r2
 80056c0:	604b      	str	r3, [r1, #4]
 80056c2:	e025      	b.n	8005710 <HAL_RCC_OscConfig+0x298>
 80056c4:	490e      	ldr	r1, [pc, #56]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056c6:	4b0e      	ldr	r3, [pc, #56]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	061b      	lsls	r3, r3, #24
 80056d4:	4313      	orrs	r3, r2
 80056d6:	604b      	str	r3, [r1, #4]
 80056d8:	e01a      	b.n	8005710 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056da:	4a09      	ldr	r2, [pc, #36]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056dc:	4b08      	ldr	r3, [pc, #32]	; (8005700 <HAL_RCC_OscConfig+0x288>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f023 0301 	bic.w	r3, r3, #1
 80056e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e6:	f7fb f805 	bl	80006f4 <HAL_GetTick>
 80056ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80056ec:	e00a      	b.n	8005704 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056ee:	f7fb f801 	bl	80006f4 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d903      	bls.n	8005704 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e2c4      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
 8005700:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005704:	4ba4      	ldr	r3, [pc, #656]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1ee      	bne.n	80056ee <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0310 	and.w	r3, r3, #16
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80a9 	beq.w	8005870 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800571e:	4b9e      	ldr	r3, [pc, #632]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005726:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005728:	4b9b      	ldr	r3, [pc, #620]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 800572a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	2b08      	cmp	r3, #8
 8005732:	d007      	beq.n	8005744 <HAL_RCC_OscConfig+0x2cc>
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	2b18      	cmp	r3, #24
 8005738:	d13a      	bne.n	80057b0 <HAL_RCC_OscConfig+0x338>
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f003 0303 	and.w	r3, r3, #3
 8005740:	2b01      	cmp	r3, #1
 8005742:	d135      	bne.n	80057b0 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005744:	4b94      	ldr	r3, [pc, #592]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800574c:	2b00      	cmp	r3, #0
 800574e:	d005      	beq.n	800575c <HAL_RCC_OscConfig+0x2e4>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	69db      	ldr	r3, [r3, #28]
 8005754:	2b80      	cmp	r3, #128	; 0x80
 8005756:	d001      	beq.n	800575c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e296      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800575c:	f7fa fff8 	bl	8000750 <HAL_GetREVID>
 8005760:	4602      	mov	r2, r0
 8005762:	f241 0303 	movw	r3, #4099	; 0x1003
 8005766:	429a      	cmp	r2, r3
 8005768:	d817      	bhi.n	800579a <HAL_RCC_OscConfig+0x322>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	2b20      	cmp	r3, #32
 8005770:	d108      	bne.n	8005784 <HAL_RCC_OscConfig+0x30c>
 8005772:	4a89      	ldr	r2, [pc, #548]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005774:	4b88      	ldr	r3, [pc, #544]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800577c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005780:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005782:	e075      	b.n	8005870 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005784:	4984      	ldr	r1, [pc, #528]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005786:	4b84      	ldr	r3, [pc, #528]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	069b      	lsls	r3, r3, #26
 8005794:	4313      	orrs	r3, r2
 8005796:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005798:	e06a      	b.n	8005870 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800579a:	497f      	ldr	r1, [pc, #508]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 800579c:	4b7e      	ldr	r3, [pc, #504]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	061b      	lsls	r3, r3, #24
 80057aa:	4313      	orrs	r3, r2
 80057ac:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80057ae:	e05f      	b.n	8005870 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	69db      	ldr	r3, [r3, #28]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d042      	beq.n	800583e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80057b8:	4a77      	ldr	r2, [pc, #476]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80057ba:	4b77      	ldr	r3, [pc, #476]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c4:	f7fa ff96 	bl	80006f4 <HAL_GetTick>
 80057c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80057ca:	e008      	b.n	80057de <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80057cc:	f7fa ff92 	bl	80006f4 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d901      	bls.n	80057de <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e255      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80057de:	4b6e      	ldr	r3, [pc, #440]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d0f0      	beq.n	80057cc <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80057ea:	f7fa ffb1 	bl	8000750 <HAL_GetREVID>
 80057ee:	4602      	mov	r2, r0
 80057f0:	f241 0303 	movw	r3, #4099	; 0x1003
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d817      	bhi.n	8005828 <HAL_RCC_OscConfig+0x3b0>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6a1b      	ldr	r3, [r3, #32]
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d108      	bne.n	8005812 <HAL_RCC_OscConfig+0x39a>
 8005800:	4a65      	ldr	r2, [pc, #404]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005802:	4b65      	ldr	r3, [pc, #404]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800580a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800580e:	6053      	str	r3, [r2, #4]
 8005810:	e02e      	b.n	8005870 <HAL_RCC_OscConfig+0x3f8>
 8005812:	4961      	ldr	r1, [pc, #388]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005814:	4b60      	ldr	r3, [pc, #384]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	069b      	lsls	r3, r3, #26
 8005822:	4313      	orrs	r3, r2
 8005824:	604b      	str	r3, [r1, #4]
 8005826:	e023      	b.n	8005870 <HAL_RCC_OscConfig+0x3f8>
 8005828:	495b      	ldr	r1, [pc, #364]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 800582a:	4b5b      	ldr	r3, [pc, #364]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	061b      	lsls	r3, r3, #24
 8005838:	4313      	orrs	r3, r2
 800583a:	60cb      	str	r3, [r1, #12]
 800583c:	e018      	b.n	8005870 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800583e:	4a56      	ldr	r2, [pc, #344]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005840:	4b55      	ldr	r3, [pc, #340]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005848:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584a:	f7fa ff53 	bl	80006f4 <HAL_GetTick>
 800584e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005850:	e008      	b.n	8005864 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005852:	f7fa ff4f 	bl	80006f4 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	2b02      	cmp	r3, #2
 800585e:	d901      	bls.n	8005864 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e212      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005864:	4b4c      	ldr	r3, [pc, #304]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1f0      	bne.n	8005852 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	2b00      	cmp	r3, #0
 800587a:	d036      	beq.n	80058ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d019      	beq.n	80058b8 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005884:	4a44      	ldr	r2, [pc, #272]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005886:	4b44      	ldr	r3, [pc, #272]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800588a:	f043 0301 	orr.w	r3, r3, #1
 800588e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005890:	f7fa ff30 	bl	80006f4 <HAL_GetTick>
 8005894:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005898:	f7fa ff2c 	bl	80006f4 <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e1ef      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80058aa:	4b3b      	ldr	r3, [pc, #236]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80058ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0f0      	beq.n	8005898 <HAL_RCC_OscConfig+0x420>
 80058b6:	e018      	b.n	80058ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058b8:	4a37      	ldr	r2, [pc, #220]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80058ba:	4b37      	ldr	r3, [pc, #220]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80058bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058be:	f023 0301 	bic.w	r3, r3, #1
 80058c2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c4:	f7fa ff16 	bl	80006f4 <HAL_GetTick>
 80058c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80058ca:	e008      	b.n	80058de <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058cc:	f7fa ff12 	bl	80006f4 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d901      	bls.n	80058de <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e1d5      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80058de:	4b2e      	ldr	r3, [pc, #184]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 80058e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1f0      	bne.n	80058cc <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0320 	and.w	r3, r3, #32
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d036      	beq.n	8005964 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d019      	beq.n	8005932 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058fe:	4a26      	ldr	r2, [pc, #152]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005900:	4b25      	ldr	r3, [pc, #148]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005908:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800590a:	f7fa fef3 	bl	80006f4 <HAL_GetTick>
 800590e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005910:	e008      	b.n	8005924 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005912:	f7fa feef 	bl	80006f4 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	2b02      	cmp	r3, #2
 800591e:	d901      	bls.n	8005924 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e1b2      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005924:	4b1c      	ldr	r3, [pc, #112]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d0f0      	beq.n	8005912 <HAL_RCC_OscConfig+0x49a>
 8005930:	e018      	b.n	8005964 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005932:	4a19      	ldr	r2, [pc, #100]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005934:	4b18      	ldr	r3, [pc, #96]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800593c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800593e:	f7fa fed9 	bl	80006f4 <HAL_GetTick>
 8005942:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005944:	e008      	b.n	8005958 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005946:	f7fa fed5 	bl	80006f4 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	2b02      	cmp	r3, #2
 8005952:	d901      	bls.n	8005958 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e198      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005958:	4b0f      	ldr	r3, [pc, #60]	; (8005998 <HAL_RCC_OscConfig+0x520>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1f0      	bne.n	8005946 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 8085 	beq.w	8005a7c <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005972:	4a0a      	ldr	r2, [pc, #40]	; (800599c <HAL_RCC_OscConfig+0x524>)
 8005974:	4b09      	ldr	r3, [pc, #36]	; (800599c <HAL_RCC_OscConfig+0x524>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800597c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800597e:	f7fa feb9 	bl	80006f4 <HAL_GetTick>
 8005982:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005984:	e00c      	b.n	80059a0 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005986:	f7fa feb5 	bl	80006f4 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b64      	cmp	r3, #100	; 0x64
 8005992:	d905      	bls.n	80059a0 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e178      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
 8005998:	58024400 	.word	0x58024400
 800599c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059a0:	4b96      	ldr	r3, [pc, #600]	; (8005bfc <HAL_RCC_OscConfig+0x784>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0ec      	beq.n	8005986 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d106      	bne.n	80059c2 <HAL_RCC_OscConfig+0x54a>
 80059b4:	4a92      	ldr	r2, [pc, #584]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059b6:	4b92      	ldr	r3, [pc, #584]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ba:	f043 0301 	orr.w	r3, r3, #1
 80059be:	6713      	str	r3, [r2, #112]	; 0x70
 80059c0:	e02d      	b.n	8005a1e <HAL_RCC_OscConfig+0x5a6>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10c      	bne.n	80059e4 <HAL_RCC_OscConfig+0x56c>
 80059ca:	4a8d      	ldr	r2, [pc, #564]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059cc:	4b8c      	ldr	r3, [pc, #560]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	6713      	str	r3, [r2, #112]	; 0x70
 80059d6:	4a8a      	ldr	r2, [pc, #552]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059d8:	4b89      	ldr	r3, [pc, #548]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059dc:	f023 0304 	bic.w	r3, r3, #4
 80059e0:	6713      	str	r3, [r2, #112]	; 0x70
 80059e2:	e01c      	b.n	8005a1e <HAL_RCC_OscConfig+0x5a6>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b05      	cmp	r3, #5
 80059ea:	d10c      	bne.n	8005a06 <HAL_RCC_OscConfig+0x58e>
 80059ec:	4a84      	ldr	r2, [pc, #528]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059ee:	4b84      	ldr	r3, [pc, #528]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f2:	f043 0304 	orr.w	r3, r3, #4
 80059f6:	6713      	str	r3, [r2, #112]	; 0x70
 80059f8:	4a81      	ldr	r2, [pc, #516]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059fa:	4b81      	ldr	r3, [pc, #516]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 80059fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059fe:	f043 0301 	orr.w	r3, r3, #1
 8005a02:	6713      	str	r3, [r2, #112]	; 0x70
 8005a04:	e00b      	b.n	8005a1e <HAL_RCC_OscConfig+0x5a6>
 8005a06:	4a7e      	ldr	r2, [pc, #504]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a08:	4b7d      	ldr	r3, [pc, #500]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0c:	f023 0301 	bic.w	r3, r3, #1
 8005a10:	6713      	str	r3, [r2, #112]	; 0x70
 8005a12:	4a7b      	ldr	r2, [pc, #492]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a14:	4b7a      	ldr	r3, [pc, #488]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a18:	f023 0304 	bic.w	r3, r3, #4
 8005a1c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d015      	beq.n	8005a52 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a26:	f7fa fe65 	bl	80006f4 <HAL_GetTick>
 8005a2a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a2c:	e00a      	b.n	8005a44 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a2e:	f7fa fe61 	bl	80006f4 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e122      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a44:	4b6e      	ldr	r3, [pc, #440]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ee      	beq.n	8005a2e <HAL_RCC_OscConfig+0x5b6>
 8005a50:	e014      	b.n	8005a7c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a52:	f7fa fe4f 	bl	80006f4 <HAL_GetTick>
 8005a56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a58:	e00a      	b.n	8005a70 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a5a:	f7fa fe4b 	bl	80006f4 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e10c      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a70:	4b63      	ldr	r3, [pc, #396]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1ee      	bne.n	8005a5a <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 8101 	beq.w	8005c88 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005a86:	4b5e      	ldr	r3, [pc, #376]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a8e:	2b18      	cmp	r3, #24
 8005a90:	f000 80bc 	beq.w	8005c0c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	f040 8095 	bne.w	8005bc8 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a9e:	4a58      	ldr	r2, [pc, #352]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005aa0:	4b57      	ldr	r3, [pc, #348]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005aa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aaa:	f7fa fe23 	bl	80006f4 <HAL_GetTick>
 8005aae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ab0:	e008      	b.n	8005ac4 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ab2:	f7fa fe1f 	bl	80006f4 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d901      	bls.n	8005ac4 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e0e2      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ac4:	4b4e      	ldr	r3, [pc, #312]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1f0      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ad0:	484b      	ldr	r0, [pc, #300]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005ad2:	4b4b      	ldr	r3, [pc, #300]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005ad4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ad6:	4b4b      	ldr	r3, [pc, #300]	; (8005c04 <HAL_RCC_OscConfig+0x78c>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ae2:	0112      	lsls	r2, r2, #4
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	6283      	str	r3, [r0, #40]	; 0x28
 8005aea:	4945      	ldr	r1, [pc, #276]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af0:	3b01      	subs	r3, #1
 8005af2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005afa:	3b01      	subs	r3, #1
 8005afc:	025b      	lsls	r3, r3, #9
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	431a      	orrs	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b06:	3b01      	subs	r3, #1
 8005b08:	041b      	lsls	r3, r3, #16
 8005b0a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b14:	3b01      	subs	r3, #1
 8005b16:	061b      	lsls	r3, r3, #24
 8005b18:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005b20:	4a37      	ldr	r2, [pc, #220]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b22:	4b37      	ldr	r3, [pc, #220]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b26:	f023 0301 	bic.w	r3, r3, #1
 8005b2a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b2c:	4934      	ldr	r1, [pc, #208]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b2e:	4b34      	ldr	r3, [pc, #208]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b32:	4b35      	ldr	r3, [pc, #212]	; (8005c08 <HAL_RCC_OscConfig+0x790>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005b3a:	00d2      	lsls	r2, r2, #3
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005b40:	492f      	ldr	r1, [pc, #188]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b42:	4b2f      	ldr	r3, [pc, #188]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b46:	f023 020c 	bic.w	r2, r3, #12
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005b52:	492b      	ldr	r1, [pc, #172]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b54:	4b2a      	ldr	r3, [pc, #168]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b58:	f023 0202 	bic.w	r2, r3, #2
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b60:	4313      	orrs	r3, r2
 8005b62:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b64:	4a26      	ldr	r2, [pc, #152]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b66:	4b26      	ldr	r3, [pc, #152]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b6e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b70:	4a23      	ldr	r2, [pc, #140]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b72:	4b23      	ldr	r3, [pc, #140]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005b7c:	4a20      	ldr	r2, [pc, #128]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b7e:	4b20      	ldr	r3, [pc, #128]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b86:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005b88:	4a1d      	ldr	r2, [pc, #116]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b8a:	4b1d      	ldr	r3, [pc, #116]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b8e:	f043 0301 	orr.w	r3, r3, #1
 8005b92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b94:	4a1a      	ldr	r2, [pc, #104]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b96:	4b1a      	ldr	r3, [pc, #104]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba0:	f7fa fda8 	bl	80006f4 <HAL_GetTick>
 8005ba4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ba6:	e008      	b.n	8005bba <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ba8:	f7fa fda4 	bl	80006f4 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d901      	bls.n	8005bba <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e067      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005bba:	4b11      	ldr	r3, [pc, #68]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d0f0      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x730>
 8005bc6:	e05f      	b.n	8005c88 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bc8:	4a0d      	ldr	r2, [pc, #52]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005bca:	4b0d      	ldr	r3, [pc, #52]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd4:	f7fa fd8e 	bl	80006f4 <HAL_GetTick>
 8005bd8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bdc:	f7fa fd8a 	bl	80006f4 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e04d      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005bee:	4b04      	ldr	r3, [pc, #16]	; (8005c00 <HAL_RCC_OscConfig+0x788>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1f0      	bne.n	8005bdc <HAL_RCC_OscConfig+0x764>
 8005bfa:	e045      	b.n	8005c88 <HAL_RCC_OscConfig+0x810>
 8005bfc:	58024800 	.word	0x58024800
 8005c00:	58024400 	.word	0x58024400
 8005c04:	fffffc0c 	.word	0xfffffc0c
 8005c08:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005c0c:	4b21      	ldr	r3, [pc, #132]	; (8005c94 <HAL_RCC_OscConfig+0x81c>)
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c10:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005c12:	4b20      	ldr	r3, [pc, #128]	; (8005c94 <HAL_RCC_OscConfig+0x81c>)
 8005c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c16:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d031      	beq.n	8005c84 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	f003 0203 	and.w	r2, r3, #3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d12a      	bne.n	8005c84 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	091b      	lsrs	r3, r3, #4
 8005c32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d122      	bne.n	8005c84 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c48:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d11a      	bne.n	8005c84 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	0a5b      	lsrs	r3, r3, #9
 8005c52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c5a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d111      	bne.n	8005c84 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	0c1b      	lsrs	r3, r3, #16
 8005c64:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d108      	bne.n	8005c84 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	0e1b      	lsrs	r3, r3, #24
 8005c76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c7e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d001      	beq.n	8005c88 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e000      	b.n	8005c8a <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3730      	adds	r7, #48	; 0x30
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	58024400 	.word	0x58024400

08005c98 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d101      	bne.n	8005cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e19c      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cac:	4b8a      	ldr	r3, [pc, #552]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 020f 	and.w	r2, r3, #15
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d210      	bcs.n	8005cdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cba:	4987      	ldr	r1, [pc, #540]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005cbc:	4b86      	ldr	r3, [pc, #536]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f023 020f 	bic.w	r2, r3, #15
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cca:	4b83      	ldr	r3, [pc, #524]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 020f 	and.w	r2, r3, #15
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d001      	beq.n	8005cdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e184      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d010      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	691a      	ldr	r2, [r3, #16]
 8005cec:	4b7b      	ldr	r3, [pc, #492]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d908      	bls.n	8005d0a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005cf8:	4978      	ldr	r1, [pc, #480]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005cfa:	4b78      	ldr	r3, [pc, #480]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005cfc:	699b      	ldr	r3, [r3, #24]
 8005cfe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0308 	and.w	r3, r3, #8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d010      	beq.n	8005d38 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	695a      	ldr	r2, [r3, #20]
 8005d1a:	4b70      	ldr	r3, [pc, #448]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d908      	bls.n	8005d38 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d26:	496d      	ldr	r1, [pc, #436]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d28:	4b6c      	ldr	r3, [pc, #432]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d2a:	69db      	ldr	r3, [r3, #28]
 8005d2c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0310 	and.w	r3, r3, #16
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d010      	beq.n	8005d66 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	4b64      	ldr	r3, [pc, #400]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d908      	bls.n	8005d66 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005d54:	4961      	ldr	r1, [pc, #388]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d56:	4b61      	ldr	r3, [pc, #388]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0320 	and.w	r3, r3, #32
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d010      	beq.n	8005d94 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69da      	ldr	r2, [r3, #28]
 8005d76:	4b59      	ldr	r3, [pc, #356]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d908      	bls.n	8005d94 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005d82:	4956      	ldr	r1, [pc, #344]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d84:	4b55      	ldr	r3, [pc, #340]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0302 	and.w	r3, r3, #2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d010      	beq.n	8005dc2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	4b4d      	ldr	r3, [pc, #308]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	f003 030f 	and.w	r3, r3, #15
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d908      	bls.n	8005dc2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005db0:	494a      	ldr	r1, [pc, #296]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005db2:	4b4a      	ldr	r3, [pc, #296]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	f023 020f 	bic.w	r2, r3, #15
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d055      	beq.n	8005e7a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005dce:	4943      	ldr	r1, [pc, #268]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005dd0:	4b42      	ldr	r3, [pc, #264]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d107      	bne.n	8005df8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005de8:	4b3c      	ldr	r3, [pc, #240]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d121      	bne.n	8005e38 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e0f6      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b03      	cmp	r3, #3
 8005dfe:	d107      	bne.n	8005e10 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e00:	4b36      	ldr	r3, [pc, #216]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d115      	bne.n	8005e38 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e0ea      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d107      	bne.n	8005e28 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005e18:	4b30      	ldr	r3, [pc, #192]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d109      	bne.n	8005e38 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e0de      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e28:	4b2c      	ldr	r3, [pc, #176]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e0d6      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e38:	4928      	ldr	r1, [pc, #160]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e3a:	4b28      	ldr	r3, [pc, #160]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	f023 0207 	bic.w	r2, r3, #7
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e4a:	f7fa fc53 	bl	80006f4 <HAL_GetTick>
 8005e4e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e50:	e00a      	b.n	8005e68 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e52:	f7fa fc4f 	bl	80006f4 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d901      	bls.n	8005e68 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005e64:	2303      	movs	r3, #3
 8005e66:	e0be      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e68:	4b1c      	ldr	r3, [pc, #112]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	00db      	lsls	r3, r3, #3
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d1eb      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d010      	beq.n	8005ea8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68da      	ldr	r2, [r3, #12]
 8005e8a:	4b14      	ldr	r3, [pc, #80]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	f003 030f 	and.w	r3, r3, #15
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d208      	bcs.n	8005ea8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e96:	4911      	ldr	r1, [pc, #68]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e98:	4b10      	ldr	r3, [pc, #64]	; (8005edc <HAL_RCC_ClockConfig+0x244>)
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	f023 020f 	bic.w	r2, r3, #15
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ea8:	4b0b      	ldr	r3, [pc, #44]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 020f 	and.w	r2, r3, #15
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d914      	bls.n	8005ee0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb6:	4908      	ldr	r1, [pc, #32]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005eb8:	4b07      	ldr	r3, [pc, #28]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f023 020f 	bic.w	r2, r3, #15
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec6:	4b04      	ldr	r3, [pc, #16]	; (8005ed8 <HAL_RCC_ClockConfig+0x240>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 020f 	and.w	r2, r3, #15
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d005      	beq.n	8005ee0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e086      	b.n	8005fe6 <HAL_RCC_ClockConfig+0x34e>
 8005ed8:	52002000 	.word	0x52002000
 8005edc:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d010      	beq.n	8005f0e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691a      	ldr	r2, [r3, #16]
 8005ef0:	4b3f      	ldr	r3, [pc, #252]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d208      	bcs.n	8005f0e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005efc:	493c      	ldr	r1, [pc, #240]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005efe:	4b3c      	ldr	r3, [pc, #240]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0308 	and.w	r3, r3, #8
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d010      	beq.n	8005f3c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	695a      	ldr	r2, [r3, #20]
 8005f1e:	4b34      	ldr	r3, [pc, #208]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d208      	bcs.n	8005f3c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005f2a:	4931      	ldr	r1, [pc, #196]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f2c:	4b30      	ldr	r3, [pc, #192]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0310 	and.w	r3, r3, #16
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d010      	beq.n	8005f6a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	699a      	ldr	r2, [r3, #24]
 8005f4c:	4b28      	ldr	r3, [pc, #160]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d208      	bcs.n	8005f6a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005f58:	4925      	ldr	r1, [pc, #148]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f5a:	4b25      	ldr	r3, [pc, #148]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0320 	and.w	r3, r3, #32
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d010      	beq.n	8005f98 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	69da      	ldr	r2, [r3, #28]
 8005f7a:	4b1d      	ldr	r3, [pc, #116]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d208      	bcs.n	8005f98 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005f86:	491a      	ldr	r1, [pc, #104]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f88:	4b19      	ldr	r3, [pc, #100]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	69db      	ldr	r3, [r3, #28]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005f98:	f000 f834 	bl	8006004 <HAL_RCC_GetSysClockFreq>
 8005f9c:	4601      	mov	r1, r0
 8005f9e:	4b14      	ldr	r3, [pc, #80]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	0a1b      	lsrs	r3, r3, #8
 8005fa4:	f003 030f 	and.w	r3, r3, #15
 8005fa8:	4a12      	ldr	r2, [pc, #72]	; (8005ff4 <HAL_RCC_ClockConfig+0x35c>)
 8005faa:	5cd3      	ldrb	r3, [r2, r3]
 8005fac:	f003 031f 	and.w	r3, r3, #31
 8005fb0:	fa21 f303 	lsr.w	r3, r1, r3
 8005fb4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005fb6:	4b0e      	ldr	r3, [pc, #56]	; (8005ff0 <HAL_RCC_ClockConfig+0x358>)
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	f003 030f 	and.w	r3, r3, #15
 8005fbe:	4a0d      	ldr	r2, [pc, #52]	; (8005ff4 <HAL_RCC_ClockConfig+0x35c>)
 8005fc0:	5cd3      	ldrb	r3, [r2, r3]
 8005fc2:	f003 031f 	and.w	r3, r3, #31
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8005fcc:	4a0a      	ldr	r2, [pc, #40]	; (8005ff8 <HAL_RCC_ClockConfig+0x360>)
 8005fce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005fd0:	4a0a      	ldr	r2, [pc, #40]	; (8005ffc <HAL_RCC_ClockConfig+0x364>)
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005fd6:	4b0a      	ldr	r3, [pc, #40]	; (8006000 <HAL_RCC_ClockConfig+0x368>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7fa fb40 	bl	8000660 <HAL_InitTick>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	58024400 	.word	0x58024400
 8005ff4:	0800c168 	.word	0x0800c168
 8005ff8:	24000010 	.word	0x24000010
 8005ffc:	2400000c 	.word	0x2400000c
 8006000:	24000000 	.word	0x24000000

08006004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006004:	b480      	push	{r7}
 8006006:	b089      	sub	sp, #36	; 0x24
 8006008:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800600a:	4baf      	ldr	r3, [pc, #700]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006012:	2b18      	cmp	r3, #24
 8006014:	f200 814e 	bhi.w	80062b4 <HAL_RCC_GetSysClockFreq+0x2b0>
 8006018:	a201      	add	r2, pc, #4	; (adr r2, 8006020 <HAL_RCC_GetSysClockFreq+0x1c>)
 800601a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601e:	bf00      	nop
 8006020:	08006085 	.word	0x08006085
 8006024:	080062b5 	.word	0x080062b5
 8006028:	080062b5 	.word	0x080062b5
 800602c:	080062b5 	.word	0x080062b5
 8006030:	080062b5 	.word	0x080062b5
 8006034:	080062b5 	.word	0x080062b5
 8006038:	080062b5 	.word	0x080062b5
 800603c:	080062b5 	.word	0x080062b5
 8006040:	080060ab 	.word	0x080060ab
 8006044:	080062b5 	.word	0x080062b5
 8006048:	080062b5 	.word	0x080062b5
 800604c:	080062b5 	.word	0x080062b5
 8006050:	080062b5 	.word	0x080062b5
 8006054:	080062b5 	.word	0x080062b5
 8006058:	080062b5 	.word	0x080062b5
 800605c:	080062b5 	.word	0x080062b5
 8006060:	080060b1 	.word	0x080060b1
 8006064:	080062b5 	.word	0x080062b5
 8006068:	080062b5 	.word	0x080062b5
 800606c:	080062b5 	.word	0x080062b5
 8006070:	080062b5 	.word	0x080062b5
 8006074:	080062b5 	.word	0x080062b5
 8006078:	080062b5 	.word	0x080062b5
 800607c:	080062b5 	.word	0x080062b5
 8006080:	080060b7 	.word	0x080060b7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006084:	4b90      	ldr	r3, [pc, #576]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0320 	and.w	r3, r3, #32
 800608c:	2b00      	cmp	r3, #0
 800608e:	d009      	beq.n	80060a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006090:	4b8d      	ldr	r3, [pc, #564]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	08db      	lsrs	r3, r3, #3
 8006096:	f003 0303 	and.w	r3, r3, #3
 800609a:	4a8c      	ldr	r2, [pc, #560]	; (80062cc <HAL_RCC_GetSysClockFreq+0x2c8>)
 800609c:	fa22 f303 	lsr.w	r3, r2, r3
 80060a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80060a2:	e10a      	b.n	80062ba <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80060a4:	4b89      	ldr	r3, [pc, #548]	; (80062cc <HAL_RCC_GetSysClockFreq+0x2c8>)
 80060a6:	61bb      	str	r3, [r7, #24]
    break;
 80060a8:	e107      	b.n	80062ba <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80060aa:	4b89      	ldr	r3, [pc, #548]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x2cc>)
 80060ac:	61bb      	str	r3, [r7, #24]
    break;
 80060ae:	e104      	b.n	80062ba <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80060b0:	4b88      	ldr	r3, [pc, #544]	; (80062d4 <HAL_RCC_GetSysClockFreq+0x2d0>)
 80060b2:	61bb      	str	r3, [r7, #24]
    break;
 80060b4:	e101      	b.n	80062ba <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80060b6:	4b84      	ldr	r3, [pc, #528]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80060b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ba:	f003 0303 	and.w	r3, r3, #3
 80060be:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80060c0:	4b81      	ldr	r3, [pc, #516]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80060c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c4:	091b      	lsrs	r3, r3, #4
 80060c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060ca:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80060cc:	4b7e      	ldr	r3, [pc, #504]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80060ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80060d6:	4b7c      	ldr	r3, [pc, #496]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80060d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060da:	08db      	lsrs	r3, r3, #3
 80060dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	fb02 f303 	mul.w	r3, r2, r3
 80060e6:	ee07 3a90 	vmov	s15, r3
 80060ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ee:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80da 	beq.w	80062ae <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d05a      	beq.n	80061b6 <HAL_RCC_GetSysClockFreq+0x1b2>
 8006100:	2b01      	cmp	r3, #1
 8006102:	d302      	bcc.n	800610a <HAL_RCC_GetSysClockFreq+0x106>
 8006104:	2b02      	cmp	r3, #2
 8006106:	d078      	beq.n	80061fa <HAL_RCC_GetSysClockFreq+0x1f6>
 8006108:	e099      	b.n	800623e <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800610a:	4b6f      	ldr	r3, [pc, #444]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0320 	and.w	r3, r3, #32
 8006112:	2b00      	cmp	r3, #0
 8006114:	d02d      	beq.n	8006172 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006116:	4b6c      	ldr	r3, [pc, #432]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	08db      	lsrs	r3, r3, #3
 800611c:	f003 0303 	and.w	r3, r3, #3
 8006120:	4a6a      	ldr	r2, [pc, #424]	; (80062cc <HAL_RCC_GetSysClockFreq+0x2c8>)
 8006122:	fa22 f303 	lsr.w	r3, r2, r3
 8006126:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	ee07 3a90 	vmov	s15, r3
 800612e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	ee07 3a90 	vmov	s15, r3
 8006138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006140:	4b61      	ldr	r3, [pc, #388]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006148:	ee07 3a90 	vmov	s15, r3
 800614c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006150:	ed97 6a02 	vldr	s12, [r7, #8]
 8006154:	eddf 5a60 	vldr	s11, [pc, #384]	; 80062d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006158:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800615c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006160:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006164:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800616c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006170:	e087      	b.n	8006282 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	ee07 3a90 	vmov	s15, r3
 8006178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617c:	eddf 6a57 	vldr	s13, [pc, #348]	; 80062dc <HAL_RCC_GetSysClockFreq+0x2d8>
 8006180:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006184:	4b50      	ldr	r3, [pc, #320]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618c:	ee07 3a90 	vmov	s15, r3
 8006190:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006194:	ed97 6a02 	vldr	s12, [r7, #8]
 8006198:	eddf 5a4f 	vldr	s11, [pc, #316]	; 80062d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 800619c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061b4:	e065      	b.n	8006282 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	ee07 3a90 	vmov	s15, r3
 80061bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061c0:	eddf 6a47 	vldr	s13, [pc, #284]	; 80062e0 <HAL_RCC_GetSysClockFreq+0x2dc>
 80061c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061c8:	4b3f      	ldr	r3, [pc, #252]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80061ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d0:	ee07 3a90 	vmov	s15, r3
 80061d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80061dc:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80062d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 80061e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061f8:	e043      	b.n	8006282 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	ee07 3a90 	vmov	s15, r3
 8006200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006204:	eddf 6a37 	vldr	s13, [pc, #220]	; 80062e4 <HAL_RCC_GetSysClockFreq+0x2e0>
 8006208:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800620c:	4b2e      	ldr	r3, [pc, #184]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800620e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006210:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006214:	ee07 3a90 	vmov	s15, r3
 8006218:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800621c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006220:	eddf 5a2d 	vldr	s11, [pc, #180]	; 80062d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006224:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006228:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800622c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006230:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006234:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006238:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800623c:	e021      	b.n	8006282 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	ee07 3a90 	vmov	s15, r3
 8006244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006248:	eddf 6a25 	vldr	s13, [pc, #148]	; 80062e0 <HAL_RCC_GetSysClockFreq+0x2dc>
 800624c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006250:	4b1d      	ldr	r3, [pc, #116]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006254:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006258:	ee07 3a90 	vmov	s15, r3
 800625c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006260:	ed97 6a02 	vldr	s12, [r7, #8]
 8006264:	eddf 5a1c 	vldr	s11, [pc, #112]	; 80062d8 <HAL_RCC_GetSysClockFreq+0x2d4>
 8006268:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800626c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006270:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006274:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800627c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006280:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006282:	4b11      	ldr	r3, [pc, #68]	; (80062c8 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8006284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006286:	0a5b      	lsrs	r3, r3, #9
 8006288:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800628c:	3301      	adds	r3, #1
 800628e:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800629a:	edd7 6a07 	vldr	s13, [r7, #28]
 800629e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062a6:	ee17 3a90 	vmov	r3, s15
 80062aa:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80062ac:	e005      	b.n	80062ba <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 80062ae:	2300      	movs	r3, #0
 80062b0:	61bb      	str	r3, [r7, #24]
    break;
 80062b2:	e002      	b.n	80062ba <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 80062b4:	4b06      	ldr	r3, [pc, #24]	; (80062d0 <HAL_RCC_GetSysClockFreq+0x2cc>)
 80062b6:	61bb      	str	r3, [r7, #24]
    break;
 80062b8:	bf00      	nop
  }

  return sysclockfreq;
 80062ba:	69bb      	ldr	r3, [r7, #24]
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3724      	adds	r7, #36	; 0x24
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	58024400 	.word	0x58024400
 80062cc:	03d09000 	.word	0x03d09000
 80062d0:	003d0900 	.word	0x003d0900
 80062d4:	007a1200 	.word	0x007a1200
 80062d8:	46000000 	.word	0x46000000
 80062dc:	4c742400 	.word	0x4c742400
 80062e0:	4a742400 	.word	0x4a742400
 80062e4:	4af42400 	.word	0x4af42400

080062e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80062ee:	f7ff fe89 	bl	8006004 <HAL_RCC_GetSysClockFreq>
 80062f2:	4601      	mov	r1, r0
 80062f4:	4b10      	ldr	r3, [pc, #64]	; (8006338 <HAL_RCC_GetHCLKFreq+0x50>)
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	0a1b      	lsrs	r3, r3, #8
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	4a0f      	ldr	r2, [pc, #60]	; (800633c <HAL_RCC_GetHCLKFreq+0x54>)
 8006300:	5cd3      	ldrb	r3, [r2, r3]
 8006302:	f003 031f 	and.w	r3, r3, #31
 8006306:	fa21 f303 	lsr.w	r3, r1, r3
 800630a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800630c:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <HAL_RCC_GetHCLKFreq+0x50>)
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	f003 030f 	and.w	r3, r3, #15
 8006314:	4a09      	ldr	r2, [pc, #36]	; (800633c <HAL_RCC_GetHCLKFreq+0x54>)
 8006316:	5cd3      	ldrb	r3, [r2, r3]
 8006318:	f003 031f 	and.w	r3, r3, #31
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	fa22 f303 	lsr.w	r3, r2, r3
 8006322:	4a07      	ldr	r2, [pc, #28]	; (8006340 <HAL_RCC_GetHCLKFreq+0x58>)
 8006324:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006326:	4a07      	ldr	r2, [pc, #28]	; (8006344 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800632c:	4b04      	ldr	r3, [pc, #16]	; (8006340 <HAL_RCC_GetHCLKFreq+0x58>)
 800632e:	681b      	ldr	r3, [r3, #0]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3708      	adds	r7, #8
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	58024400 	.word	0x58024400
 800633c:	0800c168 	.word	0x0800c168
 8006340:	24000010 	.word	0x24000010
 8006344:	2400000c 	.word	0x2400000c

08006348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800634c:	f7ff ffcc 	bl	80062e8 <HAL_RCC_GetHCLKFreq>
 8006350:	4601      	mov	r1, r0
 8006352:	4b06      	ldr	r3, [pc, #24]	; (800636c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006354:	69db      	ldr	r3, [r3, #28]
 8006356:	091b      	lsrs	r3, r3, #4
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	4a04      	ldr	r2, [pc, #16]	; (8006370 <HAL_RCC_GetPCLK1Freq+0x28>)
 800635e:	5cd3      	ldrb	r3, [r2, r3]
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006368:	4618      	mov	r0, r3
 800636a:	bd80      	pop	{r7, pc}
 800636c:	58024400 	.word	0x58024400
 8006370:	0800c168 	.word	0x0800c168

08006374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006378:	f7ff ffb6 	bl	80062e8 <HAL_RCC_GetHCLKFreq>
 800637c:	4601      	mov	r1, r0
 800637e:	4b06      	ldr	r3, [pc, #24]	; (8006398 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	0a1b      	lsrs	r3, r3, #8
 8006384:	f003 0307 	and.w	r3, r3, #7
 8006388:	4a04      	ldr	r2, [pc, #16]	; (800639c <HAL_RCC_GetPCLK2Freq+0x28>)
 800638a:	5cd3      	ldrb	r3, [r2, r3]
 800638c:	f003 031f 	and.w	r3, r3, #31
 8006390:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	58024400 	.word	0x58024400
 800639c:	0800c168 	.word	0x0800c168

080063a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063a8:	2300      	movs	r3, #0
 80063aa:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80063ac:	2300      	movs	r3, #0
 80063ae:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d03d      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063c4:	d013      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80063c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063ca:	d802      	bhi.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d007      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80063d0:	e01f      	b.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80063d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80063d6:	d013      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80063d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80063dc:	d01c      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80063de:	e018      	b.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063e0:	4aaf      	ldr	r2, [pc, #700]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80063e2:	4baf      	ldr	r3, [pc, #700]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80063e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80063ec:	e015      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3304      	adds	r3, #4
 80063f2:	2102      	movs	r1, #2
 80063f4:	4618      	mov	r0, r3
 80063f6:	f001 ff41 	bl	800827c <RCCEx_PLL2_Config>
 80063fa:	4603      	mov	r3, r0
 80063fc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80063fe:	e00c      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	3324      	adds	r3, #36	; 0x24
 8006404:	2102      	movs	r1, #2
 8006406:	4618      	mov	r0, r3
 8006408:	f001 ffea 	bl	80083e0 <RCCEx_PLL3_Config>
 800640c:	4603      	mov	r3, r0
 800640e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006410:	e003      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	75fb      	strb	r3, [r7, #23]
      break;
 8006416:	e000      	b.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006418:	bf00      	nop
    }

    if(ret == HAL_OK)
 800641a:	7dfb      	ldrb	r3, [r7, #23]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d109      	bne.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006420:	499f      	ldr	r1, [pc, #636]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006422:	4b9f      	ldr	r3, [pc, #636]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006424:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006426:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800642e:	4313      	orrs	r3, r2
 8006430:	650b      	str	r3, [r1, #80]	; 0x50
 8006432:	e001      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006434:	7dfb      	ldrb	r3, [r7, #23]
 8006436:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006440:	2b00      	cmp	r3, #0
 8006442:	d03d      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006448:	2b04      	cmp	r3, #4
 800644a:	d826      	bhi.n	800649a <HAL_RCCEx_PeriphCLKConfig+0xfa>
 800644c:	a201      	add	r2, pc, #4	; (adr r2, 8006454 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 800644e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006452:	bf00      	nop
 8006454:	08006469 	.word	0x08006469
 8006458:	08006477 	.word	0x08006477
 800645c:	08006489 	.word	0x08006489
 8006460:	080064a1 	.word	0x080064a1
 8006464:	080064a1 	.word	0x080064a1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006468:	4a8d      	ldr	r2, [pc, #564]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800646a:	4b8d      	ldr	r3, [pc, #564]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800646c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006472:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006474:	e015      	b.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	3304      	adds	r3, #4
 800647a:	2100      	movs	r1, #0
 800647c:	4618      	mov	r0, r3
 800647e:	f001 fefd 	bl	800827c <RCCEx_PLL2_Config>
 8006482:	4603      	mov	r3, r0
 8006484:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006486:	e00c      	b.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3324      	adds	r3, #36	; 0x24
 800648c:	2100      	movs	r1, #0
 800648e:	4618      	mov	r0, r3
 8006490:	f001 ffa6 	bl	80083e0 <RCCEx_PLL3_Config>
 8006494:	4603      	mov	r3, r0
 8006496:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006498:	e003      	b.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	75fb      	strb	r3, [r7, #23]
      break;
 800649e:	e000      	b.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80064a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064a2:	7dfb      	ldrb	r3, [r7, #23]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d109      	bne.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064a8:	497d      	ldr	r1, [pc, #500]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80064aa:	4b7d      	ldr	r3, [pc, #500]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80064ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064ae:	f023 0207 	bic.w	r2, r3, #7
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b6:	4313      	orrs	r3, r2
 80064b8:	650b      	str	r3, [r1, #80]	; 0x50
 80064ba:	e001      	b.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064bc:	7dfb      	ldrb	r3, [r7, #23]
 80064be:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d03e      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064d0:	2b80      	cmp	r3, #128	; 0x80
 80064d2:	d01c      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80064d4:	2b80      	cmp	r3, #128	; 0x80
 80064d6:	d804      	bhi.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x142>
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d008      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80064dc:	2b40      	cmp	r3, #64	; 0x40
 80064de:	d00d      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80064e0:	e01e      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80064e2:	2bc0      	cmp	r3, #192	; 0xc0
 80064e4:	d01f      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80064e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064ea:	d01e      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80064ec:	e018      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064ee:	4a6c      	ldr	r2, [pc, #432]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80064f0:	4b6b      	ldr	r3, [pc, #428]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80064f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064f8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80064fa:	e017      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3304      	adds	r3, #4
 8006500:	2100      	movs	r1, #0
 8006502:	4618      	mov	r0, r3
 8006504:	f001 feba 	bl	800827c <RCCEx_PLL2_Config>
 8006508:	4603      	mov	r3, r0
 800650a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800650c:	e00e      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	3324      	adds	r3, #36	; 0x24
 8006512:	2100      	movs	r1, #0
 8006514:	4618      	mov	r0, r3
 8006516:	f001 ff63 	bl	80083e0 <RCCEx_PLL3_Config>
 800651a:	4603      	mov	r3, r0
 800651c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800651e:	e005      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	75fb      	strb	r3, [r7, #23]
      break;
 8006524:	e002      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8006526:	bf00      	nop
 8006528:	e000      	b.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800652a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800652c:	7dfb      	ldrb	r3, [r7, #23]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d109      	bne.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006532:	495b      	ldr	r1, [pc, #364]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006534:	4b5a      	ldr	r3, [pc, #360]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006538:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006540:	4313      	orrs	r3, r2
 8006542:	650b      	str	r3, [r1, #80]	; 0x50
 8006544:	e001      	b.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006546:	7dfb      	ldrb	r3, [r7, #23]
 8006548:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006552:	2b00      	cmp	r3, #0
 8006554:	d044      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800655c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006560:	d01f      	beq.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006562:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006566:	d805      	bhi.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00a      	beq.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800656c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006570:	d00e      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8006572:	e01f      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8006574:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006578:	d01f      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800657a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800657e:	d01e      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006580:	e018      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006582:	4a47      	ldr	r2, [pc, #284]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006584:	4b46      	ldr	r3, [pc, #280]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800658c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800658e:	e017      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	3304      	adds	r3, #4
 8006594:	2100      	movs	r1, #0
 8006596:	4618      	mov	r0, r3
 8006598:	f001 fe70 	bl	800827c <RCCEx_PLL2_Config>
 800659c:	4603      	mov	r3, r0
 800659e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80065a0:	e00e      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	3324      	adds	r3, #36	; 0x24
 80065a6:	2100      	movs	r1, #0
 80065a8:	4618      	mov	r0, r3
 80065aa:	f001 ff19 	bl	80083e0 <RCCEx_PLL3_Config>
 80065ae:	4603      	mov	r3, r0
 80065b0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80065b2:	e005      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	75fb      	strb	r3, [r7, #23]
      break;
 80065b8:	e002      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80065ba:	bf00      	nop
 80065bc:	e000      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80065be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065c0:	7dfb      	ldrb	r3, [r7, #23]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10a      	bne.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80065c6:	4936      	ldr	r1, [pc, #216]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80065c8:	4b35      	ldr	r3, [pc, #212]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80065ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065cc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80065d6:	4313      	orrs	r3, r2
 80065d8:	658b      	str	r3, [r1, #88]	; 0x58
 80065da:	e001      	b.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065dc:	7dfb      	ldrb	r3, [r7, #23]
 80065de:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d044      	beq.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80065f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065f6:	d01f      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80065f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065fc:	d805      	bhi.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d00a      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x278>
 8006602:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006606:	d00e      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8006608:	e01f      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 800660a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800660e:	d01f      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006610:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006614:	d01e      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006616:	e018      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006618:	4a21      	ldr	r2, [pc, #132]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800661a:	4b21      	ldr	r3, [pc, #132]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800661c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006622:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006624:	e017      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	3304      	adds	r3, #4
 800662a:	2100      	movs	r1, #0
 800662c:	4618      	mov	r0, r3
 800662e:	f001 fe25 	bl	800827c <RCCEx_PLL2_Config>
 8006632:	4603      	mov	r3, r0
 8006634:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006636:	e00e      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	3324      	adds	r3, #36	; 0x24
 800663c:	2100      	movs	r1, #0
 800663e:	4618      	mov	r0, r3
 8006640:	f001 fece 	bl	80083e0 <RCCEx_PLL3_Config>
 8006644:	4603      	mov	r3, r0
 8006646:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006648:	e005      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	75fb      	strb	r3, [r7, #23]
      break;
 800664e:	e002      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8006650:	bf00      	nop
 8006652:	e000      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8006654:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006656:	7dfb      	ldrb	r3, [r7, #23]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800665c:	4910      	ldr	r1, [pc, #64]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800665e:	4b10      	ldr	r3, [pc, #64]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006662:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800666c:	4313      	orrs	r3, r2
 800666e:	658b      	str	r3, [r1, #88]	; 0x58
 8006670:	e001      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006672:	7dfb      	ldrb	r3, [r7, #23]
 8006674:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d035      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006686:	2b10      	cmp	r3, #16
 8006688:	d00c      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800668a:	2b10      	cmp	r3, #16
 800668c:	d802      	bhi.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d01b      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8006692:	e017      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8006694:	2b20      	cmp	r3, #32
 8006696:	d00c      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x312>
 8006698:	2b30      	cmp	r3, #48	; 0x30
 800669a:	d018      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x32e>
 800669c:	e012      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x324>
 800669e:	bf00      	nop
 80066a0:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066a4:	4aaf      	ldr	r2, [pc, #700]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80066a6:	4baf      	ldr	r3, [pc, #700]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80066a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80066b0:	e00e      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	3304      	adds	r3, #4
 80066b6:	2102      	movs	r1, #2
 80066b8:	4618      	mov	r0, r3
 80066ba:	f001 fddf 	bl	800827c <RCCEx_PLL2_Config>
 80066be:	4603      	mov	r3, r0
 80066c0:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80066c2:	e005      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	75fb      	strb	r3, [r7, #23]
      break;
 80066c8:	e002      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80066ca:	bf00      	nop
 80066cc:	e000      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80066ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066d0:	7dfb      	ldrb	r3, [r7, #23]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d109      	bne.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80066d6:	49a3      	ldr	r1, [pc, #652]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80066d8:	4ba2      	ldr	r3, [pc, #648]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80066da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066dc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066e4:	4313      	orrs	r3, r2
 80066e6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80066e8:	e001      	b.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ea:	7dfb      	ldrb	r3, [r7, #23]
 80066ec:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d042      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006702:	d01f      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8006704:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006708:	d805      	bhi.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00a      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0x384>
 800670e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006712:	d00e      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8006714:	e01f      	b.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8006716:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800671a:	d01f      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800671c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006720:	d01e      	beq.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006722:	e018      	b.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006724:	4a8f      	ldr	r2, [pc, #572]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006726:	4b8f      	ldr	r3, [pc, #572]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800672a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800672e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006730:	e017      	b.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	3304      	adds	r3, #4
 8006736:	2100      	movs	r1, #0
 8006738:	4618      	mov	r0, r3
 800673a:	f001 fd9f 	bl	800827c <RCCEx_PLL2_Config>
 800673e:	4603      	mov	r3, r0
 8006740:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006742:	e00e      	b.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	3324      	adds	r3, #36	; 0x24
 8006748:	2100      	movs	r1, #0
 800674a:	4618      	mov	r0, r3
 800674c:	f001 fe48 	bl	80083e0 <RCCEx_PLL3_Config>
 8006750:	4603      	mov	r3, r0
 8006752:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006754:	e005      	b.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	75fb      	strb	r3, [r7, #23]
      break;
 800675a:	e002      	b.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 800675c:	bf00      	nop
 800675e:	e000      	b.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8006760:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006762:	7dfb      	ldrb	r3, [r7, #23]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d109      	bne.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006768:	497e      	ldr	r1, [pc, #504]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800676a:	4b7e      	ldr	r3, [pc, #504]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800676c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800676e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006776:	4313      	orrs	r3, r2
 8006778:	650b      	str	r3, [r1, #80]	; 0x50
 800677a:	e001      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800677c:	7dfb      	ldrb	r3, [r7, #23]
 800677e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d042      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006790:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006794:	d01b      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006796:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800679a:	d805      	bhi.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800679c:	2b00      	cmp	r3, #0
 800679e:	d022      	beq.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x446>
 80067a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a4:	d00a      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80067a6:	e01b      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x440>
 80067a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80067ac:	d01d      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0x44a>
 80067ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067b2:	d01c      	beq.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80067b4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80067b8:	d01b      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
 80067ba:	e011      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	3304      	adds	r3, #4
 80067c0:	2101      	movs	r1, #1
 80067c2:	4618      	mov	r0, r3
 80067c4:	f001 fd5a 	bl	800827c <RCCEx_PLL2_Config>
 80067c8:	4603      	mov	r3, r0
 80067ca:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80067cc:	e012      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	3324      	adds	r3, #36	; 0x24
 80067d2:	2101      	movs	r1, #1
 80067d4:	4618      	mov	r0, r3
 80067d6:	f001 fe03 	bl	80083e0 <RCCEx_PLL3_Config>
 80067da:	4603      	mov	r3, r0
 80067dc:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80067de:	e009      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	75fb      	strb	r3, [r7, #23]
      break;
 80067e4:	e006      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80067e6:	bf00      	nop
 80067e8:	e004      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80067ea:	bf00      	nop
 80067ec:	e002      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80067ee:	bf00      	nop
 80067f0:	e000      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80067f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067f4:	7dfb      	ldrb	r3, [r7, #23]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d109      	bne.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80067fa:	495a      	ldr	r1, [pc, #360]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80067fc:	4b59      	ldr	r3, [pc, #356]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80067fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006800:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006808:	4313      	orrs	r3, r2
 800680a:	650b      	str	r3, [r1, #80]	; 0x50
 800680c:	e001      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800680e:	7dfb      	ldrb	r3, [r7, #23]
 8006810:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d044      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006824:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006828:	d01b      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800682a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800682e:	d805      	bhi.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8006830:	2b00      	cmp	r3, #0
 8006832:	d022      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006834:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006838:	d00a      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800683a:	e01b      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800683c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006840:	d01d      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006842:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006846:	d01c      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8006848:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800684c:	d01b      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800684e:	e011      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	3304      	adds	r3, #4
 8006854:	2101      	movs	r1, #1
 8006856:	4618      	mov	r0, r3
 8006858:	f001 fd10 	bl	800827c <RCCEx_PLL2_Config>
 800685c:	4603      	mov	r3, r0
 800685e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006860:	e012      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	3324      	adds	r3, #36	; 0x24
 8006866:	2101      	movs	r1, #1
 8006868:	4618      	mov	r0, r3
 800686a:	f001 fdb9 	bl	80083e0 <RCCEx_PLL3_Config>
 800686e:	4603      	mov	r3, r0
 8006870:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006872:	e009      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	75fb      	strb	r3, [r7, #23]
      break;
 8006878:	e006      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800687a:	bf00      	nop
 800687c:	e004      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800687e:	bf00      	nop
 8006880:	e002      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8006882:	bf00      	nop
 8006884:	e000      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8006886:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006888:	7dfb      	ldrb	r3, [r7, #23]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10a      	bne.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800688e:	4935      	ldr	r1, [pc, #212]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006890:	4b34      	ldr	r3, [pc, #208]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006894:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800689e:	4313      	orrs	r3, r2
 80068a0:	658b      	str	r3, [r1, #88]	; 0x58
 80068a2:	e001      	b.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a4:	7dfb      	ldrb	r3, [r7, #23]
 80068a6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d02d      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068bc:	d005      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80068be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068c2:	d009      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x538>
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d013      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80068c8:	e00f      	b.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068ca:	4a26      	ldr	r2, [pc, #152]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80068cc:	4b25      	ldr	r3, [pc, #148]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80068ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80068d6:	e00c      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	3304      	adds	r3, #4
 80068dc:	2101      	movs	r1, #1
 80068de:	4618      	mov	r0, r3
 80068e0:	f001 fccc 	bl	800827c <RCCEx_PLL2_Config>
 80068e4:	4603      	mov	r3, r0
 80068e6:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80068e8:	e003      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	75fb      	strb	r3, [r7, #23]
      break;
 80068ee:	e000      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80068f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068f2:	7dfb      	ldrb	r3, [r7, #23]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d109      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80068f8:	491a      	ldr	r1, [pc, #104]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80068fa:	4b1a      	ldr	r3, [pc, #104]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80068fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068fe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006906:	4313      	orrs	r3, r2
 8006908:	650b      	str	r3, [r1, #80]	; 0x50
 800690a:	e001      	b.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800690c:	7dfb      	ldrb	r3, [r7, #23]
 800690e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d035      	beq.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006920:	2b03      	cmp	r3, #3
 8006922:	d81b      	bhi.n	800695c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006924:	a201      	add	r2, pc, #4	; (adr r2, 800692c <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8006926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800692a:	bf00      	nop
 800692c:	08006969 	.word	0x08006969
 8006930:	0800693d 	.word	0x0800693d
 8006934:	0800694b 	.word	0x0800694b
 8006938:	08006969 	.word	0x08006969
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800693c:	4a09      	ldr	r2, [pc, #36]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800693e:	4b09      	ldr	r3, [pc, #36]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006942:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006946:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006948:	e00f      	b.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3304      	adds	r3, #4
 800694e:	2102      	movs	r1, #2
 8006950:	4618      	mov	r0, r3
 8006952:	f001 fc93 	bl	800827c <RCCEx_PLL2_Config>
 8006956:	4603      	mov	r3, r0
 8006958:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800695a:	e006      	b.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	75fb      	strb	r3, [r7, #23]
      break;
 8006960:	e003      	b.n	800696a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8006962:	bf00      	nop
 8006964:	58024400 	.word	0x58024400
      break;
 8006968:	bf00      	nop
    }

    if(ret == HAL_OK)
 800696a:	7dfb      	ldrb	r3, [r7, #23]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d109      	bne.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006970:	49ba      	ldr	r1, [pc, #744]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006972:	4bba      	ldr	r3, [pc, #744]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006976:	f023 0203 	bic.w	r2, r3, #3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800697e:	4313      	orrs	r3, r2
 8006980:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006982:	e001      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006984:	7dfb      	ldrb	r3, [r7, #23]
 8006986:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8086 	beq.w	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006996:	4ab2      	ldr	r2, [pc, #712]	; (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8006998:	4bb1      	ldr	r3, [pc, #708]	; (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80069a2:	f7f9 fea7 	bl	80006f4 <HAL_GetTick>
 80069a6:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069a8:	e009      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069aa:	f7f9 fea3 	bl	80006f4 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	2b64      	cmp	r3, #100	; 0x64
 80069b6:	d902      	bls.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	75fb      	strb	r3, [r7, #23]
        break;
 80069bc:	e005      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069be:	4ba8      	ldr	r3, [pc, #672]	; (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0ef      	beq.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 80069ca:	7dfb      	ldrb	r3, [r7, #23]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d166      	bne.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80069d0:	4ba2      	ldr	r3, [pc, #648]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80069d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80069da:	4053      	eors	r3, r2
 80069dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d013      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80069e4:	4b9d      	ldr	r3, [pc, #628]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80069e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ec:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80069ee:	4a9b      	ldr	r2, [pc, #620]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80069f0:	4b9a      	ldr	r3, [pc, #616]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80069f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069f8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80069fa:	4a98      	ldr	r2, [pc, #608]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80069fc:	4b97      	ldr	r3, [pc, #604]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80069fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a04:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006a06:	4a95      	ldr	r2, [pc, #596]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a16:	d115      	bne.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a18:	f7f9 fe6c 	bl	80006f4 <HAL_GetTick>
 8006a1c:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006a1e:	e00b      	b.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a20:	f7f9 fe68 	bl	80006f4 <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d902      	bls.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	75fb      	strb	r3, [r7, #23]
            break;
 8006a36:	e005      	b.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006a38:	4b88      	ldr	r3, [pc, #544]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0ed      	beq.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8006a44:	7dfb      	ldrb	r3, [r7, #23]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d126      	bne.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a58:	d10d      	bne.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8006a5a:	4880      	ldr	r0, [pc, #512]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a5c:	4b7f      	ldr	r3, [pc, #508]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006a6a:	0919      	lsrs	r1, r3, #4
 8006a6c:	4b7d      	ldr	r3, [pc, #500]	; (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8006a6e:	400b      	ands	r3, r1
 8006a70:	4313      	orrs	r3, r2
 8006a72:	6103      	str	r3, [r0, #16]
 8006a74:	e005      	b.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8006a76:	4a79      	ldr	r2, [pc, #484]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a78:	4b78      	ldr	r3, [pc, #480]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a7a:	691b      	ldr	r3, [r3, #16]
 8006a7c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006a80:	6113      	str	r3, [r2, #16]
 8006a82:	4976      	ldr	r1, [pc, #472]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a84:	4b75      	ldr	r3, [pc, #468]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006a86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006a8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a92:	4313      	orrs	r3, r2
 8006a94:	670b      	str	r3, [r1, #112]	; 0x70
 8006a96:	e004      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a98:	7dfb      	ldrb	r3, [r7, #23]
 8006a9a:	75bb      	strb	r3, [r7, #22]
 8006a9c:	e001      	b.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a9e:	7dfb      	ldrb	r3, [r7, #23]
 8006aa0:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d07d      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ab2:	2b28      	cmp	r3, #40	; 0x28
 8006ab4:	d866      	bhi.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8006ab6:	a201      	add	r2, pc, #4	; (adr r2, 8006abc <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8006ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006abc:	08006b8b 	.word	0x08006b8b
 8006ac0:	08006b85 	.word	0x08006b85
 8006ac4:	08006b85 	.word	0x08006b85
 8006ac8:	08006b85 	.word	0x08006b85
 8006acc:	08006b85 	.word	0x08006b85
 8006ad0:	08006b85 	.word	0x08006b85
 8006ad4:	08006b85 	.word	0x08006b85
 8006ad8:	08006b85 	.word	0x08006b85
 8006adc:	08006b61 	.word	0x08006b61
 8006ae0:	08006b85 	.word	0x08006b85
 8006ae4:	08006b85 	.word	0x08006b85
 8006ae8:	08006b85 	.word	0x08006b85
 8006aec:	08006b85 	.word	0x08006b85
 8006af0:	08006b85 	.word	0x08006b85
 8006af4:	08006b85 	.word	0x08006b85
 8006af8:	08006b85 	.word	0x08006b85
 8006afc:	08006b73 	.word	0x08006b73
 8006b00:	08006b85 	.word	0x08006b85
 8006b04:	08006b85 	.word	0x08006b85
 8006b08:	08006b85 	.word	0x08006b85
 8006b0c:	08006b85 	.word	0x08006b85
 8006b10:	08006b85 	.word	0x08006b85
 8006b14:	08006b85 	.word	0x08006b85
 8006b18:	08006b85 	.word	0x08006b85
 8006b1c:	08006b8b 	.word	0x08006b8b
 8006b20:	08006b85 	.word	0x08006b85
 8006b24:	08006b85 	.word	0x08006b85
 8006b28:	08006b85 	.word	0x08006b85
 8006b2c:	08006b85 	.word	0x08006b85
 8006b30:	08006b85 	.word	0x08006b85
 8006b34:	08006b85 	.word	0x08006b85
 8006b38:	08006b85 	.word	0x08006b85
 8006b3c:	08006b8b 	.word	0x08006b8b
 8006b40:	08006b85 	.word	0x08006b85
 8006b44:	08006b85 	.word	0x08006b85
 8006b48:	08006b85 	.word	0x08006b85
 8006b4c:	08006b85 	.word	0x08006b85
 8006b50:	08006b85 	.word	0x08006b85
 8006b54:	08006b85 	.word	0x08006b85
 8006b58:	08006b85 	.word	0x08006b85
 8006b5c:	08006b8b 	.word	0x08006b8b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	3304      	adds	r3, #4
 8006b64:	2101      	movs	r1, #1
 8006b66:	4618      	mov	r0, r3
 8006b68:	f001 fb88 	bl	800827c <RCCEx_PLL2_Config>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006b70:	e00c      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	3324      	adds	r3, #36	; 0x24
 8006b76:	2101      	movs	r1, #1
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f001 fc31 	bl	80083e0 <RCCEx_PLL3_Config>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006b82:	e003      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	75fb      	strb	r3, [r7, #23]
      break;
 8006b88:	e000      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8006b8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b8c:	7dfb      	ldrb	r3, [r7, #23]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d109      	bne.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006b92:	4932      	ldr	r1, [pc, #200]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006b94:	4b31      	ldr	r3, [pc, #196]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b98:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	654b      	str	r3, [r1, #84]	; 0x54
 8006ba4:	e001      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ba6:	7dfb      	ldrb	r3, [r7, #23]
 8006ba8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 0302 	and.w	r3, r3, #2
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d037      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bba:	2b05      	cmp	r3, #5
 8006bbc:	d820      	bhi.n	8006c00 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8006bbe:	a201      	add	r2, pc, #4	; (adr r2, 8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006c07 	.word	0x08006c07
 8006bc8:	08006bdd 	.word	0x08006bdd
 8006bcc:	08006bef 	.word	0x08006bef
 8006bd0:	08006c07 	.word	0x08006c07
 8006bd4:	08006c07 	.word	0x08006c07
 8006bd8:	08006c07 	.word	0x08006c07
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	3304      	adds	r3, #4
 8006be0:	2101      	movs	r1, #1
 8006be2:	4618      	mov	r0, r3
 8006be4:	f001 fb4a 	bl	800827c <RCCEx_PLL2_Config>
 8006be8:	4603      	mov	r3, r0
 8006bea:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006bec:	e00c      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	3324      	adds	r3, #36	; 0x24
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f001 fbf3 	bl	80083e0 <RCCEx_PLL3_Config>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006bfe:	e003      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	75fb      	strb	r3, [r7, #23]
      break;
 8006c04:	e000      	b.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8006c06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c08:	7dfb      	ldrb	r3, [r7, #23]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d109      	bne.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006c0e:	4913      	ldr	r1, [pc, #76]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006c10:	4b12      	ldr	r3, [pc, #72]	; (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c14:	f023 0207 	bic.w	r2, r3, #7
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	654b      	str	r3, [r1, #84]	; 0x54
 8006c20:	e001      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c22:	7dfb      	ldrb	r3, [r7, #23]
 8006c24:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0304 	and.w	r3, r3, #4
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d040      	beq.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c38:	2b05      	cmp	r3, #5
 8006c3a:	d827      	bhi.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8006c3c:	a201      	add	r2, pc, #4	; (adr r2, 8006c44 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8006c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c42:	bf00      	nop
 8006c44:	08006c93 	.word	0x08006c93
 8006c48:	08006c69 	.word	0x08006c69
 8006c4c:	08006c7b 	.word	0x08006c7b
 8006c50:	08006c93 	.word	0x08006c93
 8006c54:	08006c93 	.word	0x08006c93
 8006c58:	08006c93 	.word	0x08006c93
 8006c5c:	58024400 	.word	0x58024400
 8006c60:	58024800 	.word	0x58024800
 8006c64:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	2101      	movs	r1, #1
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f001 fb04 	bl	800827c <RCCEx_PLL2_Config>
 8006c74:	4603      	mov	r3, r0
 8006c76:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006c78:	e00c      	b.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	3324      	adds	r3, #36	; 0x24
 8006c7e:	2101      	movs	r1, #1
 8006c80:	4618      	mov	r0, r3
 8006c82:	f001 fbad 	bl	80083e0 <RCCEx_PLL3_Config>
 8006c86:	4603      	mov	r3, r0
 8006c88:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006c8a:	e003      	b.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8006c90:	e000      	b.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8006c92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c94:	7dfb      	ldrb	r3, [r7, #23]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10a      	bne.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006c9a:	49b2      	ldr	r1, [pc, #712]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006c9c:	4bb1      	ldr	r3, [pc, #708]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ca0:	f023 0207 	bic.w	r2, r3, #7
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006caa:	4313      	orrs	r3, r2
 8006cac:	658b      	str	r3, [r1, #88]	; 0x58
 8006cae:	e001      	b.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cb0:	7dfb      	ldrb	r3, [r7, #23]
 8006cb2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0320 	and.w	r3, r3, #32
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d044      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cca:	d01b      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8006ccc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cd0:	d805      	bhi.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d022      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8006cd6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006cda:	d00a      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8006cdc:	e01b      	b.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ce2:	d01d      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8006ce4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006ce8:	d01c      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8006cea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006cee:	d01b      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8006cf0:	e011      	b.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f001 fabf 	bl	800827c <RCCEx_PLL2_Config>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006d02:	e012      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	3324      	adds	r3, #36	; 0x24
 8006d08:	2102      	movs	r1, #2
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f001 fb68 	bl	80083e0 <RCCEx_PLL3_Config>
 8006d10:	4603      	mov	r3, r0
 8006d12:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006d14:	e009      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	75fb      	strb	r3, [r7, #23]
      break;
 8006d1a:	e006      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006d1c:	bf00      	nop
 8006d1e:	e004      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006d20:	bf00      	nop
 8006d22:	e002      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006d24:	bf00      	nop
 8006d26:	e000      	b.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006d28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d2a:	7dfb      	ldrb	r3, [r7, #23]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10a      	bne.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d30:	498c      	ldr	r1, [pc, #560]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006d32:	4b8c      	ldr	r3, [pc, #560]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d36:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d40:	4313      	orrs	r3, r2
 8006d42:	654b      	str	r3, [r1, #84]	; 0x54
 8006d44:	e001      	b.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d46:	7dfb      	ldrb	r3, [r7, #23]
 8006d48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d044      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d60:	d01b      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8006d62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d66:	d805      	bhi.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d022      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006d6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d70:	d00a      	beq.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8006d72:	e01b      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8006d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d78:	d01d      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8006d7a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006d7e:	d01c      	beq.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8006d80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d84:	d01b      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8006d86:	e011      	b.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	3304      	adds	r3, #4
 8006d8c:	2100      	movs	r1, #0
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f001 fa74 	bl	800827c <RCCEx_PLL2_Config>
 8006d94:	4603      	mov	r3, r0
 8006d96:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006d98:	e012      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	3324      	adds	r3, #36	; 0x24
 8006d9e:	2102      	movs	r1, #2
 8006da0:	4618      	mov	r0, r3
 8006da2:	f001 fb1d 	bl	80083e0 <RCCEx_PLL3_Config>
 8006da6:	4603      	mov	r3, r0
 8006da8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006daa:	e009      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	75fb      	strb	r3, [r7, #23]
      break;
 8006db0:	e006      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8006db2:	bf00      	nop
 8006db4:	e004      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8006db6:	bf00      	nop
 8006db8:	e002      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8006dba:	bf00      	nop
 8006dbc:	e000      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8006dbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006dc0:	7dfb      	ldrb	r3, [r7, #23]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10a      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006dc6:	4967      	ldr	r1, [pc, #412]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006dc8:	4b66      	ldr	r3, [pc, #408]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dcc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	658b      	str	r3, [r1, #88]	; 0x58
 8006dda:	e001      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ddc:	7dfb      	ldrb	r3, [r7, #23]
 8006dde:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d044      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006df2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006df6:	d01b      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8006df8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006dfc:	d805      	bhi.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d022      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006e02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e06:	d00a      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006e08:	e01b      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8006e0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e0e:	d01d      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8006e10:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006e14:	d01c      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8006e16:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006e1a:	d01b      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8006e1c:	e011      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	3304      	adds	r3, #4
 8006e22:	2100      	movs	r1, #0
 8006e24:	4618      	mov	r0, r3
 8006e26:	f001 fa29 	bl	800827c <RCCEx_PLL2_Config>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006e2e:	e012      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	3324      	adds	r3, #36	; 0x24
 8006e34:	2102      	movs	r1, #2
 8006e36:	4618      	mov	r0, r3
 8006e38:	f001 fad2 	bl	80083e0 <RCCEx_PLL3_Config>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006e40:	e009      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	75fb      	strb	r3, [r7, #23]
      break;
 8006e46:	e006      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006e48:	bf00      	nop
 8006e4a:	e004      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006e4c:	bf00      	nop
 8006e4e:	e002      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006e50:	bf00      	nop
 8006e52:	e000      	b.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006e54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e56:	7dfb      	ldrb	r3, [r7, #23]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10a      	bne.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006e5c:	4941      	ldr	r1, [pc, #260]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006e5e:	4b41      	ldr	r3, [pc, #260]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	658b      	str	r3, [r1, #88]	; 0x58
 8006e70:	e001      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e72:	7dfb      	ldrb	r3, [r7, #23]
 8006e74:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0308 	and.w	r3, r3, #8
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d01a      	beq.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e8c:	d10a      	bne.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	3324      	adds	r3, #36	; 0x24
 8006e92:	2102      	movs	r1, #2
 8006e94:	4618      	mov	r0, r3
 8006e96:	f001 faa3 	bl	80083e0 <RCCEx_PLL3_Config>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d001      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006ea4:	492f      	ldr	r1, [pc, #188]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006ea6:	4b2f      	ldr	r3, [pc, #188]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eaa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0310 	and.w	r3, r3, #16
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d01a      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006eca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ece:	d10a      	bne.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3324      	adds	r3, #36	; 0x24
 8006ed4:	2102      	movs	r1, #2
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f001 fa82 	bl	80083e0 <RCCEx_PLL3_Config>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ee6:	491f      	ldr	r1, [pc, #124]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006ee8:	4b1e      	ldr	r3, [pc, #120]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d032      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f10:	d00d      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8006f12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f16:	d016      	beq.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d111      	bne.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	3304      	adds	r3, #4
 8006f20:	2100      	movs	r1, #0
 8006f22:	4618      	mov	r0, r3
 8006f24:	f001 f9aa 	bl	800827c <RCCEx_PLL2_Config>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006f2c:	e00c      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	3324      	adds	r3, #36	; 0x24
 8006f32:	2102      	movs	r1, #2
 8006f34:	4618      	mov	r0, r3
 8006f36:	f001 fa53 	bl	80083e0 <RCCEx_PLL3_Config>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006f3e:	e003      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	75fb      	strb	r3, [r7, #23]
      break;
 8006f44:	e000      	b.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 8006f46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f48:	7dfb      	ldrb	r3, [r7, #23]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d10c      	bne.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f4e:	4905      	ldr	r1, [pc, #20]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006f50:	4b04      	ldr	r3, [pc, #16]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8006f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	658b      	str	r3, [r1, #88]	; 0x58
 8006f62:	e003      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8006f64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f68:	7dfb      	ldrb	r3, [r7, #23]
 8006f6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d02f      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f82:	d00c      	beq.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006f84:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006f88:	d015      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8006f8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f8e:	d10f      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f90:	4a81      	ldr	r2, [pc, #516]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8006f92:	4b81      	ldr	r3, [pc, #516]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8006f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f9a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006f9c:	e00c      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	3324      	adds	r3, #36	; 0x24
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f001 fa1b 	bl	80083e0 <RCCEx_PLL3_Config>
 8006faa:	4603      	mov	r3, r0
 8006fac:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006fae:	e003      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	75fb      	strb	r3, [r7, #23]
      break;
 8006fb4:	e000      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8006fb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fb8:	7dfb      	ldrb	r3, [r7, #23]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10a      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fbe:	4976      	ldr	r1, [pc, #472]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8006fc0:	4b75      	ldr	r3, [pc, #468]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8006fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	654b      	str	r3, [r1, #84]	; 0x54
 8006fd2:	e001      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fd4:	7dfb      	ldrb	r3, [r7, #23]
 8006fd6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d029      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d003      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8006fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ff0:	d007      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8006ff2:	e00f      	b.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ff4:	4a68      	ldr	r2, [pc, #416]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8006ff6:	4b68      	ldr	r3, [pc, #416]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8006ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ffe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007000:	e00b      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	3304      	adds	r3, #4
 8007006:	2102      	movs	r1, #2
 8007008:	4618      	mov	r0, r3
 800700a:	f001 f937 	bl	800827c <RCCEx_PLL2_Config>
 800700e:	4603      	mov	r3, r0
 8007010:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007012:	e002      	b.n	800701a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	75fb      	strb	r3, [r7, #23]
      break;
 8007018:	bf00      	nop
    }

    if(ret == HAL_OK)
 800701a:	7dfb      	ldrb	r3, [r7, #23]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d109      	bne.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007020:	495d      	ldr	r1, [pc, #372]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007022:	4b5d      	ldr	r3, [pc, #372]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007026:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800702e:	4313      	orrs	r3, r2
 8007030:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007032:	e001      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007034:	7dfb      	ldrb	r3, [r7, #23]
 8007036:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00a      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	3324      	adds	r3, #36	; 0x24
 8007048:	2102      	movs	r1, #2
 800704a:	4618      	mov	r0, r3
 800704c:	f001 f9c8 	bl	80083e0 <RCCEx_PLL3_Config>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d001      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d02f      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800706a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800706e:	d00c      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007070:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007074:	d802      	bhi.n	800707c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8007076:	2b00      	cmp	r3, #0
 8007078:	d011      	beq.n	800709e <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 800707a:	e00d      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 800707c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007080:	d00f      	beq.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8007082:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007086:	d00e      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8007088:	e006      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800708a:	4a43      	ldr	r2, [pc, #268]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 800708c:	4b42      	ldr	r3, [pc, #264]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 800708e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007094:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8007096:	e007      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	75fb      	strb	r3, [r7, #23]
      break;
 800709c:	e004      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 800709e:	bf00      	nop
 80070a0:	e002      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80070a2:	bf00      	nop
 80070a4:	e000      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80070a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070a8:	7dfb      	ldrb	r3, [r7, #23]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d109      	bne.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80070ae:	493a      	ldr	r1, [pc, #232]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 80070b0:	4b39      	ldr	r3, [pc, #228]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 80070b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070bc:	4313      	orrs	r3, r2
 80070be:	654b      	str	r3, [r1, #84]	; 0x54
 80070c0:	e001      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c2:	7dfb      	ldrb	r3, [r7, #23]
 80070c4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d008      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80070d2:	4931      	ldr	r1, [pc, #196]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 80070d4:	4b30      	ldr	r3, [pc, #192]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 80070d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e0:	4313      	orrs	r3, r2
 80070e2:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d009      	beq.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80070f0:	4929      	ldr	r1, [pc, #164]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 80070f2:	4b29      	ldr	r3, [pc, #164]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007100:	4313      	orrs	r3, r2
 8007102:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d008      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007110:	4921      	ldr	r1, [pc, #132]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007112:	4b21      	ldr	r3, [pc, #132]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007116:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800711e:	4313      	orrs	r3, r2
 8007120:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00d      	beq.n	800714a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800712e:	4a1a      	ldr	r2, [pc, #104]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007130:	4b19      	ldr	r3, [pc, #100]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007132:	691b      	ldr	r3, [r3, #16]
 8007134:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007138:	6113      	str	r3, [r2, #16]
 800713a:	4917      	ldr	r1, [pc, #92]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 800713c:	4b16      	ldr	r3, [pc, #88]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 800713e:	691a      	ldr	r2, [r3, #16]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007146:	4313      	orrs	r3, r2
 8007148:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	da08      	bge.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007152:	4911      	ldr	r1, [pc, #68]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007154:	4b10      	ldr	r3, [pc, #64]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007158:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007160:	4313      	orrs	r3, r2
 8007162:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800716c:	2b00      	cmp	r3, #0
 800716e:	d009      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007170:	4909      	ldr	r1, [pc, #36]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007172:	4b09      	ldr	r3, [pc, #36]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0xdf8>)
 8007174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007176:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007180:	4313      	orrs	r3, r2
 8007182:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007184:	7dbb      	ldrb	r3, [r7, #22]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <HAL_RCCEx_PeriphCLKConfig+0xdee>
  {
    return HAL_OK;
 800718a:	2300      	movs	r3, #0
 800718c:	e000      	b.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  }
  return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
}
 8007190:	4618      	mov	r0, r3
 8007192:	3718      	adds	r7, #24
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	58024400 	.word	0x58024400

0800719c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b090      	sub	sp, #64	; 0x40
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071aa:	f040 8092 	bne.w	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80071ae:	4ba8      	ldr	r3, [pc, #672]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80071b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071b2:	f003 0307 	and.w	r3, r3, #7
 80071b6:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (saiclocksource)
 80071b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ba:	2b04      	cmp	r3, #4
 80071bc:	f200 8085 	bhi.w	80072ca <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
 80071c0:	a201      	add	r2, pc, #4	; (adr r2, 80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80071c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c6:	bf00      	nop
 80071c8:	080071dd 	.word	0x080071dd
 80071cc:	08007205 	.word	0x08007205
 80071d0:	0800722d 	.word	0x0800722d
 80071d4:	080072c5 	.word	0x080072c5
 80071d8:	08007255 	.word	0x08007255
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80071dc:	4b9c      	ldr	r3, [pc, #624]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80071e8:	d108      	bne.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80071ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 fef8 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80071f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80071f8:	f000 bc3d 	b.w	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80071fc:	2300      	movs	r3, #0
 80071fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007200:	f000 bc39 	b.w	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007204:	4b92      	ldr	r3, [pc, #584]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800720c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007210:	d108      	bne.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007212:	f107 0318 	add.w	r3, r7, #24
 8007216:	4618      	mov	r0, r3
 8007218:	f000 fc4c 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007220:	f000 bc29 	b.w	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 8007224:	2300      	movs	r3, #0
 8007226:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007228:	f000 bc25 	b.w	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800722c:	4b88      	ldr	r3, [pc, #544]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007234:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007238:	d108      	bne.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800723a:	f107 030c 	add.w	r3, r7, #12
 800723e:	4618      	mov	r0, r3
 8007240:	f000 fd84 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007248:	f000 bc15 	b.w	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 800724c:	2300      	movs	r3, #0
 800724e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007250:	f000 bc11 	b.w	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007254:	4b7e      	ldr	r3, [pc, #504]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007258:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800725c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800725e:	4b7c      	ldr	r3, [pc, #496]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 0304 	and.w	r3, r3, #4
 8007266:	2b04      	cmp	r3, #4
 8007268:	d10c      	bne.n	8007284 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800726a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800726c:	2b00      	cmp	r3, #0
 800726e:	d109      	bne.n	8007284 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007270:	4b77      	ldr	r3, [pc, #476]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	08db      	lsrs	r3, r3, #3
 8007276:	f003 0303 	and.w	r3, r3, #3
 800727a:	4a76      	ldr	r2, [pc, #472]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800727c:	fa22 f303 	lsr.w	r3, r2, r3
 8007280:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007282:	e01e      	b.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007284:	4b72      	ldr	r3, [pc, #456]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800728c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007290:	d106      	bne.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8007292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007294:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007298:	d102      	bne.n	80072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800729a:	4b6f      	ldr	r3, [pc, #444]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800729c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800729e:	e010      	b.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072a0:	4b6b      	ldr	r3, [pc, #428]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072ac:	d106      	bne.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80072ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072b4:	d102      	bne.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80072b6:	4b69      	ldr	r3, [pc, #420]	; (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80072b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072ba:	e002      	b.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80072bc:	2300      	movs	r3, #0
 80072be:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80072c0:	e3d9      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 80072c2:	e3d8      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80072c4:	4b66      	ldr	r3, [pc, #408]	; (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80072c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072c8:	e3d5      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      default :
        {
          frequency = 0;
 80072ca:	2300      	movs	r3, #0
 80072cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072ce:	bf00      	nop
 80072d0:	e3d1      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072d8:	f040 808a 	bne.w	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80072dc:	4b5c      	ldr	r3, [pc, #368]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80072de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072e0:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80072e4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (saiclocksource)
 80072e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e8:	2b80      	cmp	r3, #128	; 0x80
 80072ea:	d030      	beq.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 80072ec:	2b80      	cmp	r3, #128	; 0x80
 80072ee:	d804      	bhi.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d008      	beq.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
 80072f4:	2b40      	cmp	r3, #64	; 0x40
 80072f6:	d018      	beq.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
 80072f8:	e076      	b.n	80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
 80072fa:	2bc0      	cmp	r3, #192	; 0xc0
 80072fc:	d071      	beq.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 80072fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007302:	d036      	beq.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 8007304:	e070      	b.n	80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007306:	4b52      	ldr	r3, [pc, #328]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800730e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007312:	d107      	bne.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007314:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007318:	4618      	mov	r0, r3
 800731a:	f000 fe63 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800731e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007320:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007322:	e3a8      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 8007324:	2300      	movs	r3, #0
 8007326:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007328:	e3a5      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800732a:	4b49      	ldr	r3, [pc, #292]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007332:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007336:	d107      	bne.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007338:	f107 0318 	add.w	r3, r7, #24
 800733c:	4618      	mov	r0, r3
 800733e:	f000 fbb9 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007346:	e396      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 8007348:	2300      	movs	r3, #0
 800734a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800734c:	e393      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800734e:	4b40      	ldr	r3, [pc, #256]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007356:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800735a:	d107      	bne.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800735c:	f107 030c 	add.w	r3, r7, #12
 8007360:	4618      	mov	r0, r3
 8007362:	f000 fcf3 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800736a:	e384      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 800736c:	2300      	movs	r3, #0
 800736e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007370:	e381      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007372:	4b37      	ldr	r3, [pc, #220]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007376:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800737a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800737c:	4b34      	ldr	r3, [pc, #208]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 0304 	and.w	r3, r3, #4
 8007384:	2b04      	cmp	r3, #4
 8007386:	d10c      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8007388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800738a:	2b00      	cmp	r3, #0
 800738c:	d109      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800738e:	4b30      	ldr	r3, [pc, #192]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	08db      	lsrs	r3, r3, #3
 8007394:	f003 0303 	and.w	r3, r3, #3
 8007398:	4a2e      	ldr	r2, [pc, #184]	; (8007454 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800739a:	fa22 f303 	lsr.w	r3, r2, r3
 800739e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073a0:	e01e      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073a2:	4b2b      	ldr	r3, [pc, #172]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073ae:	d106      	bne.n	80073be <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 80073b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073b6:	d102      	bne.n	80073be <HAL_RCCEx_GetPeriphCLKFreq+0x222>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80073b8:	4b27      	ldr	r3, [pc, #156]	; (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80073ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073bc:	e010      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073be:	4b24      	ldr	r3, [pc, #144]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073ca:	d106      	bne.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80073cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073d2:	d102      	bne.n	80073da <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80073d4:	4b21      	ldr	r3, [pc, #132]	; (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80073d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073d8:	e002      	b.n	80073e0 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80073da:	2300      	movs	r3, #0
 80073dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80073de:	e34a      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 80073e0:	e349      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80073e2:	4b1f      	ldr	r3, [pc, #124]	; (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80073e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073e6:	e346      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      default :
        {
          frequency = 0;
 80073e8:	2300      	movs	r3, #0
 80073ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073ec:	bf00      	nop
 80073ee:	e342      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073f6:	f040 8098 	bne.w	800752a <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80073fa:	4b15      	ldr	r3, [pc, #84]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80073fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073fe:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8007402:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (saiclocksource)
 8007404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007406:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800740a:	d03d      	beq.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
 800740c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007410:	d805      	bhi.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00a      	beq.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
 8007416:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800741a:	d023      	beq.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
 800741c:	e081      	b.n	8007522 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 800741e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007422:	d07b      	beq.n	800751c <HAL_RCCEx_GetPeriphCLKFreq+0x380>
 8007424:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007428:	d040      	beq.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 800742a:	e07a      	b.n	8007522 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800742c:	4b08      	ldr	r3, [pc, #32]	; (8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007434:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007438:	d107      	bne.n	800744a <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800743a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800743e:	4618      	mov	r0, r3
 8007440:	f000 fdd0 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007446:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007448:	e315      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 800744a:	2300      	movs	r3, #0
 800744c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800744e:	e312      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8007450:	58024400 	.word	0x58024400
 8007454:	03d09000 	.word	0x03d09000
 8007458:	003d0900 	.word	0x003d0900
 800745c:	007a1200 	.word	0x007a1200
 8007460:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007464:	4ba4      	ldr	r3, [pc, #656]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800746c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007470:	d107      	bne.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007472:	f107 0318 	add.w	r3, r7, #24
 8007476:	4618      	mov	r0, r3
 8007478:	f000 fb1c 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007480:	e2f9      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 8007482:	2300      	movs	r3, #0
 8007484:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007486:	e2f6      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007488:	4b9b      	ldr	r3, [pc, #620]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007490:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007494:	d107      	bne.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x30a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007496:	f107 030c 	add.w	r3, r7, #12
 800749a:	4618      	mov	r0, r3
 800749c:	f000 fc56 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80074a4:	e2e7      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80074a6:	2300      	movs	r3, #0
 80074a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074aa:	e2e4      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80074ac:	4b92      	ldr	r3, [pc, #584]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80074ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80074b4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074b6:	4b90      	ldr	r3, [pc, #576]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0304 	and.w	r3, r3, #4
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d10c      	bne.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x340>
 80074c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d109      	bne.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x340>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80074c8:	4b8b      	ldr	r3, [pc, #556]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	08db      	lsrs	r3, r3, #3
 80074ce:	f003 0303 	and.w	r3, r3, #3
 80074d2:	4a8a      	ldr	r2, [pc, #552]	; (80076fc <HAL_RCCEx_GetPeriphCLKFreq+0x560>)
 80074d4:	fa22 f303 	lsr.w	r3, r2, r3
 80074d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074da:	e01e      	b.n	800751a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80074dc:	4b86      	ldr	r3, [pc, #536]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074e8:	d106      	bne.n	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 80074ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074f0:	d102      	bne.n	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80074f2:	4b83      	ldr	r3, [pc, #524]	; (8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x564>)
 80074f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074f6:	e010      	b.n	800751a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80074f8:	4b7f      	ldr	r3, [pc, #508]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007500:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007504:	d106      	bne.n	8007514 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8007506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007508:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800750c:	d102      	bne.n	8007514 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800750e:	4b7d      	ldr	r3, [pc, #500]	; (8007704 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 8007510:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007512:	e002      	b.n	800751a <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007514:	2300      	movs	r3, #0
 8007516:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007518:	e2ad      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 800751a:	e2ac      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800751c:	4b7a      	ldr	r3, [pc, #488]	; (8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 800751e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007520:	e2a9      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      default :
        {
          frequency = 0;
 8007522:	2300      	movs	r3, #0
 8007524:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007526:	bf00      	nop
 8007528:	e2a5      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007530:	f040 808e 	bne.w	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8007534:	4b70      	ldr	r3, [pc, #448]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 8007536:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007538:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800753c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (saiclocksource)
 800753e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007540:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007544:	d033      	beq.n	80075ae <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8007546:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800754a:	d805      	bhi.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00a      	beq.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
 8007550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007554:	d019      	beq.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
 8007556:	e077      	b.n	8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 8007558:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800755c:	d071      	beq.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 800755e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007562:	d036      	beq.n	80075d2 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007564:	e070      	b.n	8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007566:	4b64      	ldr	r3, [pc, #400]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800756e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007572:	d107      	bne.n	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007574:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007578:	4618      	mov	r0, r3
 800757a:	f000 fd33 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800757e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007580:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007582:	e278      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 8007584:	2300      	movs	r3, #0
 8007586:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007588:	e275      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800758a:	4b5b      	ldr	r3, [pc, #364]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007592:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007596:	d107      	bne.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007598:	f107 0318 	add.w	r3, r7, #24
 800759c:	4618      	mov	r0, r3
 800759e:	f000 fa89 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80075a6:	e266      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80075a8:	2300      	movs	r3, #0
 80075aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075ac:	e263      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80075ae:	4b52      	ldr	r3, [pc, #328]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075ba:	d107      	bne.n	80075cc <HAL_RCCEx_GetPeriphCLKFreq+0x430>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075bc:	f107 030c 	add.w	r3, r7, #12
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 fbc3 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80075ca:	e254      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80075cc:	2300      	movs	r3, #0
 80075ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075d0:	e251      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80075d2:	4b49      	ldr	r3, [pc, #292]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80075d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80075da:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80075dc:	4b46      	ldr	r3, [pc, #280]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 0304 	and.w	r3, r3, #4
 80075e4:	2b04      	cmp	r3, #4
 80075e6:	d10c      	bne.n	8007602 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80075e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d109      	bne.n	8007602 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80075ee:	4b42      	ldr	r3, [pc, #264]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	08db      	lsrs	r3, r3, #3
 80075f4:	f003 0303 	and.w	r3, r3, #3
 80075f8:	4a40      	ldr	r2, [pc, #256]	; (80076fc <HAL_RCCEx_GetPeriphCLKFreq+0x560>)
 80075fa:	fa22 f303 	lsr.w	r3, r2, r3
 80075fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007600:	e01e      	b.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007602:	4b3d      	ldr	r3, [pc, #244]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800760a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800760e:	d106      	bne.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8007610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007612:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007616:	d102      	bne.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007618:	4b39      	ldr	r3, [pc, #228]	; (8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x564>)
 800761a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800761c:	e010      	b.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800761e:	4b36      	ldr	r3, [pc, #216]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007626:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800762a:	d106      	bne.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 800762c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800762e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007632:	d102      	bne.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007634:	4b33      	ldr	r3, [pc, #204]	; (8007704 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 8007636:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007638:	e002      	b.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800763a:	2300      	movs	r3, #0
 800763c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800763e:	e21a      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8007640:	e219      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007642:	4b31      	ldr	r3, [pc, #196]	; (8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8007644:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007646:	e216      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      default :
        {
          frequency = 0;
 8007648:	2300      	movs	r3, #0
 800764a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800764c:	bf00      	nop
 800764e:	e212      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007656:	f040 8098 	bne.w	800778a <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800765a:	4b27      	ldr	r3, [pc, #156]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 800765c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800765e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007662:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 8007664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007666:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800766a:	d033      	beq.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800766c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007670:	d805      	bhi.n	800767e <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00a      	beq.n	800768c <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
 8007676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800767a:	d019      	beq.n	80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
 800767c:	e081      	b.n	8007782 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
 800767e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007682:	d07b      	beq.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
 8007684:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007688:	d040      	beq.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
 800768a:	e07a      	b.n	8007782 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800768c:	4b1a      	ldr	r3, [pc, #104]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007694:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007698:	d107      	bne.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800769a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 fca0 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80076a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076a6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80076a8:	e1e5      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80076aa:	2300      	movs	r3, #0
 80076ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076ae:	e1e2      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80076b0:	4b11      	ldr	r3, [pc, #68]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076bc:	d107      	bne.n	80076ce <HAL_RCCEx_GetPeriphCLKFreq+0x532>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076be:	f107 0318 	add.w	r3, r7, #24
 80076c2:	4618      	mov	r0, r3
 80076c4:	f000 f9f6 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80076c8:	69bb      	ldr	r3, [r7, #24]
 80076ca:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80076cc:	e1d3      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80076ce:	2300      	movs	r3, #0
 80076d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076d2:	e1d0      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80076d4:	4b08      	ldr	r3, [pc, #32]	; (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80076dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076e0:	d107      	bne.n	80076f2 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80076e2:	f107 030c 	add.w	r3, r7, #12
 80076e6:	4618      	mov	r0, r3
 80076e8:	f000 fb30 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80076f0:	e1c1      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80076f2:	2300      	movs	r3, #0
 80076f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076f6:	e1be      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 80076f8:	58024400 	.word	0x58024400
 80076fc:	03d09000 	.word	0x03d09000
 8007700:	003d0900 	.word	0x003d0900
 8007704:	007a1200 	.word	0x007a1200
 8007708:	00bb8000 	.word	0x00bb8000
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800770c:	4ba6      	ldr	r3, [pc, #664]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800770e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007710:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007714:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007716:	4ba4      	ldr	r3, [pc, #656]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 0304 	and.w	r3, r3, #4
 800771e:	2b04      	cmp	r3, #4
 8007720:	d10c      	bne.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8007722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007724:	2b00      	cmp	r3, #0
 8007726:	d109      	bne.n	800773c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007728:	4b9f      	ldr	r3, [pc, #636]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	08db      	lsrs	r3, r3, #3
 800772e:	f003 0303 	and.w	r3, r3, #3
 8007732:	4a9e      	ldr	r2, [pc, #632]	; (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8007734:	fa22 f303 	lsr.w	r3, r2, r3
 8007738:	63fb      	str	r3, [r7, #60]	; 0x3c
 800773a:	e01e      	b.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800773c:	4b9a      	ldr	r3, [pc, #616]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007748:	d106      	bne.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 800774a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800774c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007750:	d102      	bne.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007752:	4b97      	ldr	r3, [pc, #604]	; (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 8007754:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007756:	e010      	b.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007758:	4b93      	ldr	r3, [pc, #588]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007760:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007764:	d106      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
 8007766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007768:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800776c:	d102      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800776e:	4b91      	ldr	r3, [pc, #580]	; (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8007770:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007772:	e002      	b.n	800777a <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007774:	2300      	movs	r3, #0
 8007776:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007778:	e17d      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 800777a:	e17c      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800777c:	4b8e      	ldr	r3, [pc, #568]	; (80079b8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800777e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007780:	e179      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      default :
        {
          frequency = 0;
 8007782:	2300      	movs	r3, #0
 8007784:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007786:	bf00      	nop
 8007788:	e175      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007790:	d16d      	bne.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007792:	4b85      	ldr	r3, [pc, #532]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007796:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800779a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 800779c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077a2:	d016      	beq.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80077a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077a8:	d025      	beq.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d15b      	bne.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0x6ca>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80077ae:	4b7e      	ldr	r3, [pc, #504]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077ba:	d107      	bne.n	80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x630>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077bc:	f107 0318 	add.w	r3, r7, #24
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 f977 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80077ca:	e154      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80077cc:	2300      	movs	r3, #0
 80077ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077d0:	e151      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80077d2:	4b75      	ldr	r3, [pc, #468]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077de:	d107      	bne.n	80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077e0:	f107 030c 	add.w	r3, r7, #12
 80077e4:	4618      	mov	r0, r3
 80077e6:	f000 fab1 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80077ee:	e142      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
           frequency = 0;
 80077f0:	2300      	movs	r3, #0
 80077f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077f4:	e13f      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80077f6:	4b6c      	ldr	r3, [pc, #432]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80077f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80077fe:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007800:	4b69      	ldr	r3, [pc, #420]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0304 	and.w	r3, r3, #4
 8007808:	2b04      	cmp	r3, #4
 800780a:	d10c      	bne.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800780c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800780e:	2b00      	cmp	r3, #0
 8007810:	d109      	bne.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007812:	4b65      	ldr	r3, [pc, #404]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	08db      	lsrs	r3, r3, #3
 8007818:	f003 0303 	and.w	r3, r3, #3
 800781c:	4a63      	ldr	r2, [pc, #396]	; (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 800781e:	fa22 f303 	lsr.w	r3, r2, r3
 8007822:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007824:	e01e      	b.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007826:	4b60      	ldr	r3, [pc, #384]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800782e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007832:	d106      	bne.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8007834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007836:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800783a:	d102      	bne.n	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800783c:	4b5c      	ldr	r3, [pc, #368]	; (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 800783e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007840:	e010      	b.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007842:	4b59      	ldr	r3, [pc, #356]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800784a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800784e:	d106      	bne.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 8007850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007852:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007856:	d102      	bne.n	800785e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007858:	4b56      	ldr	r3, [pc, #344]	; (80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800785a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800785c:	e002      	b.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800785e:	2300      	movs	r3, #0
 8007860:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007862:	e108      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8007864:	e107      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      default :
        {
          frequency = 0;
 8007866:	2300      	movs	r3, #0
 8007868:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800786a:	bf00      	nop
 800786c:	e103      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007874:	d133      	bne.n	80078de <HAL_RCCEx_GetPeriphCLKFreq+0x742>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007876:	4b4c      	ldr	r3, [pc, #304]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800787a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800787e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 8007880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
 8007886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800788a:	d012      	beq.n	80078b2 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 800788c:	e023      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800788e:	4b46      	ldr	r3, [pc, #280]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007896:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800789a:	d107      	bne.n	80078ac <HAL_RCCEx_GetPeriphCLKFreq+0x710>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800789c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80078a0:	4618      	mov	r0, r3
 80078a2:	f000 fb9f 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80078a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80078aa:	e0e4      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 80078ac:	2300      	movs	r3, #0
 80078ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078b0:	e0e1      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80078b2:	4b3d      	ldr	r3, [pc, #244]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078be:	d107      	bne.n	80078d0 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078c0:	f107 0318 	add.w	r3, r7, #24
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 f8f5 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80078ca:	6a3b      	ldr	r3, [r7, #32]
 80078cc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80078ce:	e0d2      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 80078d0:	2300      	movs	r3, #0
 80078d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078d4:	e0cf      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }

      default :
        {
          frequency = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80078da:	bf00      	nop
 80078dc:	e0cb      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078e4:	d17e      	bne.n	80079e4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80078e6:	4b30      	ldr	r3, [pc, #192]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80078e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ea:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80078ee:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 80078f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078f6:	d028      	beq.n	800794a <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80078f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078fc:	d805      	bhi.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00d      	beq.n	800791e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8007902:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007906:	d00e      	beq.n	8007926 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8007908:	e068      	b.n	80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800790a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800790e:	d041      	beq.n	8007994 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8007910:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007914:	d055      	beq.n	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0x826>
 8007916:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800791a:	d028      	beq.n	800796e <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
 800791c:	e05e      	b.n	80079dc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800791e:	f000 f8b3 	bl	8007a88 <HAL_RCCEx_GetD3PCLK1Freq>
 8007922:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007924:	e0a7      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007926:	4b20      	ldr	r3, [pc, #128]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800792e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007932:	d107      	bne.n	8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007934:	f107 0318 	add.w	r3, r7, #24
 8007938:	4618      	mov	r0, r3
 800793a:	f000 f8bb 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007942:	e098      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 8007944:	2300      	movs	r3, #0
 8007946:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007948:	e095      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800794a:	4b17      	ldr	r3, [pc, #92]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007952:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007956:	d107      	bne.n	8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007958:	f107 030c 	add.w	r3, r7, #12
 800795c:	4618      	mov	r0, r3
 800795e:	f000 f9f5 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007966:	e086      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 8007968:	2300      	movs	r3, #0
 800796a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800796c:	e083      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800796e:	4b0e      	ldr	r3, [pc, #56]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0304 	and.w	r3, r3, #4
 8007976:	2b04      	cmp	r3, #4
 8007978:	d109      	bne.n	800798e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800797a:	4b0b      	ldr	r3, [pc, #44]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	08db      	lsrs	r3, r3, #3
 8007980:	f003 0303 	and.w	r3, r3, #3
 8007984:	4a09      	ldr	r2, [pc, #36]	; (80079ac <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8007986:	fa22 f303 	lsr.w	r3, r2, r3
 800798a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800798c:	e073      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 800798e:	2300      	movs	r3, #0
 8007990:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007992:	e070      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007994:	4b04      	ldr	r3, [pc, #16]	; (80079a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800799c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079a0:	d10c      	bne.n	80079bc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
         {
          frequency = CSI_VALUE;
 80079a2:	4b03      	ldr	r3, [pc, #12]	; (80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>)
 80079a4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80079a6:	e066      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 80079a8:	58024400 	.word	0x58024400
 80079ac:	03d09000 	.word	0x03d09000
 80079b0:	003d0900 	.word	0x003d0900
 80079b4:	007a1200 	.word	0x007a1200
 80079b8:	00bb8000 	.word	0x00bb8000
           frequency = 0;
 80079bc:	2300      	movs	r3, #0
 80079be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079c0:	e059      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80079c2:	4b2f      	ldr	r3, [pc, #188]	; (8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079ce:	d102      	bne.n	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
         {
          frequency = HSE_VALUE;
 80079d0:	4b2c      	ldr	r3, [pc, #176]	; (8007a84 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80079d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80079d4:	e04f      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 80079d6:	2300      	movs	r3, #0
 80079d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079da:	e04c      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80079dc:	2300      	movs	r3, #0
 80079de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80079e0:	bf00      	nop
 80079e2:	e048      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079ea:	d142      	bne.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80079ec:	4b24      	ldr	r3, [pc, #144]	; (8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
 80079ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80079f4:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 80079f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80079fc:	d011      	beq.n	8007a22 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80079fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a02:	d020      	beq.n	8007a46 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d130      	bne.n	8007a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007a08:	4b1d      	ldr	r3, [pc, #116]	; (8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007a14:	d102      	bne.n	8007a1c <HAL_RCCEx_GetPeriphCLKFreq+0x880>
         {
          frequency = HSE_VALUE;
 8007a16:	4b1b      	ldr	r3, [pc, #108]	; (8007a84 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8007a18:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007a1a:	e02c      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a20:	e029      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007a22:	4b17      	ldr	r3, [pc, #92]	; (8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007a2e:	d107      	bne.n	8007a40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a34:	4618      	mov	r0, r3
 8007a36:	f000 fad5 	bl	8007fe4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007a3e:	e01a      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 8007a40:	2300      	movs	r3, #0
 8007a42:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a44:	e017      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007a46:	4b0e      	ldr	r3, [pc, #56]	; (8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a52:	d107      	bne.n	8007a64 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a54:	f107 0318 	add.w	r3, r7, #24
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f000 f82b 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007a62:	e008      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = 0;
 8007a64:	2300      	movs	r3, #0
 8007a66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a68:	e005      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      default :
        {
          frequency = 0;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007a6e:	bf00      	nop
 8007a70:	e001      	b.n	8007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        }
      }
    }
  else
    {
      frequency = 0;
 8007a72:	2300      	movs	r3, #0
 8007a74:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3740      	adds	r7, #64	; 0x40
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}
 8007a80:	58024400 	.word	0x58024400
 8007a84:	007a1200 	.word	0x007a1200

08007a88 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007a8c:	f7fe fc2c 	bl	80062e8 <HAL_RCC_GetHCLKFreq>
 8007a90:	4601      	mov	r1, r0
 8007a92:	4b06      	ldr	r3, [pc, #24]	; (8007aac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007a94:	6a1b      	ldr	r3, [r3, #32]
 8007a96:	091b      	lsrs	r3, r3, #4
 8007a98:	f003 0307 	and.w	r3, r3, #7
 8007a9c:	4a04      	ldr	r2, [pc, #16]	; (8007ab0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007a9e:	5cd3      	ldrb	r3, [r2, r3]
 8007aa0:	f003 031f 	and.w	r3, r3, #31
 8007aa4:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	58024400 	.word	0x58024400
 8007ab0:	0800c168 	.word	0x0800c168

08007ab4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b089      	sub	sp, #36	; 0x24
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007abc:	4b9d      	ldr	r3, [pc, #628]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	f003 0303 	and.w	r3, r3, #3
 8007ac4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007ac6:	4b9b      	ldr	r3, [pc, #620]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007aca:	0b1b      	lsrs	r3, r3, #12
 8007acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ad0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007ad2:	4b98      	ldr	r3, [pc, #608]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad6:	091b      	lsrs	r3, r3, #4
 8007ad8:	f003 0301 	and.w	r3, r3, #1
 8007adc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007ade:	4b95      	ldr	r3, [pc, #596]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae2:	08db      	lsrs	r3, r3, #3
 8007ae4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	fb02 f303 	mul.w	r3, r2, r3
 8007aee:	ee07 3a90 	vmov	s15, r3
 8007af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007af6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 810a 	beq.w	8007d16 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d05a      	beq.n	8007bbe <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d302      	bcc.n	8007b12 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d078      	beq.n	8007c02 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8007b10:	e099      	b.n	8007c46 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b12:	4b88      	ldr	r3, [pc, #544]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f003 0320 	and.w	r3, r3, #32
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d02d      	beq.n	8007b7a <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b1e:	4b85      	ldr	r3, [pc, #532]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	08db      	lsrs	r3, r3, #3
 8007b24:	f003 0303 	and.w	r3, r3, #3
 8007b28:	4a83      	ldr	r2, [pc, #524]	; (8007d38 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8007b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b2e:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	ee07 3a90 	vmov	s15, r3
 8007b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	ee07 3a90 	vmov	s15, r3
 8007b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b48:	4b7a      	ldr	r3, [pc, #488]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b50:	ee07 3a90 	vmov	s15, r3
 8007b54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b58:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b5c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007d3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007b60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b74:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007b78:	e087      	b.n	8007c8a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	ee07 3a90 	vmov	s15, r3
 8007b80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b84:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8007b88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b8c:	4b69      	ldr	r3, [pc, #420]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b94:	ee07 3a90 	vmov	s15, r3
 8007b98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ba0:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007d3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007ba4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ba8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bb8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007bbc:	e065      	b.n	8007c8a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	ee07 3a90 	vmov	s15, r3
 8007bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bc8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007bcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bd0:	4b58      	ldr	r3, [pc, #352]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bd8:	ee07 3a90 	vmov	s15, r3
 8007bdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007be0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007be4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007d3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007be8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bf0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bfc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c00:	e043      	b.n	8007c8a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	ee07 3a90 	vmov	s15, r3
 8007c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c0c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8007c10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c14:	4b47      	ldr	r3, [pc, #284]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c1c:	ee07 3a90 	vmov	s15, r3
 8007c20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c24:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c28:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007d3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007c2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c44:	e021      	b.n	8007c8a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	ee07 3a90 	vmov	s15, r3
 8007c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c50:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8007c54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c58:	4b36      	ldr	r3, [pc, #216]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c60:	ee07 3a90 	vmov	s15, r3
 8007c64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c68:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c6c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007d3c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8007c70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c78:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c84:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c88:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007c8a:	4b2a      	ldr	r3, [pc, #168]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8e:	0a5b      	lsrs	r3, r3, #9
 8007c90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c94:	ee07 3a90 	vmov	s15, r3
 8007c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ca0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ca4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cb0:	ee17 2a90 	vmov	r2, s15
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007cb8:	4b1e      	ldr	r3, [pc, #120]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbc:	0c1b      	lsrs	r3, r3, #16
 8007cbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cc2:	ee07 3a90 	vmov	s15, r3
 8007cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007cce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cde:	ee17 2a90 	vmov	r2, s15
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007ce6:	4b13      	ldr	r3, [pc, #76]	; (8007d34 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cea:	0e1b      	lsrs	r3, r3, #24
 8007cec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cf0:	ee07 3a90 	vmov	s15, r3
 8007cf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cf8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007cfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d00:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d0c:	ee17 2a90 	vmov	r2, s15
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007d14:	e008      	b.n	8007d28 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	609a      	str	r2, [r3, #8]
}
 8007d28:	bf00      	nop
 8007d2a:	3724      	adds	r7, #36	; 0x24
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr
 8007d34:	58024400 	.word	0x58024400
 8007d38:	03d09000 	.word	0x03d09000
 8007d3c:	46000000 	.word	0x46000000
 8007d40:	4c742400 	.word	0x4c742400
 8007d44:	4a742400 	.word	0x4a742400
 8007d48:	4af42400 	.word	0x4af42400

08007d4c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b089      	sub	sp, #36	; 0x24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d54:	4b9d      	ldr	r3, [pc, #628]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d58:	f003 0303 	and.w	r3, r3, #3
 8007d5c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007d5e:	4b9b      	ldr	r3, [pc, #620]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d62:	0d1b      	lsrs	r3, r3, #20
 8007d64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d68:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007d6a:	4b98      	ldr	r3, [pc, #608]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d6e:	0a1b      	lsrs	r3, r3, #8
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007d76:	4b95      	ldr	r3, [pc, #596]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d7a:	08db      	lsrs	r3, r3, #3
 8007d7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	fb02 f303 	mul.w	r3, r2, r3
 8007d86:	ee07 3a90 	vmov	s15, r3
 8007d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	f000 810a 	beq.w	8007fae <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d05a      	beq.n	8007e56 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d302      	bcc.n	8007daa <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d078      	beq.n	8007e9a <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8007da8:	e099      	b.n	8007ede <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007daa:	4b88      	ldr	r3, [pc, #544]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0320 	and.w	r3, r3, #32
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d02d      	beq.n	8007e12 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007db6:	4b85      	ldr	r3, [pc, #532]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	08db      	lsrs	r3, r3, #3
 8007dbc:	f003 0303 	and.w	r3, r3, #3
 8007dc0:	4a83      	ldr	r2, [pc, #524]	; (8007fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8007dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8007dc6:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	ee07 3a90 	vmov	s15, r3
 8007dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	ee07 3a90 	vmov	s15, r3
 8007dd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ddc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007de0:	4b7a      	ldr	r3, [pc, #488]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007de8:	ee07 3a90 	vmov	s15, r3
 8007dec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007df0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007df4:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007df8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e0c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007e10:	e087      	b.n	8007f22 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	ee07 3a90 	vmov	s15, r3
 8007e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8007e20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e24:	4b69      	ldr	r3, [pc, #420]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e2c:	ee07 3a90 	vmov	s15, r3
 8007e30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e34:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e38:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007e3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e44:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e50:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e54:	e065      	b.n	8007f22 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	ee07 3a90 	vmov	s15, r3
 8007e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e60:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007fdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8007e64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e68:	4b58      	ldr	r3, [pc, #352]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e70:	ee07 3a90 	vmov	s15, r3
 8007e74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e78:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e7c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007e80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e94:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e98:	e043      	b.n	8007f22 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	ee07 3a90 	vmov	s15, r3
 8007ea0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8007ea8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eac:	4b47      	ldr	r3, [pc, #284]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb4:	ee07 3a90 	vmov	s15, r3
 8007eb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ebc:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ec0:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007ec4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ec8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ecc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ed0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007edc:	e021      	b.n	8007f22 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	ee07 3a90 	vmov	s15, r3
 8007ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee8:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8007fdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8007eec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ef0:	4b36      	ldr	r3, [pc, #216]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef8:	ee07 3a90 	vmov	s15, r3
 8007efc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f00:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f04:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8007f08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f1c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f20:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007f22:	4b2a      	ldr	r3, [pc, #168]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f26:	0a5b      	lsrs	r3, r3, #9
 8007f28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f2c:	ee07 3a90 	vmov	s15, r3
 8007f30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f48:	ee17 2a90 	vmov	r2, s15
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007f50:	4b1e      	ldr	r3, [pc, #120]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f54:	0c1b      	lsrs	r3, r3, #16
 8007f56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f5a:	ee07 3a90 	vmov	s15, r3
 8007f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f76:	ee17 2a90 	vmov	r2, s15
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007f7e:	4b13      	ldr	r3, [pc, #76]	; (8007fcc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8007f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f82:	0e1b      	lsrs	r3, r3, #24
 8007f84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f88:	ee07 3a90 	vmov	s15, r3
 8007f8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f98:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fa4:	ee17 2a90 	vmov	r2, s15
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007fac:	e008      	b.n	8007fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	609a      	str	r2, [r3, #8]
}
 8007fc0:	bf00      	nop
 8007fc2:	3724      	adds	r7, #36	; 0x24
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr
 8007fcc:	58024400 	.word	0x58024400
 8007fd0:	03d09000 	.word	0x03d09000
 8007fd4:	46000000 	.word	0x46000000
 8007fd8:	4c742400 	.word	0x4c742400
 8007fdc:	4a742400 	.word	0x4a742400
 8007fe0:	4af42400 	.word	0x4af42400

08007fe4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b089      	sub	sp, #36	; 0x24
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007fec:	4b9d      	ldr	r3, [pc, #628]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff0:	f003 0303 	and.w	r3, r3, #3
 8007ff4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8007ff6:	4b9b      	ldr	r3, [pc, #620]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ffa:	091b      	lsrs	r3, r3, #4
 8007ffc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008000:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008002:	4b98      	ldr	r3, [pc, #608]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008006:	f003 0301 	and.w	r3, r3, #1
 800800a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800800c:	4b95      	ldr	r3, [pc, #596]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800800e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008010:	08db      	lsrs	r3, r3, #3
 8008012:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008016:	693a      	ldr	r2, [r7, #16]
 8008018:	fb02 f303 	mul.w	r3, r2, r3
 800801c:	ee07 3a90 	vmov	s15, r3
 8008020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008024:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 810a 	beq.w	8008244 <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8008030:	69bb      	ldr	r3, [r7, #24]
 8008032:	2b01      	cmp	r3, #1
 8008034:	d05a      	beq.n	80080ec <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 8008036:	2b01      	cmp	r3, #1
 8008038:	d302      	bcc.n	8008040 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 800803a:	2b02      	cmp	r3, #2
 800803c:	d078      	beq.n	8008130 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 800803e:	e099      	b.n	8008174 <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008040:	4b88      	ldr	r3, [pc, #544]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 0320 	and.w	r3, r3, #32
 8008048:	2b00      	cmp	r3, #0
 800804a:	d02d      	beq.n	80080a8 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800804c:	4b85      	ldr	r3, [pc, #532]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	08db      	lsrs	r3, r3, #3
 8008052:	f003 0303 	and.w	r3, r3, #3
 8008056:	4a84      	ldr	r2, [pc, #528]	; (8008268 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8008058:	fa22 f303 	lsr.w	r3, r2, r3
 800805c:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	ee07 3a90 	vmov	s15, r3
 8008064:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	ee07 3a90 	vmov	s15, r3
 800806e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008076:	4b7b      	ldr	r3, [pc, #492]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800807a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800807e:	ee07 3a90 	vmov	s15, r3
 8008082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008086:	ed97 6a03 	vldr	s12, [r7, #12]
 800808a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800826c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800808e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008096:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800809a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800809e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080a2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80080a6:	e087      	b.n	80081b8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	ee07 3a90 	vmov	s15, r3
 80080ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008270 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 80080b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080ba:	4b6a      	ldr	r3, [pc, #424]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80080bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080c2:	ee07 3a90 	vmov	s15, r3
 80080c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80080ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800826c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80080d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80080ea:	e065      	b.n	80081b8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	ee07 3a90 	vmov	s15, r3
 80080f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008274 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 80080fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080fe:	4b59      	ldr	r3, [pc, #356]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008106:	ee07 3a90 	vmov	s15, r3
 800810a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800810e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008112:	eddf 5a56 	vldr	s11, [pc, #344]	; 800826c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8008116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800811a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800811e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800812a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800812e:	e043      	b.n	80081b8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	ee07 3a90 	vmov	s15, r3
 8008136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800813a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008278 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800813e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008142:	4b48      	ldr	r3, [pc, #288]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800814a:	ee07 3a90 	vmov	s15, r3
 800814e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008152:	ed97 6a03 	vldr	s12, [r7, #12]
 8008156:	eddf 5a45 	vldr	s11, [pc, #276]	; 800826c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800815a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800815e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008162:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800816a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800816e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008172:	e021      	b.n	80081b8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	ee07 3a90 	vmov	s15, r3
 800817a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800817e:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8008270 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 8008182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008186:	4b37      	ldr	r3, [pc, #220]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800818a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800818e:	ee07 3a90 	vmov	s15, r3
 8008192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008196:	ed97 6a03 	vldr	s12, [r7, #12]
 800819a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800826c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800819e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80081aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081b6:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80081b8:	4b2a      	ldr	r3, [pc, #168]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80081ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081bc:	0a5b      	lsrs	r3, r3, #9
 80081be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081c2:	ee07 3a90 	vmov	s15, r3
 80081c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80081ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80081d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081de:	ee17 2a90 	vmov	r2, s15
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80081e6:	4b1f      	ldr	r3, [pc, #124]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80081e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ea:	0c1b      	lsrs	r3, r3, #16
 80081ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081f0:	ee07 3a90 	vmov	s15, r3
 80081f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80081fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008200:	edd7 6a07 	vldr	s13, [r7, #28]
 8008204:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008208:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800820c:	ee17 2a90 	vmov	r2, s15
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008214:	4b13      	ldr	r3, [pc, #76]	; (8008264 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8008216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008218:	0e1b      	lsrs	r3, r3, #24
 800821a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800821e:	ee07 3a90 	vmov	s15, r3
 8008222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008226:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800822a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800822e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008232:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800823a:	ee17 2a90 	vmov	r2, s15
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008242:	e008      	b.n	8008256 <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2200      	movs	r2, #0
 8008248:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	609a      	str	r2, [r3, #8]
}
 8008256:	bf00      	nop
 8008258:	3724      	adds	r7, #36	; 0x24
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	58024400 	.word	0x58024400
 8008268:	03d09000 	.word	0x03d09000
 800826c:	46000000 	.word	0x46000000
 8008270:	4c742400 	.word	0x4c742400
 8008274:	4a742400 	.word	0x4a742400
 8008278:	4af42400 	.word	0x4af42400

0800827c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008286:	2300      	movs	r3, #0
 8008288:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800828a:	4b53      	ldr	r3, [pc, #332]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800828c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800828e:	f003 0303 	and.w	r3, r3, #3
 8008292:	2b03      	cmp	r3, #3
 8008294:	d101      	bne.n	800829a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e099      	b.n	80083ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800829a:	4a4f      	ldr	r2, [pc, #316]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800829c:	4b4e      	ldr	r3, [pc, #312]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80082a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082a6:	f7f8 fa25 	bl	80006f4 <HAL_GetTick>
 80082aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80082ac:	e008      	b.n	80082c0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80082ae:	f7f8 fa21 	bl	80006f4 <HAL_GetTick>
 80082b2:	4602      	mov	r2, r0
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	1ad3      	subs	r3, r2, r3
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	d901      	bls.n	80082c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80082bc:	2303      	movs	r3, #3
 80082be:	e086      	b.n	80083ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80082c0:	4b45      	ldr	r3, [pc, #276]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1f0      	bne.n	80082ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80082cc:	4942      	ldr	r1, [pc, #264]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 80082ce:	4b42      	ldr	r3, [pc, #264]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 80082d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	031b      	lsls	r3, r3, #12
 80082dc:	4313      	orrs	r3, r2
 80082de:	628b      	str	r3, [r1, #40]	; 0x28
 80082e0:	493d      	ldr	r1, [pc, #244]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	3b01      	subs	r3, #1
 80082f2:	025b      	lsls	r3, r3, #9
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	431a      	orrs	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	3b01      	subs	r3, #1
 80082fe:	041b      	lsls	r3, r3, #16
 8008300:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008304:	431a      	orrs	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	3b01      	subs	r3, #1
 800830c:	061b      	lsls	r3, r3, #24
 800830e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008312:	4313      	orrs	r3, r2
 8008314:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008316:	4930      	ldr	r1, [pc, #192]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008318:	4b2f      	ldr	r3, [pc, #188]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800831a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800831c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	695b      	ldr	r3, [r3, #20]
 8008324:	4313      	orrs	r3, r2
 8008326:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008328:	492b      	ldr	r1, [pc, #172]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800832a:	4b2b      	ldr	r3, [pc, #172]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800832c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800832e:	f023 0220 	bic.w	r2, r3, #32
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	4313      	orrs	r3, r2
 8008338:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800833a:	4a27      	ldr	r2, [pc, #156]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800833c:	4b26      	ldr	r3, [pc, #152]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800833e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008340:	f023 0310 	bic.w	r3, r3, #16
 8008344:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008346:	4924      	ldr	r1, [pc, #144]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008348:	4b23      	ldr	r3, [pc, #140]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800834a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800834c:	4b23      	ldr	r3, [pc, #140]	; (80083dc <RCCEx_PLL2_Config+0x160>)
 800834e:	4013      	ands	r3, r2
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	69d2      	ldr	r2, [r2, #28]
 8008354:	00d2      	lsls	r2, r2, #3
 8008356:	4313      	orrs	r3, r2
 8008358:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800835a:	4a1f      	ldr	r2, [pc, #124]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800835c:	4b1e      	ldr	r3, [pc, #120]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800835e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008360:	f043 0310 	orr.w	r3, r3, #16
 8008364:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d106      	bne.n	800837a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800836c:	4a1a      	ldr	r2, [pc, #104]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800836e:	4b1a      	ldr	r3, [pc, #104]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008372:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008376:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008378:	e00f      	b.n	800839a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	2b01      	cmp	r3, #1
 800837e:	d106      	bne.n	800838e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008380:	4a15      	ldr	r2, [pc, #84]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008382:	4b15      	ldr	r3, [pc, #84]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008386:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800838a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800838c:	e005      	b.n	800839a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800838e:	4a12      	ldr	r2, [pc, #72]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008390:	4b11      	ldr	r3, [pc, #68]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 8008392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008394:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008398:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800839a:	4a0f      	ldr	r2, [pc, #60]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800839c:	4b0e      	ldr	r3, [pc, #56]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80083a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083a6:	f7f8 f9a5 	bl	80006f4 <HAL_GetTick>
 80083aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80083ac:	e008      	b.n	80083c0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80083ae:	f7f8 f9a1 	bl	80006f4 <HAL_GetTick>
 80083b2:	4602      	mov	r2, r0
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	1ad3      	subs	r3, r2, r3
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d901      	bls.n	80083c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80083bc:	2303      	movs	r3, #3
 80083be:	e006      	b.n	80083ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80083c0:	4b05      	ldr	r3, [pc, #20]	; (80083d8 <RCCEx_PLL2_Config+0x15c>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d0f0      	beq.n	80083ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80083cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	58024400 	.word	0x58024400
 80083dc:	ffff0007 	.word	0xffff0007

080083e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80083ea:	2300      	movs	r3, #0
 80083ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80083ee:	4b53      	ldr	r3, [pc, #332]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80083f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f2:	f003 0303 	and.w	r3, r3, #3
 80083f6:	2b03      	cmp	r3, #3
 80083f8:	d101      	bne.n	80083fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e099      	b.n	8008532 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80083fe:	4a4f      	ldr	r2, [pc, #316]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008400:	4b4e      	ldr	r3, [pc, #312]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800840a:	f7f8 f973 	bl	80006f4 <HAL_GetTick>
 800840e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008410:	e008      	b.n	8008424 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008412:	f7f8 f96f 	bl	80006f4 <HAL_GetTick>
 8008416:	4602      	mov	r2, r0
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	1ad3      	subs	r3, r2, r3
 800841c:	2b02      	cmp	r3, #2
 800841e:	d901      	bls.n	8008424 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e086      	b.n	8008532 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008424:	4b45      	ldr	r3, [pc, #276]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1f0      	bne.n	8008412 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008430:	4942      	ldr	r1, [pc, #264]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008432:	4b42      	ldr	r3, [pc, #264]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008436:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	051b      	lsls	r3, r3, #20
 8008440:	4313      	orrs	r3, r2
 8008442:	628b      	str	r3, [r1, #40]	; 0x28
 8008444:	493d      	ldr	r1, [pc, #244]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	3b01      	subs	r3, #1
 800844c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	3b01      	subs	r3, #1
 8008456:	025b      	lsls	r3, r3, #9
 8008458:	b29b      	uxth	r3, r3
 800845a:	431a      	orrs	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	3b01      	subs	r3, #1
 8008462:	041b      	lsls	r3, r3, #16
 8008464:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008468:	431a      	orrs	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	3b01      	subs	r3, #1
 8008470:	061b      	lsls	r3, r3, #24
 8008472:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008476:	4313      	orrs	r3, r2
 8008478:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800847a:	4930      	ldr	r1, [pc, #192]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 800847c:	4b2f      	ldr	r3, [pc, #188]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 800847e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008480:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	4313      	orrs	r3, r2
 800848a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800848c:	492b      	ldr	r1, [pc, #172]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 800848e:	4b2b      	ldr	r3, [pc, #172]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008492:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	4313      	orrs	r3, r2
 800849c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800849e:	4a27      	ldr	r2, [pc, #156]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084a0:	4b26      	ldr	r3, [pc, #152]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80084aa:	4924      	ldr	r1, [pc, #144]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084ac:	4b23      	ldr	r3, [pc, #140]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084b0:	4b23      	ldr	r3, [pc, #140]	; (8008540 <RCCEx_PLL3_Config+0x160>)
 80084b2:	4013      	ands	r3, r2
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	69d2      	ldr	r2, [r2, #28]
 80084b8:	00d2      	lsls	r2, r2, #3
 80084ba:	4313      	orrs	r3, r2
 80084bc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80084be:	4a1f      	ldr	r2, [pc, #124]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084c0:	4b1e      	ldr	r3, [pc, #120]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d106      	bne.n	80084de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80084d0:	4a1a      	ldr	r2, [pc, #104]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084d2:	4b1a      	ldr	r3, [pc, #104]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80084da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80084dc:	e00f      	b.n	80084fe <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d106      	bne.n	80084f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80084e4:	4a15      	ldr	r2, [pc, #84]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084e6:	4b15      	ldr	r3, [pc, #84]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80084ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80084f0:	e005      	b.n	80084fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80084f2:	4a12      	ldr	r2, [pc, #72]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084f4:	4b11      	ldr	r3, [pc, #68]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 80084f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80084fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80084fe:	4a0f      	ldr	r2, [pc, #60]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008500:	4b0e      	ldr	r3, [pc, #56]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800850a:	f7f8 f8f3 	bl	80006f4 <HAL_GetTick>
 800850e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008510:	e008      	b.n	8008524 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008512:	f7f8 f8ef 	bl	80006f4 <HAL_GetTick>
 8008516:	4602      	mov	r2, r0
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	2b02      	cmp	r3, #2
 800851e:	d901      	bls.n	8008524 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008520:	2303      	movs	r3, #3
 8008522:	e006      	b.n	8008532 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008524:	4b05      	ldr	r3, [pc, #20]	; (800853c <RCCEx_PLL3_Config+0x15c>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d0f0      	beq.n	8008512 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008530:	7bfb      	ldrb	r3, [r7, #15]
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	58024400 	.word	0x58024400
 8008540:	ffff0007 	.word	0xffff0007

08008544 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e049      	b.n	80085ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b00      	cmp	r3, #0
 8008560:	d106      	bne.n	8008570 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f003 fc06 	bl	800bd7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2202      	movs	r2, #2
 8008574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	3304      	adds	r3, #4
 8008580:	4619      	mov	r1, r3
 8008582:	4610      	mov	r0, r2
 8008584:	f000 fae8 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008602:	b2db      	uxtb	r3, r3
 8008604:	2b01      	cmp	r3, #1
 8008606:	d001      	beq.n	800860c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e04f      	b.n	80086ac <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2202      	movs	r2, #2
 8008610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	6812      	ldr	r2, [r2, #0]
 800861c:	68d2      	ldr	r2, [r2, #12]
 800861e:	f042 0201 	orr.w	r2, r2, #1
 8008622:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a23      	ldr	r2, [pc, #140]	; (80086b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d01d      	beq.n	800866a <HAL_TIM_Base_Start_IT+0x76>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008636:	d018      	beq.n	800866a <HAL_TIM_Base_Start_IT+0x76>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a1f      	ldr	r2, [pc, #124]	; (80086bc <HAL_TIM_Base_Start_IT+0xc8>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d013      	beq.n	800866a <HAL_TIM_Base_Start_IT+0x76>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a1e      	ldr	r2, [pc, #120]	; (80086c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d00e      	beq.n	800866a <HAL_TIM_Base_Start_IT+0x76>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a1c      	ldr	r2, [pc, #112]	; (80086c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d009      	beq.n	800866a <HAL_TIM_Base_Start_IT+0x76>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a1b      	ldr	r2, [pc, #108]	; (80086c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d004      	beq.n	800866a <HAL_TIM_Base_Start_IT+0x76>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a19      	ldr	r2, [pc, #100]	; (80086cc <HAL_TIM_Base_Start_IT+0xd8>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d115      	bne.n	8008696 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	689a      	ldr	r2, [r3, #8]
 8008670:	4b17      	ldr	r3, [pc, #92]	; (80086d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008672:	4013      	ands	r3, r2
 8008674:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2b06      	cmp	r3, #6
 800867a:	d015      	beq.n	80086a8 <HAL_TIM_Base_Start_IT+0xb4>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008682:	d011      	beq.n	80086a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	6812      	ldr	r2, [r2, #0]
 800868c:	6812      	ldr	r2, [r2, #0]
 800868e:	f042 0201 	orr.w	r2, r2, #1
 8008692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008694:	e008      	b.n	80086a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	6812      	ldr	r2, [r2, #0]
 800869e:	6812      	ldr	r2, [r2, #0]
 80086a0:	f042 0201 	orr.w	r2, r2, #1
 80086a4:	601a      	str	r2, [r3, #0]
 80086a6:	e000      	b.n	80086aa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086a8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3714      	adds	r7, #20
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	40010000 	.word	0x40010000
 80086bc:	40000400 	.word	0x40000400
 80086c0:	40000800 	.word	0x40000800
 80086c4:	40000c00 	.word	0x40000c00
 80086c8:	40010400 	.word	0x40010400
 80086cc:	40001800 	.word	0x40001800
 80086d0:	00010007 	.word	0x00010007

080086d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d101      	bne.n	80086e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	e049      	b.n	800877a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d106      	bne.n	8008700 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 f841 	bl	8008782 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2202      	movs	r2, #2
 8008704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	3304      	adds	r3, #4
 8008710:	4619      	mov	r1, r3
 8008712:	4610      	mov	r0, r2
 8008714:	f000 fa20 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2201      	movs	r2, #1
 800872c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2201      	movs	r2, #1
 8008734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	3708      	adds	r7, #8
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800878a:	bf00      	nop
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
	...

08008798 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b084      	sub	sp, #16
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d101      	bne.n	80087b2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80087ae:	2302      	movs	r3, #2
 80087b0:	e0fd      	b.n	80089ae <HAL_TIM_PWM_ConfigChannel+0x216>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2b14      	cmp	r3, #20
 80087be:	f200 80f0 	bhi.w	80089a2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80087c2:	a201      	add	r2, pc, #4	; (adr r2, 80087c8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	0800881d 	.word	0x0800881d
 80087cc:	080089a3 	.word	0x080089a3
 80087d0:	080089a3 	.word	0x080089a3
 80087d4:	080089a3 	.word	0x080089a3
 80087d8:	0800885d 	.word	0x0800885d
 80087dc:	080089a3 	.word	0x080089a3
 80087e0:	080089a3 	.word	0x080089a3
 80087e4:	080089a3 	.word	0x080089a3
 80087e8:	0800889f 	.word	0x0800889f
 80087ec:	080089a3 	.word	0x080089a3
 80087f0:	080089a3 	.word	0x080089a3
 80087f4:	080089a3 	.word	0x080089a3
 80087f8:	080088df 	.word	0x080088df
 80087fc:	080089a3 	.word	0x080089a3
 8008800:	080089a3 	.word	0x080089a3
 8008804:	080089a3 	.word	0x080089a3
 8008808:	08008921 	.word	0x08008921
 800880c:	080089a3 	.word	0x080089a3
 8008810:	080089a3 	.word	0x080089a3
 8008814:	080089a3 	.word	0x080089a3
 8008818:	08008961 	.word	0x08008961
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68b9      	ldr	r1, [r7, #8]
 8008822:	4618      	mov	r0, r3
 8008824:	f000 fa32 	bl	8008c8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	68fa      	ldr	r2, [r7, #12]
 800882e:	6812      	ldr	r2, [r2, #0]
 8008830:	6992      	ldr	r2, [r2, #24]
 8008832:	f042 0208 	orr.w	r2, r2, #8
 8008836:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	6812      	ldr	r2, [r2, #0]
 8008840:	6992      	ldr	r2, [r2, #24]
 8008842:	f022 0204 	bic.w	r2, r2, #4
 8008846:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	6812      	ldr	r2, [r2, #0]
 8008850:	6991      	ldr	r1, [r2, #24]
 8008852:	68ba      	ldr	r2, [r7, #8]
 8008854:	6912      	ldr	r2, [r2, #16]
 8008856:	430a      	orrs	r2, r1
 8008858:	619a      	str	r2, [r3, #24]
      break;
 800885a:	e0a3      	b.n	80089a4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68b9      	ldr	r1, [r7, #8]
 8008862:	4618      	mov	r0, r3
 8008864:	f000 faa2 	bl	8008dac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	6812      	ldr	r2, [r2, #0]
 8008870:	6992      	ldr	r2, [r2, #24]
 8008872:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	6812      	ldr	r2, [r2, #0]
 8008880:	6992      	ldr	r2, [r2, #24]
 8008882:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	6812      	ldr	r2, [r2, #0]
 8008890:	6991      	ldr	r1, [r2, #24]
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	6912      	ldr	r2, [r2, #16]
 8008896:	0212      	lsls	r2, r2, #8
 8008898:	430a      	orrs	r2, r1
 800889a:	619a      	str	r2, [r3, #24]
      break;
 800889c:	e082      	b.n	80089a4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68b9      	ldr	r1, [r7, #8]
 80088a4:	4618      	mov	r0, r3
 80088a6:	f000 fb0b 	bl	8008ec0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68fa      	ldr	r2, [r7, #12]
 80088b0:	6812      	ldr	r2, [r2, #0]
 80088b2:	69d2      	ldr	r2, [r2, #28]
 80088b4:	f042 0208 	orr.w	r2, r2, #8
 80088b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	6812      	ldr	r2, [r2, #0]
 80088c2:	69d2      	ldr	r2, [r2, #28]
 80088c4:	f022 0204 	bic.w	r2, r2, #4
 80088c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	6812      	ldr	r2, [r2, #0]
 80088d2:	69d1      	ldr	r1, [r2, #28]
 80088d4:	68ba      	ldr	r2, [r7, #8]
 80088d6:	6912      	ldr	r2, [r2, #16]
 80088d8:	430a      	orrs	r2, r1
 80088da:	61da      	str	r2, [r3, #28]
      break;
 80088dc:	e062      	b.n	80089a4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68b9      	ldr	r1, [r7, #8]
 80088e4:	4618      	mov	r0, r3
 80088e6:	f000 fb71 	bl	8008fcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	6812      	ldr	r2, [r2, #0]
 80088f2:	69d2      	ldr	r2, [r2, #28]
 80088f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	6812      	ldr	r2, [r2, #0]
 8008902:	69d2      	ldr	r2, [r2, #28]
 8008904:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	6812      	ldr	r2, [r2, #0]
 8008912:	69d1      	ldr	r1, [r2, #28]
 8008914:	68ba      	ldr	r2, [r7, #8]
 8008916:	6912      	ldr	r2, [r2, #16]
 8008918:	0212      	lsls	r2, r2, #8
 800891a:	430a      	orrs	r2, r1
 800891c:	61da      	str	r2, [r3, #28]
      break;
 800891e:	e041      	b.n	80089a4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68b9      	ldr	r1, [r7, #8]
 8008926:	4618      	mov	r0, r3
 8008928:	f000 fbb8 	bl	800909c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	68fa      	ldr	r2, [r7, #12]
 8008932:	6812      	ldr	r2, [r2, #0]
 8008934:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008936:	f042 0208 	orr.w	r2, r2, #8
 800893a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	6812      	ldr	r2, [r2, #0]
 8008944:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008946:	f022 0204 	bic.w	r2, r2, #4
 800894a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	68fa      	ldr	r2, [r7, #12]
 8008952:	6812      	ldr	r2, [r2, #0]
 8008954:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008956:	68ba      	ldr	r2, [r7, #8]
 8008958:	6912      	ldr	r2, [r2, #16]
 800895a:	430a      	orrs	r2, r1
 800895c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800895e:	e021      	b.n	80089a4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	68b9      	ldr	r1, [r7, #8]
 8008966:	4618      	mov	r0, r3
 8008968:	f000 fbfa 	bl	8009160 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	6812      	ldr	r2, [r2, #0]
 8008974:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800897a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68fa      	ldr	r2, [r7, #12]
 8008982:	6812      	ldr	r2, [r2, #0]
 8008984:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800898a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	6812      	ldr	r2, [r2, #0]
 8008994:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	6912      	ldr	r2, [r2, #16]
 800899a:	0212      	lsls	r2, r2, #8
 800899c:	430a      	orrs	r2, r1
 800899e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80089a0:	e000      	b.n	80089a4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80089a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop

080089b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d101      	bne.n	80089d0 <HAL_TIM_ConfigClockSource+0x18>
 80089cc:	2302      	movs	r3, #2
 80089ce:	e0b7      	b.n	8008b40 <HAL_TIM_ConfigClockSource+0x188>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2202      	movs	r2, #2
 80089dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	4b57      	ldr	r3, [pc, #348]	; (8008b48 <HAL_TIM_ConfigClockSource+0x190>)
 80089ec:	4013      	ands	r3, r2
 80089ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80089f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68fa      	ldr	r2, [r7, #12]
 80089fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b70      	cmp	r3, #112	; 0x70
 8008a06:	d02e      	beq.n	8008a66 <HAL_TIM_ConfigClockSource+0xae>
 8008a08:	2b70      	cmp	r3, #112	; 0x70
 8008a0a:	d812      	bhi.n	8008a32 <HAL_TIM_ConfigClockSource+0x7a>
 8008a0c:	2b30      	cmp	r3, #48	; 0x30
 8008a0e:	f000 8084 	beq.w	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a12:	2b30      	cmp	r3, #48	; 0x30
 8008a14:	d806      	bhi.n	8008a24 <HAL_TIM_ConfigClockSource+0x6c>
 8008a16:	2b10      	cmp	r3, #16
 8008a18:	d07f      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d07d      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d07b      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008a22:	e084      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 8008a24:	2b50      	cmp	r3, #80	; 0x50
 8008a26:	d048      	beq.n	8008aba <HAL_TIM_ConfigClockSource+0x102>
 8008a28:	2b60      	cmp	r3, #96	; 0x60
 8008a2a:	d056      	beq.n	8008ada <HAL_TIM_ConfigClockSource+0x122>
 8008a2c:	2b40      	cmp	r3, #64	; 0x40
 8008a2e:	d064      	beq.n	8008afa <HAL_TIM_ConfigClockSource+0x142>
      break;
 8008a30:	e07d      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 8008a32:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008a36:	d070      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a38:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008a3c:	d809      	bhi.n	8008a52 <HAL_TIM_ConfigClockSource+0x9a>
 8008a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a42:	d027      	beq.n	8008a94 <HAL_TIM_ConfigClockSource+0xdc>
 8008a44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a48:	d067      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a4e:	d06d      	beq.n	8008b2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008a50:	e06d      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 8008a52:	4a3e      	ldr	r2, [pc, #248]	; (8008b4c <HAL_TIM_ConfigClockSource+0x194>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d060      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a58:	4a3d      	ldr	r2, [pc, #244]	; (8008b50 <HAL_TIM_ConfigClockSource+0x198>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d05d      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
 8008a5e:	4a3d      	ldr	r2, [pc, #244]	; (8008b54 <HAL_TIM_ConfigClockSource+0x19c>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d05a      	beq.n	8008b1a <HAL_TIM_ConfigClockSource+0x162>
      break;
 8008a64:	e063      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6818      	ldr	r0, [r3, #0]
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	6899      	ldr	r1, [r3, #8]
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	685a      	ldr	r2, [r3, #4]
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	68db      	ldr	r3, [r3, #12]
 8008a76:	f000 fc55 	bl	8009324 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a88:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	609a      	str	r2, [r3, #8]
      break;
 8008a92:	e04c      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6818      	ldr	r0, [r3, #0]
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	6899      	ldr	r1, [r3, #8]
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	685a      	ldr	r2, [r3, #4]
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	68db      	ldr	r3, [r3, #12]
 8008aa4:	f000 fc3e 	bl	8009324 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	6812      	ldr	r2, [r2, #0]
 8008ab0:	6892      	ldr	r2, [r2, #8]
 8008ab2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ab6:	609a      	str	r2, [r3, #8]
      break;
 8008ab8:	e039      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6818      	ldr	r0, [r3, #0]
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	6859      	ldr	r1, [r3, #4]
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	f000 fbae 	bl	8009228 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2150      	movs	r1, #80	; 0x50
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f000 fc08 	bl	80092e8 <TIM_ITRx_SetConfig>
      break;
 8008ad8:	e029      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6818      	ldr	r0, [r3, #0]
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	6859      	ldr	r1, [r3, #4]
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	461a      	mov	r2, r3
 8008ae8:	f000 fbcd 	bl	8009286 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2160      	movs	r1, #96	; 0x60
 8008af2:	4618      	mov	r0, r3
 8008af4:	f000 fbf8 	bl	80092e8 <TIM_ITRx_SetConfig>
      break;
 8008af8:	e019      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6818      	ldr	r0, [r3, #0]
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	6859      	ldr	r1, [r3, #4]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	461a      	mov	r2, r3
 8008b08:	f000 fb8e 	bl	8009228 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2140      	movs	r1, #64	; 0x40
 8008b12:	4618      	mov	r0, r3
 8008b14:	f000 fbe8 	bl	80092e8 <TIM_ITRx_SetConfig>
      break;
 8008b18:	e009      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4619      	mov	r1, r3
 8008b24:	4610      	mov	r0, r2
 8008b26:	f000 fbdf 	bl	80092e8 <TIM_ITRx_SetConfig>
        break;
 8008b2a:	e000      	b.n	8008b2e <HAL_TIM_ConfigClockSource+0x176>
      break;
 8008b2c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3710      	adds	r7, #16
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}
 8008b48:	ffceff88 	.word	0xffceff88
 8008b4c:	00100030 	.word	0x00100030
 8008b50:	00100040 	.word	0x00100040
 8008b54:	00100020 	.word	0x00100020

08008b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a40      	ldr	r2, [pc, #256]	; (8008c6c <TIM_Base_SetConfig+0x114>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d013      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b76:	d00f      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a3d      	ldr	r2, [pc, #244]	; (8008c70 <TIM_Base_SetConfig+0x118>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d00b      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a3c      	ldr	r2, [pc, #240]	; (8008c74 <TIM_Base_SetConfig+0x11c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d007      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a3b      	ldr	r2, [pc, #236]	; (8008c78 <TIM_Base_SetConfig+0x120>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d003      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a3a      	ldr	r2, [pc, #232]	; (8008c7c <TIM_Base_SetConfig+0x124>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d108      	bne.n	8008baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4a2f      	ldr	r2, [pc, #188]	; (8008c6c <TIM_Base_SetConfig+0x114>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d01f      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bb8:	d01b      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a2c      	ldr	r2, [pc, #176]	; (8008c70 <TIM_Base_SetConfig+0x118>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d017      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a2b      	ldr	r2, [pc, #172]	; (8008c74 <TIM_Base_SetConfig+0x11c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d013      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a2a      	ldr	r2, [pc, #168]	; (8008c78 <TIM_Base_SetConfig+0x120>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d00f      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a29      	ldr	r2, [pc, #164]	; (8008c7c <TIM_Base_SetConfig+0x124>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d00b      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a28      	ldr	r2, [pc, #160]	; (8008c80 <TIM_Base_SetConfig+0x128>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d007      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a27      	ldr	r2, [pc, #156]	; (8008c84 <TIM_Base_SetConfig+0x12c>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d003      	beq.n	8008bf2 <TIM_Base_SetConfig+0x9a>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a26      	ldr	r2, [pc, #152]	; (8008c88 <TIM_Base_SetConfig+0x130>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d108      	bne.n	8008c04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	68fa      	ldr	r2, [r7, #12]
 8008c16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	689a      	ldr	r2, [r3, #8]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	4a10      	ldr	r2, [pc, #64]	; (8008c6c <TIM_Base_SetConfig+0x114>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d00f      	beq.n	8008c50 <TIM_Base_SetConfig+0xf8>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	4a12      	ldr	r2, [pc, #72]	; (8008c7c <TIM_Base_SetConfig+0x124>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d00b      	beq.n	8008c50 <TIM_Base_SetConfig+0xf8>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	4a11      	ldr	r2, [pc, #68]	; (8008c80 <TIM_Base_SetConfig+0x128>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d007      	beq.n	8008c50 <TIM_Base_SetConfig+0xf8>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4a10      	ldr	r2, [pc, #64]	; (8008c84 <TIM_Base_SetConfig+0x12c>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d003      	beq.n	8008c50 <TIM_Base_SetConfig+0xf8>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a0f      	ldr	r2, [pc, #60]	; (8008c88 <TIM_Base_SetConfig+0x130>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d103      	bne.n	8008c58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	691a      	ldr	r2, [r3, #16]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	615a      	str	r2, [r3, #20]
}
 8008c5e:	bf00      	nop
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	40010000 	.word	0x40010000
 8008c70:	40000400 	.word	0x40000400
 8008c74:	40000800 	.word	0x40000800
 8008c78:	40000c00 	.word	0x40000c00
 8008c7c:	40010400 	.word	0x40010400
 8008c80:	40014000 	.word	0x40014000
 8008c84:	40014400 	.word	0x40014400
 8008c88:	40014800 	.word	0x40014800

08008c8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b087      	sub	sp, #28
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a1b      	ldr	r3, [r3, #32]
 8008c9a:	f023 0201 	bic.w	r2, r3, #1
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a1b      	ldr	r3, [r3, #32]
 8008ca6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	699b      	ldr	r3, [r3, #24]
 8008cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cb4:	68fa      	ldr	r2, [r7, #12]
 8008cb6:	4b37      	ldr	r3, [pc, #220]	; (8008d94 <TIM_OC1_SetConfig+0x108>)
 8008cb8:	4013      	ands	r3, r2
 8008cba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f023 0303 	bic.w	r3, r3, #3
 8008cc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f023 0302 	bic.w	r3, r3, #2
 8008cd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a2d      	ldr	r2, [pc, #180]	; (8008d98 <TIM_OC1_SetConfig+0x10c>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d00f      	beq.n	8008d08 <TIM_OC1_SetConfig+0x7c>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a2c      	ldr	r2, [pc, #176]	; (8008d9c <TIM_OC1_SetConfig+0x110>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d00b      	beq.n	8008d08 <TIM_OC1_SetConfig+0x7c>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a2b      	ldr	r2, [pc, #172]	; (8008da0 <TIM_OC1_SetConfig+0x114>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d007      	beq.n	8008d08 <TIM_OC1_SetConfig+0x7c>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a2a      	ldr	r2, [pc, #168]	; (8008da4 <TIM_OC1_SetConfig+0x118>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d003      	beq.n	8008d08 <TIM_OC1_SetConfig+0x7c>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a29      	ldr	r2, [pc, #164]	; (8008da8 <TIM_OC1_SetConfig+0x11c>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d10c      	bne.n	8008d22 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	f023 0308 	bic.w	r3, r3, #8
 8008d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	697a      	ldr	r2, [r7, #20]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f023 0304 	bic.w	r3, r3, #4
 8008d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a1c      	ldr	r2, [pc, #112]	; (8008d98 <TIM_OC1_SetConfig+0x10c>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d00f      	beq.n	8008d4a <TIM_OC1_SetConfig+0xbe>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a1b      	ldr	r2, [pc, #108]	; (8008d9c <TIM_OC1_SetConfig+0x110>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d00b      	beq.n	8008d4a <TIM_OC1_SetConfig+0xbe>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a1a      	ldr	r2, [pc, #104]	; (8008da0 <TIM_OC1_SetConfig+0x114>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d007      	beq.n	8008d4a <TIM_OC1_SetConfig+0xbe>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a19      	ldr	r2, [pc, #100]	; (8008da4 <TIM_OC1_SetConfig+0x118>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d003      	beq.n	8008d4a <TIM_OC1_SetConfig+0xbe>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a18      	ldr	r2, [pc, #96]	; (8008da8 <TIM_OC1_SetConfig+0x11c>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d111      	bne.n	8008d6e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	693a      	ldr	r2, [r7, #16]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	699b      	ldr	r3, [r3, #24]
 8008d68:	693a      	ldr	r2, [r7, #16]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	693a      	ldr	r2, [r7, #16]
 8008d72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	68fa      	ldr	r2, [r7, #12]
 8008d78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	685a      	ldr	r2, [r3, #4]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	621a      	str	r2, [r3, #32]
}
 8008d88:	bf00      	nop
 8008d8a:	371c      	adds	r7, #28
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	fffeff8f 	.word	0xfffeff8f
 8008d98:	40010000 	.word	0x40010000
 8008d9c:	40010400 	.word	0x40010400
 8008da0:	40014000 	.word	0x40014000
 8008da4:	40014400 	.word	0x40014400
 8008da8:	40014800 	.word	0x40014800

08008dac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b087      	sub	sp, #28
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	f023 0210 	bic.w	r2, r3, #16
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a1b      	ldr	r3, [r3, #32]
 8008dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	699b      	ldr	r3, [r3, #24]
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	4b34      	ldr	r3, [pc, #208]	; (8008ea8 <TIM_OC2_SetConfig+0xfc>)
 8008dd8:	4013      	ands	r3, r2
 8008dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008de2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	021b      	lsls	r3, r3, #8
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	f023 0320 	bic.w	r3, r3, #32
 8008df6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	011b      	lsls	r3, r3, #4
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a29      	ldr	r2, [pc, #164]	; (8008eac <TIM_OC2_SetConfig+0x100>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d003      	beq.n	8008e14 <TIM_OC2_SetConfig+0x68>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a28      	ldr	r2, [pc, #160]	; (8008eb0 <TIM_OC2_SetConfig+0x104>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d10d      	bne.n	8008e30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	68db      	ldr	r3, [r3, #12]
 8008e20:	011b      	lsls	r3, r3, #4
 8008e22:	697a      	ldr	r2, [r7, #20]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a1e      	ldr	r2, [pc, #120]	; (8008eac <TIM_OC2_SetConfig+0x100>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d00f      	beq.n	8008e58 <TIM_OC2_SetConfig+0xac>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4a1d      	ldr	r2, [pc, #116]	; (8008eb0 <TIM_OC2_SetConfig+0x104>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d00b      	beq.n	8008e58 <TIM_OC2_SetConfig+0xac>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	4a1c      	ldr	r2, [pc, #112]	; (8008eb4 <TIM_OC2_SetConfig+0x108>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d007      	beq.n	8008e58 <TIM_OC2_SetConfig+0xac>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a1b      	ldr	r2, [pc, #108]	; (8008eb8 <TIM_OC2_SetConfig+0x10c>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d003      	beq.n	8008e58 <TIM_OC2_SetConfig+0xac>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a1a      	ldr	r2, [pc, #104]	; (8008ebc <TIM_OC2_SetConfig+0x110>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d113      	bne.n	8008e80 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	695b      	ldr	r3, [r3, #20]
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	693a      	ldr	r2, [r7, #16]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	009b      	lsls	r3, r3, #2
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	685a      	ldr	r2, [r3, #4]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	697a      	ldr	r2, [r7, #20]
 8008e98:	621a      	str	r2, [r3, #32]
}
 8008e9a:	bf00      	nop
 8008e9c:	371c      	adds	r7, #28
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea4:	4770      	bx	lr
 8008ea6:	bf00      	nop
 8008ea8:	feff8fff 	.word	0xfeff8fff
 8008eac:	40010000 	.word	0x40010000
 8008eb0:	40010400 	.word	0x40010400
 8008eb4:	40014000 	.word	0x40014000
 8008eb8:	40014400 	.word	0x40014400
 8008ebc:	40014800 	.word	0x40014800

08008ec0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b087      	sub	sp, #28
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6a1b      	ldr	r3, [r3, #32]
 8008eda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	69db      	ldr	r3, [r3, #28]
 8008ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f023 0303 	bic.w	r3, r3, #3
 8008ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	021b      	lsls	r3, r3, #8
 8008f10:	697a      	ldr	r2, [r7, #20]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a27      	ldr	r2, [pc, #156]	; (8008fb8 <TIM_OC3_SetConfig+0xf8>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d003      	beq.n	8008f26 <TIM_OC3_SetConfig+0x66>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a26      	ldr	r2, [pc, #152]	; (8008fbc <TIM_OC3_SetConfig+0xfc>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d10d      	bne.n	8008f42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	021b      	lsls	r3, r3, #8
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	4313      	orrs	r3, r2
 8008f38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a1c      	ldr	r2, [pc, #112]	; (8008fb8 <TIM_OC3_SetConfig+0xf8>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d00f      	beq.n	8008f6a <TIM_OC3_SetConfig+0xaa>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4a1b      	ldr	r2, [pc, #108]	; (8008fbc <TIM_OC3_SetConfig+0xfc>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d00b      	beq.n	8008f6a <TIM_OC3_SetConfig+0xaa>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	4a1a      	ldr	r2, [pc, #104]	; (8008fc0 <TIM_OC3_SetConfig+0x100>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d007      	beq.n	8008f6a <TIM_OC3_SetConfig+0xaa>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4a19      	ldr	r2, [pc, #100]	; (8008fc4 <TIM_OC3_SetConfig+0x104>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d003      	beq.n	8008f6a <TIM_OC3_SetConfig+0xaa>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a18      	ldr	r2, [pc, #96]	; (8008fc8 <TIM_OC3_SetConfig+0x108>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d113      	bne.n	8008f92 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	695b      	ldr	r3, [r3, #20]
 8008f7e:	011b      	lsls	r3, r3, #4
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	68fa      	ldr	r2, [r7, #12]
 8008f9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	685a      	ldr	r2, [r3, #4]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	621a      	str	r2, [r3, #32]
}
 8008fac:	bf00      	nop
 8008fae:	371c      	adds	r7, #28
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr
 8008fb8:	40010000 	.word	0x40010000
 8008fbc:	40010400 	.word	0x40010400
 8008fc0:	40014000 	.word	0x40014000
 8008fc4:	40014400 	.word	0x40014400
 8008fc8:	40014800 	.word	0x40014800

08008fcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b087      	sub	sp, #28
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a1b      	ldr	r3, [r3, #32]
 8008fda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	69db      	ldr	r3, [r3, #28]
 8008ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009002:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	021b      	lsls	r3, r3, #8
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	4313      	orrs	r3, r2
 800900e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009016:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	031b      	lsls	r3, r3, #12
 800901e:	693a      	ldr	r2, [r7, #16]
 8009020:	4313      	orrs	r3, r2
 8009022:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a18      	ldr	r2, [pc, #96]	; (8009088 <TIM_OC4_SetConfig+0xbc>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d00f      	beq.n	800904c <TIM_OC4_SetConfig+0x80>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a17      	ldr	r2, [pc, #92]	; (800908c <TIM_OC4_SetConfig+0xc0>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d00b      	beq.n	800904c <TIM_OC4_SetConfig+0x80>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a16      	ldr	r2, [pc, #88]	; (8009090 <TIM_OC4_SetConfig+0xc4>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d007      	beq.n	800904c <TIM_OC4_SetConfig+0x80>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a15      	ldr	r2, [pc, #84]	; (8009094 <TIM_OC4_SetConfig+0xc8>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d003      	beq.n	800904c <TIM_OC4_SetConfig+0x80>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a14      	ldr	r2, [pc, #80]	; (8009098 <TIM_OC4_SetConfig+0xcc>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d109      	bne.n	8009060 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009052:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	695b      	ldr	r3, [r3, #20]
 8009058:	019b      	lsls	r3, r3, #6
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	4313      	orrs	r3, r2
 800905e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	697a      	ldr	r2, [r7, #20]
 8009064:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	685a      	ldr	r2, [r3, #4]
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	693a      	ldr	r2, [r7, #16]
 8009078:	621a      	str	r2, [r3, #32]
}
 800907a:	bf00      	nop
 800907c:	371c      	adds	r7, #28
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	40010000 	.word	0x40010000
 800908c:	40010400 	.word	0x40010400
 8009090:	40014000 	.word	0x40014000
 8009094:	40014400 	.word	0x40014400
 8009098:	40014800 	.word	0x40014800

0800909c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800909c:	b480      	push	{r7}
 800909e:	b087      	sub	sp, #28
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a1b      	ldr	r3, [r3, #32]
 80090b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80090dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	041b      	lsls	r3, r3, #16
 80090e4:	693a      	ldr	r2, [r7, #16]
 80090e6:	4313      	orrs	r3, r2
 80090e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4a17      	ldr	r2, [pc, #92]	; (800914c <TIM_OC5_SetConfig+0xb0>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d00f      	beq.n	8009112 <TIM_OC5_SetConfig+0x76>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	4a16      	ldr	r2, [pc, #88]	; (8009150 <TIM_OC5_SetConfig+0xb4>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	d00b      	beq.n	8009112 <TIM_OC5_SetConfig+0x76>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	4a15      	ldr	r2, [pc, #84]	; (8009154 <TIM_OC5_SetConfig+0xb8>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d007      	beq.n	8009112 <TIM_OC5_SetConfig+0x76>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4a14      	ldr	r2, [pc, #80]	; (8009158 <TIM_OC5_SetConfig+0xbc>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d003      	beq.n	8009112 <TIM_OC5_SetConfig+0x76>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	4a13      	ldr	r2, [pc, #76]	; (800915c <TIM_OC5_SetConfig+0xc0>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d109      	bne.n	8009126 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009118:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	695b      	ldr	r3, [r3, #20]
 800911e:	021b      	lsls	r3, r3, #8
 8009120:	697a      	ldr	r2, [r7, #20]
 8009122:	4313      	orrs	r3, r2
 8009124:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	697a      	ldr	r2, [r7, #20]
 800912a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68fa      	ldr	r2, [r7, #12]
 8009130:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	685a      	ldr	r2, [r3, #4]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	693a      	ldr	r2, [r7, #16]
 800913e:	621a      	str	r2, [r3, #32]
}
 8009140:	bf00      	nop
 8009142:	371c      	adds	r7, #28
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr
 800914c:	40010000 	.word	0x40010000
 8009150:	40010400 	.word	0x40010400
 8009154:	40014000 	.word	0x40014000
 8009158:	40014400 	.word	0x40014400
 800915c:	40014800 	.word	0x40014800

08009160 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009160:	b480      	push	{r7}
 8009162:	b087      	sub	sp, #28
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6a1b      	ldr	r3, [r3, #32]
 800916e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6a1b      	ldr	r3, [r3, #32]
 800917a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800918e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	021b      	lsls	r3, r3, #8
 8009196:	68fa      	ldr	r2, [r7, #12]
 8009198:	4313      	orrs	r3, r2
 800919a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	051b      	lsls	r3, r3, #20
 80091aa:	693a      	ldr	r2, [r7, #16]
 80091ac:	4313      	orrs	r3, r2
 80091ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4a18      	ldr	r2, [pc, #96]	; (8009214 <TIM_OC6_SetConfig+0xb4>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d00f      	beq.n	80091d8 <TIM_OC6_SetConfig+0x78>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	4a17      	ldr	r2, [pc, #92]	; (8009218 <TIM_OC6_SetConfig+0xb8>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d00b      	beq.n	80091d8 <TIM_OC6_SetConfig+0x78>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	4a16      	ldr	r2, [pc, #88]	; (800921c <TIM_OC6_SetConfig+0xbc>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d007      	beq.n	80091d8 <TIM_OC6_SetConfig+0x78>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	4a15      	ldr	r2, [pc, #84]	; (8009220 <TIM_OC6_SetConfig+0xc0>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d003      	beq.n	80091d8 <TIM_OC6_SetConfig+0x78>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	4a14      	ldr	r2, [pc, #80]	; (8009224 <TIM_OC6_SetConfig+0xc4>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d109      	bne.n	80091ec <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80091de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	029b      	lsls	r3, r3, #10
 80091e6:	697a      	ldr	r2, [r7, #20]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	697a      	ldr	r2, [r7, #20]
 80091f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	685a      	ldr	r2, [r3, #4]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	693a      	ldr	r2, [r7, #16]
 8009204:	621a      	str	r2, [r3, #32]
}
 8009206:	bf00      	nop
 8009208:	371c      	adds	r7, #28
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr
 8009212:	bf00      	nop
 8009214:	40010000 	.word	0x40010000
 8009218:	40010400 	.word	0x40010400
 800921c:	40014000 	.word	0x40014000
 8009220:	40014400 	.word	0x40014400
 8009224:	40014800 	.word	0x40014800

08009228 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6a1b      	ldr	r3, [r3, #32]
 8009238:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6a1b      	ldr	r3, [r3, #32]
 800923e:	f023 0201 	bic.w	r2, r3, #1
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	699b      	ldr	r3, [r3, #24]
 800924a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009252:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	011b      	lsls	r3, r3, #4
 8009258:	693a      	ldr	r2, [r7, #16]
 800925a:	4313      	orrs	r3, r2
 800925c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	f023 030a 	bic.w	r3, r3, #10
 8009264:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009266:	697a      	ldr	r2, [r7, #20]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	4313      	orrs	r3, r2
 800926c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	693a      	ldr	r2, [r7, #16]
 8009272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	621a      	str	r2, [r3, #32]
}
 800927a:	bf00      	nop
 800927c:	371c      	adds	r7, #28
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr

08009286 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009286:	b480      	push	{r7}
 8009288:	b087      	sub	sp, #28
 800928a:	af00      	add	r7, sp, #0
 800928c:	60f8      	str	r0, [r7, #12]
 800928e:	60b9      	str	r1, [r7, #8]
 8009290:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	6a1b      	ldr	r3, [r3, #32]
 8009296:	f023 0210 	bic.w	r2, r3, #16
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	699b      	ldr	r3, [r3, #24]
 80092a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a1b      	ldr	r3, [r3, #32]
 80092a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80092b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	031b      	lsls	r3, r3, #12
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	4313      	orrs	r3, r2
 80092ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80092c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	011b      	lsls	r3, r3, #4
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	697a      	ldr	r2, [r7, #20]
 80092d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	621a      	str	r2, [r3, #32]
}
 80092da:	bf00      	nop
 80092dc:	371c      	adds	r7, #28
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr
	...

080092e8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	4b09      	ldr	r3, [pc, #36]	; (8009320 <TIM_ITRx_SetConfig+0x38>)
 80092fc:	4013      	ands	r3, r2
 80092fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	4313      	orrs	r3, r2
 8009306:	f043 0307 	orr.w	r3, r3, #7
 800930a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	609a      	str	r2, [r3, #8]
}
 8009312:	bf00      	nop
 8009314:	3714      	adds	r7, #20
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	ffcfff8f 	.word	0xffcfff8f

08009324 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009324:	b480      	push	{r7}
 8009326:	b087      	sub	sp, #28
 8009328:	af00      	add	r7, sp, #0
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	607a      	str	r2, [r7, #4]
 8009330:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800933e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	021a      	lsls	r2, r3, #8
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	431a      	orrs	r2, r3
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	4313      	orrs	r3, r2
 800934c:	697a      	ldr	r2, [r7, #20]
 800934e:	4313      	orrs	r3, r2
 8009350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	697a      	ldr	r2, [r7, #20]
 8009356:	609a      	str	r2, [r3, #8]
}
 8009358:	bf00      	nop
 800935a:	371c      	adds	r7, #28
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009374:	2b01      	cmp	r3, #1
 8009376:	d101      	bne.n	800937c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009378:	2302      	movs	r3, #2
 800937a:	e068      	b.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2201      	movs	r2, #1
 8009380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2202      	movs	r2, #2
 8009388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a2e      	ldr	r2, [pc, #184]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d004      	beq.n	80093b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a2d      	ldr	r2, [pc, #180]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d108      	bne.n	80093c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80093b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	4313      	orrs	r3, r2
 80093c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	4313      	orrs	r3, r2
 80093d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a1e      	ldr	r2, [pc, #120]	; (800945c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d01d      	beq.n	8009422 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093ee:	d018      	beq.n	8009422 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a1b      	ldr	r2, [pc, #108]	; (8009464 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d013      	beq.n	8009422 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a1a      	ldr	r2, [pc, #104]	; (8009468 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d00e      	beq.n	8009422 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a18      	ldr	r2, [pc, #96]	; (800946c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d009      	beq.n	8009422 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	4a13      	ldr	r2, [pc, #76]	; (8009460 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009414:	4293      	cmp	r3, r2
 8009416:	d004      	beq.n	8009422 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a14      	ldr	r2, [pc, #80]	; (8009470 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d10c      	bne.n	800943c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	689b      	ldr	r3, [r3, #8]
 800942e:	68ba      	ldr	r2, [r7, #8]
 8009430:	4313      	orrs	r3, r2
 8009432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68ba      	ldr	r2, [r7, #8]
 800943a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	4618      	mov	r0, r3
 8009450:	3714      	adds	r7, #20
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr
 800945a:	bf00      	nop
 800945c:	40010000 	.word	0x40010000
 8009460:	40010400 	.word	0x40010400
 8009464:	40000400 	.word	0x40000400
 8009468:	40000800 	.word	0x40000800
 800946c:	40000c00 	.word	0x40000c00
 8009470:	40001800 	.word	0x40001800

08009474 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d101      	bne.n	8009486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e042      	b.n	800950c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800948c:	2b00      	cmp	r3, #0
 800948e:	d106      	bne.n	800949e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f002 fd19 	bl	800bed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2224      	movs	r2, #36	; 0x24
 80094a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	6812      	ldr	r2, [r2, #0]
 80094ae:	6812      	ldr	r2, [r2, #0]
 80094b0:	f022 0201 	bic.w	r2, r2, #1
 80094b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 fb08 	bl	8009acc <UART_SetConfig>
 80094bc:	4603      	mov	r3, r0
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d101      	bne.n	80094c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	e022      	b.n	800950c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d002      	beq.n	80094d4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f001 f89c 	bl	800a60c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	687a      	ldr	r2, [r7, #4]
 80094da:	6812      	ldr	r2, [r2, #0]
 80094dc:	6852      	ldr	r2, [r2, #4]
 80094de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80094e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	687a      	ldr	r2, [r7, #4]
 80094ea:	6812      	ldr	r2, [r2, #0]
 80094ec:	6892      	ldr	r2, [r2, #8]
 80094ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80094f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	687a      	ldr	r2, [r7, #4]
 80094fa:	6812      	ldr	r2, [r2, #0]
 80094fc:	6812      	ldr	r2, [r2, #0]
 80094fe:	f042 0201 	orr.w	r2, r2, #1
 8009502:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f001 f923 	bl	800a750 <UART_CheckIdleState>
 800950a:	4603      	mov	r3, r0
}
 800950c:	4618      	mov	r0, r3
 800950e:	3708      	adds	r7, #8
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b088      	sub	sp, #32
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	69db      	ldr	r3, [r3, #28]
 8009522:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009534:	69fa      	ldr	r2, [r7, #28]
 8009536:	f640 030f 	movw	r3, #2063	; 0x80f
 800953a:	4013      	ands	r3, r2
 800953c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d118      	bne.n	8009576 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009544:	69fb      	ldr	r3, [r7, #28]
 8009546:	f003 0320 	and.w	r3, r3, #32
 800954a:	2b00      	cmp	r3, #0
 800954c:	d013      	beq.n	8009576 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	f003 0320 	and.w	r3, r3, #32
 8009554:	2b00      	cmp	r3, #0
 8009556:	d104      	bne.n	8009562 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800955e:	2b00      	cmp	r3, #0
 8009560:	d009      	beq.n	8009576 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009566:	2b00      	cmp	r3, #0
 8009568:	f000 8283 	beq.w	8009a72 <HAL_UART_IRQHandler+0x55e>
      {
        huart->RxISR(huart);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	4798      	blx	r3
      }
      return;
 8009574:	e27d      	b.n	8009a72 <HAL_UART_IRQHandler+0x55e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	2b00      	cmp	r3, #0
 800957a:	f000 80ef 	beq.w	800975c <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800957e:	697a      	ldr	r2, [r7, #20]
 8009580:	4b73      	ldr	r3, [pc, #460]	; (8009750 <HAL_UART_IRQHandler+0x23c>)
 8009582:	4013      	ands	r3, r2
 8009584:	2b00      	cmp	r3, #0
 8009586:	d105      	bne.n	8009594 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009588:	69ba      	ldr	r2, [r7, #24]
 800958a:	4b72      	ldr	r3, [pc, #456]	; (8009754 <HAL_UART_IRQHandler+0x240>)
 800958c:	4013      	ands	r3, r2
 800958e:	2b00      	cmp	r3, #0
 8009590:	f000 80e4 	beq.w	800975c <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009594:	69fb      	ldr	r3, [r7, #28]
 8009596:	f003 0301 	and.w	r3, r3, #1
 800959a:	2b00      	cmp	r3, #0
 800959c:	d010      	beq.n	80095c0 <HAL_UART_IRQHandler+0xac>
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00b      	beq.n	80095c0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2201      	movs	r2, #1
 80095ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80095b6:	f043 0201 	orr.w	r2, r3, #1
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	f003 0302 	and.w	r3, r3, #2
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d010      	beq.n	80095ec <HAL_UART_IRQHandler+0xd8>
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	f003 0301 	and.w	r3, r3, #1
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d00b      	beq.n	80095ec <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	2202      	movs	r2, #2
 80095da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80095e2:	f043 0204 	orr.w	r2, r3, #4
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	f003 0304 	and.w	r3, r3, #4
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d010      	beq.n	8009618 <HAL_UART_IRQHandler+0x104>
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f003 0301 	and.w	r3, r3, #1
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d00b      	beq.n	8009618 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	2204      	movs	r2, #4
 8009606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800960e:	f043 0202 	orr.w	r2, r3, #2
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	f003 0308 	and.w	r3, r3, #8
 800961e:	2b00      	cmp	r3, #0
 8009620:	d015      	beq.n	800964e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009622:	69bb      	ldr	r3, [r7, #24]
 8009624:	f003 0320 	and.w	r3, r3, #32
 8009628:	2b00      	cmp	r3, #0
 800962a:	d104      	bne.n	8009636 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800962c:	697a      	ldr	r2, [r7, #20]
 800962e:	4b48      	ldr	r3, [pc, #288]	; (8009750 <HAL_UART_IRQHandler+0x23c>)
 8009630:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00b      	beq.n	800964e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2208      	movs	r2, #8
 800963c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009644:	f043 0208 	orr.w	r2, r3, #8
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009654:	2b00      	cmp	r3, #0
 8009656:	d011      	beq.n	800967c <HAL_UART_IRQHandler+0x168>
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00c      	beq.n	800967c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800966a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009672:	f043 0220 	orr.w	r2, r3, #32
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009682:	2b00      	cmp	r3, #0
 8009684:	f000 81f7 	beq.w	8009a76 <HAL_UART_IRQHandler+0x562>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	f003 0320 	and.w	r3, r3, #32
 800968e:	2b00      	cmp	r3, #0
 8009690:	d011      	beq.n	80096b6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009692:	69bb      	ldr	r3, [r7, #24]
 8009694:	f003 0320 	and.w	r3, r3, #32
 8009698:	2b00      	cmp	r3, #0
 800969a:	d104      	bne.n	80096a6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d007      	beq.n	80096b6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d003      	beq.n	80096b6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80096bc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096c8:	2b40      	cmp	r3, #64	; 0x40
 80096ca:	d004      	beq.n	80096d6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d031      	beq.n	800973a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f001 f906 	bl	800a8e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096e6:	2b40      	cmp	r3, #64	; 0x40
 80096e8:	d123      	bne.n	8009732 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	6812      	ldr	r2, [r2, #0]
 80096f2:	6892      	ldr	r2, [r2, #8]
 80096f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096f8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d013      	beq.n	800972a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009706:	4a14      	ldr	r2, [pc, #80]	; (8009758 <HAL_UART_IRQHandler+0x244>)
 8009708:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800970e:	4618      	mov	r0, r3
 8009710:	f7f9 ff3e 	bl	8003590 <HAL_DMA_Abort_IT>
 8009714:	4603      	mov	r3, r0
 8009716:	2b00      	cmp	r3, #0
 8009718:	d017      	beq.n	800974a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800971e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009724:	4610      	mov	r0, r2
 8009726:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009728:	e00f      	b.n	800974a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 f9b8 	bl	8009aa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009730:	e00b      	b.n	800974a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 f9b4 	bl	8009aa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009738:	e007      	b.n	800974a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 f9b0 	bl	8009aa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2200      	movs	r2, #0
 8009744:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8009748:	e195      	b.n	8009a76 <HAL_UART_IRQHandler+0x562>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800974a:	bf00      	nop
    return;
 800974c:	e193      	b.n	8009a76 <HAL_UART_IRQHandler+0x562>
 800974e:	bf00      	nop
 8009750:	10000001 	.word	0x10000001
 8009754:	04000120 	.word	0x04000120
 8009758:	0800a94d 	.word	0x0800a94d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009760:	2b01      	cmp	r3, #1
 8009762:	f040 810f 	bne.w	8009984 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	f003 0310 	and.w	r3, r3, #16
 800976c:	2b00      	cmp	r3, #0
 800976e:	f000 8109 	beq.w	8009984 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	f003 0310 	and.w	r3, r3, #16
 8009778:	2b00      	cmp	r3, #0
 800977a:	f000 8103 	beq.w	8009984 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2210      	movs	r2, #16
 8009784:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009790:	2b40      	cmp	r3, #64	; 0x40
 8009792:	f040 80bb 	bne.w	800990c <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a96      	ldr	r2, [pc, #600]	; (80099f8 <HAL_UART_IRQHandler+0x4e4>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d059      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a94      	ldr	r2, [pc, #592]	; (80099fc <HAL_UART_IRQHandler+0x4e8>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d053      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a92      	ldr	r2, [pc, #584]	; (8009a00 <HAL_UART_IRQHandler+0x4ec>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d04d      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a90      	ldr	r2, [pc, #576]	; (8009a04 <HAL_UART_IRQHandler+0x4f0>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d047      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a8e      	ldr	r2, [pc, #568]	; (8009a08 <HAL_UART_IRQHandler+0x4f4>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d041      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a8c      	ldr	r2, [pc, #560]	; (8009a0c <HAL_UART_IRQHandler+0x4f8>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d03b      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a8a      	ldr	r2, [pc, #552]	; (8009a10 <HAL_UART_IRQHandler+0x4fc>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d035      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a88      	ldr	r2, [pc, #544]	; (8009a14 <HAL_UART_IRQHandler+0x500>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d02f      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a86      	ldr	r2, [pc, #536]	; (8009a18 <HAL_UART_IRQHandler+0x504>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d029      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a84      	ldr	r2, [pc, #528]	; (8009a1c <HAL_UART_IRQHandler+0x508>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d023      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a82      	ldr	r2, [pc, #520]	; (8009a20 <HAL_UART_IRQHandler+0x50c>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d01d      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a80      	ldr	r2, [pc, #512]	; (8009a24 <HAL_UART_IRQHandler+0x510>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d017      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a7e      	ldr	r2, [pc, #504]	; (8009a28 <HAL_UART_IRQHandler+0x514>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d011      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a7c      	ldr	r2, [pc, #496]	; (8009a2c <HAL_UART_IRQHandler+0x518>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d00b      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a7a      	ldr	r2, [pc, #488]	; (8009a30 <HAL_UART_IRQHandler+0x51c>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d005      	beq.n	8009856 <HAL_UART_IRQHandler+0x342>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a78      	ldr	r2, [pc, #480]	; (8009a34 <HAL_UART_IRQHandler+0x520>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d105      	bne.n	8009862 <HAL_UART_IRQHandler+0x34e>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	b29b      	uxth	r3, r3
 8009860:	e004      	b.n	800986c <HAL_UART_IRQHandler+0x358>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	b29b      	uxth	r3, r3
 800986c:	817b      	strh	r3, [r7, #10]
      if ((nb_remaining_rx_data > 0U)
 800986e:	897b      	ldrh	r3, [r7, #10]
 8009870:	2b00      	cmp	r3, #0
 8009872:	f000 8102 	beq.w	8009a7a <HAL_UART_IRQHandler+0x566>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800987c:	897a      	ldrh	r2, [r7, #10]
 800987e:	429a      	cmp	r2, r3
 8009880:	f080 80fb 	bcs.w	8009a7a <HAL_UART_IRQHandler+0x566>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	897a      	ldrh	r2, [r7, #10]
 8009888:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009890:	69db      	ldr	r3, [r3, #28]
 8009892:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009896:	d02b      	beq.n	80098f0 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	6812      	ldr	r2, [r2, #0]
 80098a0:	6812      	ldr	r2, [r2, #0]
 80098a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80098a6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	687a      	ldr	r2, [r7, #4]
 80098ae:	6812      	ldr	r2, [r2, #0]
 80098b0:	6892      	ldr	r2, [r2, #8]
 80098b2:	f022 0201 	bic.w	r2, r2, #1
 80098b6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	6812      	ldr	r2, [r2, #0]
 80098c0:	6892      	ldr	r2, [r2, #8]
 80098c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098c6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2220      	movs	r2, #32
 80098cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	6812      	ldr	r2, [r2, #0]
 80098de:	6812      	ldr	r2, [r2, #0]
 80098e0:	f022 0210 	bic.w	r2, r2, #16
 80098e4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80098ea:	4618      	mov	r0, r3
 80098ec:	f7f9 fb32 	bl	8002f54 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	1ad3      	subs	r3, r2, r3
 8009900:	b29b      	uxth	r3, r3
 8009902:	4619      	mov	r1, r3
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f000 f8d5 	bl	8009ab4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800990a:	e0b6      	b.n	8009a7a <HAL_UART_IRQHandler+0x566>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009918:	b29b      	uxth	r3, r3
 800991a:	1ad3      	subs	r3, r2, r3
 800991c:	813b      	strh	r3, [r7, #8]
      if ((huart->RxXferCount > 0U)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009924:	b29b      	uxth	r3, r3
 8009926:	2b00      	cmp	r3, #0
 8009928:	f000 80a9 	beq.w	8009a7e <HAL_UART_IRQHandler+0x56a>
          && (nb_rx_data > 0U))
 800992c:	893b      	ldrh	r3, [r7, #8]
 800992e:	2b00      	cmp	r3, #0
 8009930:	f000 80a5 	beq.w	8009a7e <HAL_UART_IRQHandler+0x56a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	6812      	ldr	r2, [r2, #0]
 800993c:	6812      	ldr	r2, [r2, #0]
 800993e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009942:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	6899      	ldr	r1, [r3, #8]
 800994e:	4b3a      	ldr	r3, [pc, #232]	; (8009a38 <HAL_UART_IRQHandler+0x524>)
 8009950:	400b      	ands	r3, r1
 8009952:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2220      	movs	r2, #32
 8009958:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	6812      	ldr	r2, [r2, #0]
 8009970:	6812      	ldr	r2, [r2, #0]
 8009972:	f022 0210 	bic.w	r2, r2, #16
 8009976:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009978:	893b      	ldrh	r3, [r7, #8]
 800997a:	4619      	mov	r1, r3
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 f899 	bl	8009ab4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009982:	e07c      	b.n	8009a7e <HAL_UART_IRQHandler+0x56a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009984:	69fb      	ldr	r3, [r7, #28]
 8009986:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00d      	beq.n	80099aa <HAL_UART_IRQHandler+0x496>
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009994:	2b00      	cmp	r3, #0
 8009996:	d008      	beq.n	80099aa <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80099a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f001 f802 	bl	800a9ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80099a8:	e06c      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d012      	beq.n	80099da <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80099b4:	69bb      	ldr	r3, [r7, #24]
 80099b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d104      	bne.n	80099c8 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d008      	beq.n	80099da <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d058      	beq.n	8009a82 <HAL_UART_IRQHandler+0x56e>
    {
      huart->TxISR(huart);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	4798      	blx	r3
    }
    return;
 80099d8:	e053      	b.n	8009a82 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d02b      	beq.n	8009a3c <HAL_UART_IRQHandler+0x528>
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d026      	beq.n	8009a3c <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 ffc2 	bl	800a978 <UART_EndTransmit_IT>
    return;
 80099f4:	e046      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
 80099f6:	bf00      	nop
 80099f8:	40020010 	.word	0x40020010
 80099fc:	40020028 	.word	0x40020028
 8009a00:	40020040 	.word	0x40020040
 8009a04:	40020058 	.word	0x40020058
 8009a08:	40020070 	.word	0x40020070
 8009a0c:	40020088 	.word	0x40020088
 8009a10:	400200a0 	.word	0x400200a0
 8009a14:	400200b8 	.word	0x400200b8
 8009a18:	40020410 	.word	0x40020410
 8009a1c:	40020428 	.word	0x40020428
 8009a20:	40020440 	.word	0x40020440
 8009a24:	40020458 	.word	0x40020458
 8009a28:	40020470 	.word	0x40020470
 8009a2c:	40020488 	.word	0x40020488
 8009a30:	400204a0 	.word	0x400204a0
 8009a34:	400204b8 	.word	0x400204b8
 8009a38:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009a3c:	69fb      	ldr	r3, [r7, #28]
 8009a3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d008      	beq.n	8009a58 <HAL_UART_IRQHandler+0x544>
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d003      	beq.n	8009a58 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 ffbf 	bl	800a9d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a56:	e015      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d010      	beq.n	8009a84 <HAL_UART_IRQHandler+0x570>
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	da0d      	bge.n	8009a84 <HAL_UART_IRQHandler+0x570>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 ffa9 	bl	800a9c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a6e:	bf00      	nop
 8009a70:	e008      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
      return;
 8009a72:	bf00      	nop
 8009a74:	e006      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
    return;
 8009a76:	bf00      	nop
 8009a78:	e004      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
      return;
 8009a7a:	bf00      	nop
 8009a7c:	e002      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
      return;
 8009a7e:	bf00      	nop
 8009a80:	e000      	b.n	8009a84 <HAL_UART_IRQHandler+0x570>
    return;
 8009a82:	bf00      	nop
  }
}
 8009a84:	3720      	adds	r7, #32
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop

08009a8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009a94:	bf00      	nop
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009aa8:	bf00      	nop
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	460b      	mov	r3, r1
 8009abe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ac0:	bf00      	nop
 8009ac2:	370c      	adds	r7, #12
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009acc:	b5b0      	push	{r4, r5, r7, lr}
 8009ace:	b08e      	sub	sp, #56	; 0x38
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	689a      	ldr	r2, [r3, #8]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	691b      	ldr	r3, [r3, #16]
 8009ae2:	431a      	orrs	r2, r3
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	695b      	ldr	r3, [r3, #20]
 8009ae8:	431a      	orrs	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	4313      	orrs	r3, r2
 8009af0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	6819      	ldr	r1, [r3, #0]
 8009afc:	4bc2      	ldr	r3, [pc, #776]	; (8009e08 <UART_SetConfig+0x33c>)
 8009afe:	400b      	ands	r3, r1
 8009b00:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009b02:	430b      	orrs	r3, r1
 8009b04:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	6812      	ldr	r2, [r2, #0]
 8009b0e:	6852      	ldr	r2, [r2, #4]
 8009b10:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	68d2      	ldr	r2, [r2, #12]
 8009b18:	430a      	orrs	r2, r1
 8009b1a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	699b      	ldr	r3, [r3, #24]
 8009b20:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4ab9      	ldr	r2, [pc, #740]	; (8009e0c <UART_SetConfig+0x340>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d004      	beq.n	8009b36 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6a1b      	ldr	r3, [r3, #32]
 8009b30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b32:	4313      	orrs	r3, r2
 8009b34:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	6899      	ldr	r1, [r3, #8]
 8009b40:	4bb3      	ldr	r3, [pc, #716]	; (8009e10 <UART_SetConfig+0x344>)
 8009b42:	400b      	ands	r3, r1
 8009b44:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009b46:	430b      	orrs	r3, r1
 8009b48:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	6812      	ldr	r2, [r2, #0]
 8009b52:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009b54:	f022 010f 	bic.w	r1, r2, #15
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009b5c:	430a      	orrs	r2, r1
 8009b5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4aab      	ldr	r2, [pc, #684]	; (8009e14 <UART_SetConfig+0x348>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d177      	bne.n	8009c5a <UART_SetConfig+0x18e>
 8009b6a:	4bab      	ldr	r3, [pc, #684]	; (8009e18 <UART_SetConfig+0x34c>)
 8009b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b72:	2b28      	cmp	r3, #40	; 0x28
 8009b74:	d86c      	bhi.n	8009c50 <UART_SetConfig+0x184>
 8009b76:	a201      	add	r2, pc, #4	; (adr r2, 8009b7c <UART_SetConfig+0xb0>)
 8009b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b7c:	08009c21 	.word	0x08009c21
 8009b80:	08009c51 	.word	0x08009c51
 8009b84:	08009c51 	.word	0x08009c51
 8009b88:	08009c51 	.word	0x08009c51
 8009b8c:	08009c51 	.word	0x08009c51
 8009b90:	08009c51 	.word	0x08009c51
 8009b94:	08009c51 	.word	0x08009c51
 8009b98:	08009c51 	.word	0x08009c51
 8009b9c:	08009c29 	.word	0x08009c29
 8009ba0:	08009c51 	.word	0x08009c51
 8009ba4:	08009c51 	.word	0x08009c51
 8009ba8:	08009c51 	.word	0x08009c51
 8009bac:	08009c51 	.word	0x08009c51
 8009bb0:	08009c51 	.word	0x08009c51
 8009bb4:	08009c51 	.word	0x08009c51
 8009bb8:	08009c51 	.word	0x08009c51
 8009bbc:	08009c31 	.word	0x08009c31
 8009bc0:	08009c51 	.word	0x08009c51
 8009bc4:	08009c51 	.word	0x08009c51
 8009bc8:	08009c51 	.word	0x08009c51
 8009bcc:	08009c51 	.word	0x08009c51
 8009bd0:	08009c51 	.word	0x08009c51
 8009bd4:	08009c51 	.word	0x08009c51
 8009bd8:	08009c51 	.word	0x08009c51
 8009bdc:	08009c39 	.word	0x08009c39
 8009be0:	08009c51 	.word	0x08009c51
 8009be4:	08009c51 	.word	0x08009c51
 8009be8:	08009c51 	.word	0x08009c51
 8009bec:	08009c51 	.word	0x08009c51
 8009bf0:	08009c51 	.word	0x08009c51
 8009bf4:	08009c51 	.word	0x08009c51
 8009bf8:	08009c51 	.word	0x08009c51
 8009bfc:	08009c41 	.word	0x08009c41
 8009c00:	08009c51 	.word	0x08009c51
 8009c04:	08009c51 	.word	0x08009c51
 8009c08:	08009c51 	.word	0x08009c51
 8009c0c:	08009c51 	.word	0x08009c51
 8009c10:	08009c51 	.word	0x08009c51
 8009c14:	08009c51 	.word	0x08009c51
 8009c18:	08009c51 	.word	0x08009c51
 8009c1c:	08009c49 	.word	0x08009c49
 8009c20:	2301      	movs	r3, #1
 8009c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c26:	e233      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c28:	2304      	movs	r3, #4
 8009c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c2e:	e22f      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c30:	2308      	movs	r3, #8
 8009c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c36:	e22b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c38:	2310      	movs	r3, #16
 8009c3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c3e:	e227      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c40:	2320      	movs	r3, #32
 8009c42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c46:	e223      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c48:	2340      	movs	r3, #64	; 0x40
 8009c4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c4e:	e21f      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c50:	2380      	movs	r3, #128	; 0x80
 8009c52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c56:	bf00      	nop
 8009c58:	e21a      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	4a6f      	ldr	r2, [pc, #444]	; (8009e1c <UART_SetConfig+0x350>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d132      	bne.n	8009cca <UART_SetConfig+0x1fe>
 8009c64:	4b6c      	ldr	r3, [pc, #432]	; (8009e18 <UART_SetConfig+0x34c>)
 8009c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c68:	f003 0307 	and.w	r3, r3, #7
 8009c6c:	2b05      	cmp	r3, #5
 8009c6e:	d827      	bhi.n	8009cc0 <UART_SetConfig+0x1f4>
 8009c70:	a201      	add	r2, pc, #4	; (adr r2, 8009c78 <UART_SetConfig+0x1ac>)
 8009c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c76:	bf00      	nop
 8009c78:	08009c91 	.word	0x08009c91
 8009c7c:	08009c99 	.word	0x08009c99
 8009c80:	08009ca1 	.word	0x08009ca1
 8009c84:	08009ca9 	.word	0x08009ca9
 8009c88:	08009cb1 	.word	0x08009cb1
 8009c8c:	08009cb9 	.word	0x08009cb9
 8009c90:	2300      	movs	r3, #0
 8009c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c96:	e1fb      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009c98:	2304      	movs	r3, #4
 8009c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c9e:	e1f7      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009ca0:	2308      	movs	r3, #8
 8009ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ca6:	e1f3      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009ca8:	2310      	movs	r3, #16
 8009caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cae:	e1ef      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009cb0:	2320      	movs	r3, #32
 8009cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cb6:	e1eb      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009cb8:	2340      	movs	r3, #64	; 0x40
 8009cba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cbe:	e1e7      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009cc0:	2380      	movs	r3, #128	; 0x80
 8009cc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cc6:	bf00      	nop
 8009cc8:	e1e2      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a54      	ldr	r2, [pc, #336]	; (8009e20 <UART_SetConfig+0x354>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d132      	bne.n	8009d3a <UART_SetConfig+0x26e>
 8009cd4:	4b50      	ldr	r3, [pc, #320]	; (8009e18 <UART_SetConfig+0x34c>)
 8009cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd8:	f003 0307 	and.w	r3, r3, #7
 8009cdc:	2b05      	cmp	r3, #5
 8009cde:	d827      	bhi.n	8009d30 <UART_SetConfig+0x264>
 8009ce0:	a201      	add	r2, pc, #4	; (adr r2, 8009ce8 <UART_SetConfig+0x21c>)
 8009ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce6:	bf00      	nop
 8009ce8:	08009d01 	.word	0x08009d01
 8009cec:	08009d09 	.word	0x08009d09
 8009cf0:	08009d11 	.word	0x08009d11
 8009cf4:	08009d19 	.word	0x08009d19
 8009cf8:	08009d21 	.word	0x08009d21
 8009cfc:	08009d29 	.word	0x08009d29
 8009d00:	2300      	movs	r3, #0
 8009d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d06:	e1c3      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d08:	2304      	movs	r3, #4
 8009d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d0e:	e1bf      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d10:	2308      	movs	r3, #8
 8009d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d16:	e1bb      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d18:	2310      	movs	r3, #16
 8009d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d1e:	e1b7      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d20:	2320      	movs	r3, #32
 8009d22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d26:	e1b3      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d28:	2340      	movs	r3, #64	; 0x40
 8009d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d2e:	e1af      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d30:	2380      	movs	r3, #128	; 0x80
 8009d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d36:	bf00      	nop
 8009d38:	e1aa      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4a39      	ldr	r2, [pc, #228]	; (8009e24 <UART_SetConfig+0x358>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d132      	bne.n	8009daa <UART_SetConfig+0x2de>
 8009d44:	4b34      	ldr	r3, [pc, #208]	; (8009e18 <UART_SetConfig+0x34c>)
 8009d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d48:	f003 0307 	and.w	r3, r3, #7
 8009d4c:	2b05      	cmp	r3, #5
 8009d4e:	d827      	bhi.n	8009da0 <UART_SetConfig+0x2d4>
 8009d50:	a201      	add	r2, pc, #4	; (adr r2, 8009d58 <UART_SetConfig+0x28c>)
 8009d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d56:	bf00      	nop
 8009d58:	08009d71 	.word	0x08009d71
 8009d5c:	08009d79 	.word	0x08009d79
 8009d60:	08009d81 	.word	0x08009d81
 8009d64:	08009d89 	.word	0x08009d89
 8009d68:	08009d91 	.word	0x08009d91
 8009d6c:	08009d99 	.word	0x08009d99
 8009d70:	2300      	movs	r3, #0
 8009d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d76:	e18b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d78:	2304      	movs	r3, #4
 8009d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d7e:	e187      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d80:	2308      	movs	r3, #8
 8009d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d86:	e183      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d88:	2310      	movs	r3, #16
 8009d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d8e:	e17f      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d90:	2320      	movs	r3, #32
 8009d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d96:	e17b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009d98:	2340      	movs	r3, #64	; 0x40
 8009d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d9e:	e177      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009da0:	2380      	movs	r3, #128	; 0x80
 8009da2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009da6:	bf00      	nop
 8009da8:	e172      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a1e      	ldr	r2, [pc, #120]	; (8009e28 <UART_SetConfig+0x35c>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d144      	bne.n	8009e3e <UART_SetConfig+0x372>
 8009db4:	4b18      	ldr	r3, [pc, #96]	; (8009e18 <UART_SetConfig+0x34c>)
 8009db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009db8:	f003 0307 	and.w	r3, r3, #7
 8009dbc:	2b05      	cmp	r3, #5
 8009dbe:	d839      	bhi.n	8009e34 <UART_SetConfig+0x368>
 8009dc0:	a201      	add	r2, pc, #4	; (adr r2, 8009dc8 <UART_SetConfig+0x2fc>)
 8009dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dc6:	bf00      	nop
 8009dc8:	08009de1 	.word	0x08009de1
 8009dcc:	08009de9 	.word	0x08009de9
 8009dd0:	08009df1 	.word	0x08009df1
 8009dd4:	08009df9 	.word	0x08009df9
 8009dd8:	08009e01 	.word	0x08009e01
 8009ddc:	08009e2d 	.word	0x08009e2d
 8009de0:	2300      	movs	r3, #0
 8009de2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009de6:	e153      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009de8:	2304      	movs	r3, #4
 8009dea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dee:	e14f      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009df0:	2308      	movs	r3, #8
 8009df2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009df6:	e14b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009df8:	2310      	movs	r3, #16
 8009dfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dfe:	e147      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009e00:	2320      	movs	r3, #32
 8009e02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e06:	e143      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009e08:	cfff69f3 	.word	0xcfff69f3
 8009e0c:	58000c00 	.word	0x58000c00
 8009e10:	11fff4ff 	.word	0x11fff4ff
 8009e14:	40011000 	.word	0x40011000
 8009e18:	58024400 	.word	0x58024400
 8009e1c:	40004400 	.word	0x40004400
 8009e20:	40004800 	.word	0x40004800
 8009e24:	40004c00 	.word	0x40004c00
 8009e28:	40005000 	.word	0x40005000
 8009e2c:	2340      	movs	r3, #64	; 0x40
 8009e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e32:	e12d      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009e34:	2380      	movs	r3, #128	; 0x80
 8009e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e3a:	bf00      	nop
 8009e3c:	e128      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4ab6      	ldr	r2, [pc, #728]	; (800a11c <UART_SetConfig+0x650>)
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d178      	bne.n	8009f3a <UART_SetConfig+0x46e>
 8009e48:	4bb5      	ldr	r3, [pc, #724]	; (800a120 <UART_SetConfig+0x654>)
 8009e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e4c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e50:	2b28      	cmp	r3, #40	; 0x28
 8009e52:	d86d      	bhi.n	8009f30 <UART_SetConfig+0x464>
 8009e54:	a201      	add	r2, pc, #4	; (adr r2, 8009e5c <UART_SetConfig+0x390>)
 8009e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5a:	bf00      	nop
 8009e5c:	08009f01 	.word	0x08009f01
 8009e60:	08009f31 	.word	0x08009f31
 8009e64:	08009f31 	.word	0x08009f31
 8009e68:	08009f31 	.word	0x08009f31
 8009e6c:	08009f31 	.word	0x08009f31
 8009e70:	08009f31 	.word	0x08009f31
 8009e74:	08009f31 	.word	0x08009f31
 8009e78:	08009f31 	.word	0x08009f31
 8009e7c:	08009f09 	.word	0x08009f09
 8009e80:	08009f31 	.word	0x08009f31
 8009e84:	08009f31 	.word	0x08009f31
 8009e88:	08009f31 	.word	0x08009f31
 8009e8c:	08009f31 	.word	0x08009f31
 8009e90:	08009f31 	.word	0x08009f31
 8009e94:	08009f31 	.word	0x08009f31
 8009e98:	08009f31 	.word	0x08009f31
 8009e9c:	08009f11 	.word	0x08009f11
 8009ea0:	08009f31 	.word	0x08009f31
 8009ea4:	08009f31 	.word	0x08009f31
 8009ea8:	08009f31 	.word	0x08009f31
 8009eac:	08009f31 	.word	0x08009f31
 8009eb0:	08009f31 	.word	0x08009f31
 8009eb4:	08009f31 	.word	0x08009f31
 8009eb8:	08009f31 	.word	0x08009f31
 8009ebc:	08009f19 	.word	0x08009f19
 8009ec0:	08009f31 	.word	0x08009f31
 8009ec4:	08009f31 	.word	0x08009f31
 8009ec8:	08009f31 	.word	0x08009f31
 8009ecc:	08009f31 	.word	0x08009f31
 8009ed0:	08009f31 	.word	0x08009f31
 8009ed4:	08009f31 	.word	0x08009f31
 8009ed8:	08009f31 	.word	0x08009f31
 8009edc:	08009f21 	.word	0x08009f21
 8009ee0:	08009f31 	.word	0x08009f31
 8009ee4:	08009f31 	.word	0x08009f31
 8009ee8:	08009f31 	.word	0x08009f31
 8009eec:	08009f31 	.word	0x08009f31
 8009ef0:	08009f31 	.word	0x08009f31
 8009ef4:	08009f31 	.word	0x08009f31
 8009ef8:	08009f31 	.word	0x08009f31
 8009efc:	08009f29 	.word	0x08009f29
 8009f00:	2301      	movs	r3, #1
 8009f02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f06:	e0c3      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f08:	2304      	movs	r3, #4
 8009f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f0e:	e0bf      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f10:	2308      	movs	r3, #8
 8009f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f16:	e0bb      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f18:	2310      	movs	r3, #16
 8009f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f1e:	e0b7      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f20:	2320      	movs	r3, #32
 8009f22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f26:	e0b3      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f28:	2340      	movs	r3, #64	; 0x40
 8009f2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f2e:	e0af      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f30:	2380      	movs	r3, #128	; 0x80
 8009f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f36:	bf00      	nop
 8009f38:	e0aa      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a79      	ldr	r2, [pc, #484]	; (800a124 <UART_SetConfig+0x658>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d132      	bne.n	8009faa <UART_SetConfig+0x4de>
 8009f44:	4b76      	ldr	r3, [pc, #472]	; (800a120 <UART_SetConfig+0x654>)
 8009f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f48:	f003 0307 	and.w	r3, r3, #7
 8009f4c:	2b05      	cmp	r3, #5
 8009f4e:	d827      	bhi.n	8009fa0 <UART_SetConfig+0x4d4>
 8009f50:	a201      	add	r2, pc, #4	; (adr r2, 8009f58 <UART_SetConfig+0x48c>)
 8009f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f56:	bf00      	nop
 8009f58:	08009f71 	.word	0x08009f71
 8009f5c:	08009f79 	.word	0x08009f79
 8009f60:	08009f81 	.word	0x08009f81
 8009f64:	08009f89 	.word	0x08009f89
 8009f68:	08009f91 	.word	0x08009f91
 8009f6c:	08009f99 	.word	0x08009f99
 8009f70:	2300      	movs	r3, #0
 8009f72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f76:	e08b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f78:	2304      	movs	r3, #4
 8009f7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f7e:	e087      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f80:	2308      	movs	r3, #8
 8009f82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f86:	e083      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f88:	2310      	movs	r3, #16
 8009f8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f8e:	e07f      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f90:	2320      	movs	r3, #32
 8009f92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f96:	e07b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009f98:	2340      	movs	r3, #64	; 0x40
 8009f9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f9e:	e077      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009fa0:	2380      	movs	r3, #128	; 0x80
 8009fa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fa6:	bf00      	nop
 8009fa8:	e072      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a5e      	ldr	r2, [pc, #376]	; (800a128 <UART_SetConfig+0x65c>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d132      	bne.n	800a01a <UART_SetConfig+0x54e>
 8009fb4:	4b5a      	ldr	r3, [pc, #360]	; (800a120 <UART_SetConfig+0x654>)
 8009fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fb8:	f003 0307 	and.w	r3, r3, #7
 8009fbc:	2b05      	cmp	r3, #5
 8009fbe:	d827      	bhi.n	800a010 <UART_SetConfig+0x544>
 8009fc0:	a201      	add	r2, pc, #4	; (adr r2, 8009fc8 <UART_SetConfig+0x4fc>)
 8009fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fc6:	bf00      	nop
 8009fc8:	08009fe1 	.word	0x08009fe1
 8009fcc:	08009fe9 	.word	0x08009fe9
 8009fd0:	08009ff1 	.word	0x08009ff1
 8009fd4:	08009ff9 	.word	0x08009ff9
 8009fd8:	0800a001 	.word	0x0800a001
 8009fdc:	0800a009 	.word	0x0800a009
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fe6:	e053      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009fe8:	2304      	movs	r3, #4
 8009fea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009fee:	e04f      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009ff0:	2308      	movs	r3, #8
 8009ff2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ff6:	e04b      	b.n	800a090 <UART_SetConfig+0x5c4>
 8009ff8:	2310      	movs	r3, #16
 8009ffa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ffe:	e047      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a000:	2320      	movs	r3, #32
 800a002:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a006:	e043      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a008:	2340      	movs	r3, #64	; 0x40
 800a00a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a00e:	e03f      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a010:	2380      	movs	r3, #128	; 0x80
 800a012:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a016:	bf00      	nop
 800a018:	e03a      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4a43      	ldr	r2, [pc, #268]	; (800a12c <UART_SetConfig+0x660>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d132      	bne.n	800a08a <UART_SetConfig+0x5be>
 800a024:	4b3e      	ldr	r3, [pc, #248]	; (800a120 <UART_SetConfig+0x654>)
 800a026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a028:	f003 0307 	and.w	r3, r3, #7
 800a02c:	2b05      	cmp	r3, #5
 800a02e:	d827      	bhi.n	800a080 <UART_SetConfig+0x5b4>
 800a030:	a201      	add	r2, pc, #4	; (adr r2, 800a038 <UART_SetConfig+0x56c>)
 800a032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a036:	bf00      	nop
 800a038:	0800a051 	.word	0x0800a051
 800a03c:	0800a059 	.word	0x0800a059
 800a040:	0800a061 	.word	0x0800a061
 800a044:	0800a069 	.word	0x0800a069
 800a048:	0800a071 	.word	0x0800a071
 800a04c:	0800a079 	.word	0x0800a079
 800a050:	2302      	movs	r3, #2
 800a052:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a056:	e01b      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a058:	2304      	movs	r3, #4
 800a05a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a05e:	e017      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a060:	2308      	movs	r3, #8
 800a062:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a066:	e013      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a068:	2310      	movs	r3, #16
 800a06a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a06e:	e00f      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a070:	2320      	movs	r3, #32
 800a072:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a076:	e00b      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a078:	2340      	movs	r3, #64	; 0x40
 800a07a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a07e:	e007      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a080:	2380      	movs	r3, #128	; 0x80
 800a082:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a086:	bf00      	nop
 800a088:	e002      	b.n	800a090 <UART_SetConfig+0x5c4>
 800a08a:	2380      	movs	r3, #128	; 0x80
 800a08c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a25      	ldr	r2, [pc, #148]	; (800a12c <UART_SetConfig+0x660>)
 800a096:	4293      	cmp	r3, r2
 800a098:	f040 80ad 	bne.w	800a1f6 <UART_SetConfig+0x72a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a09c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a0a0:	2b08      	cmp	r3, #8
 800a0a2:	d019      	beq.n	800a0d8 <UART_SetConfig+0x60c>
 800a0a4:	2b08      	cmp	r3, #8
 800a0a6:	dc04      	bgt.n	800a0b2 <UART_SetConfig+0x5e6>
 800a0a8:	2b02      	cmp	r3, #2
 800a0aa:	d009      	beq.n	800a0c0 <UART_SetConfig+0x5f4>
 800a0ac:	2b04      	cmp	r3, #4
 800a0ae:	d00b      	beq.n	800a0c8 <UART_SetConfig+0x5fc>
 800a0b0:	e042      	b.n	800a138 <UART_SetConfig+0x66c>
 800a0b2:	2b20      	cmp	r3, #32
 800a0b4:	d02b      	beq.n	800a10e <UART_SetConfig+0x642>
 800a0b6:	2b40      	cmp	r3, #64	; 0x40
 800a0b8:	d02c      	beq.n	800a114 <UART_SetConfig+0x648>
 800a0ba:	2b10      	cmp	r3, #16
 800a0bc:	d014      	beq.n	800a0e8 <UART_SetConfig+0x61c>
 800a0be:	e03b      	b.n	800a138 <UART_SetConfig+0x66c>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a0c0:	f7fd fce2 	bl	8007a88 <HAL_RCCEx_GetD3PCLK1Freq>
 800a0c4:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a0c6:	e03d      	b.n	800a144 <UART_SetConfig+0x678>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0c8:	f107 0314 	add.w	r3, r7, #20
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7fd fcf1 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a0d2:	69bb      	ldr	r3, [r7, #24]
 800a0d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0d6:	e035      	b.n	800a144 <UART_SetConfig+0x678>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0d8:	f107 0308 	add.w	r3, r7, #8
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f7fd fe35 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0e6:	e02d      	b.n	800a144 <UART_SetConfig+0x678>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0e8:	4b0d      	ldr	r3, [pc, #52]	; (800a120 <UART_SetConfig+0x654>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f003 0320 	and.w	r3, r3, #32
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d009      	beq.n	800a108 <UART_SetConfig+0x63c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a0f4:	4b0a      	ldr	r3, [pc, #40]	; (800a120 <UART_SetConfig+0x654>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	08db      	lsrs	r3, r3, #3
 800a0fa:	f003 0303 	and.w	r3, r3, #3
 800a0fe:	4a0c      	ldr	r2, [pc, #48]	; (800a130 <UART_SetConfig+0x664>)
 800a100:	fa22 f303 	lsr.w	r3, r2, r3
 800a104:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a106:	e01d      	b.n	800a144 <UART_SetConfig+0x678>
          pclk = (uint32_t) HSI_VALUE;
 800a108:	4b09      	ldr	r3, [pc, #36]	; (800a130 <UART_SetConfig+0x664>)
 800a10a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a10c:	e01a      	b.n	800a144 <UART_SetConfig+0x678>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a10e:	4b09      	ldr	r3, [pc, #36]	; (800a134 <UART_SetConfig+0x668>)
 800a110:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a112:	e017      	b.n	800a144 <UART_SetConfig+0x678>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a114:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a118:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a11a:	e013      	b.n	800a144 <UART_SetConfig+0x678>
 800a11c:	40011400 	.word	0x40011400
 800a120:	58024400 	.word	0x58024400
 800a124:	40007800 	.word	0x40007800
 800a128:	40007c00 	.word	0x40007c00
 800a12c:	58000c00 	.word	0x58000c00
 800a130:	03d09000 	.word	0x03d09000
 800a134:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800a138:	2300      	movs	r3, #0
 800a13a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a142:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a146:	2b00      	cmp	r3, #0
 800a148:	f000 8243 	beq.w	800a5d2 <UART_SetConfig+0xb06>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a150:	4aa8      	ldr	r2, [pc, #672]	; (800a3f4 <UART_SetConfig+0x928>)
 800a152:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a156:	461a      	mov	r2, r3
 800a158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a15a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a15e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	685a      	ldr	r2, [r3, #4]
 800a164:	4613      	mov	r3, r2
 800a166:	005b      	lsls	r3, r3, #1
 800a168:	441a      	add	r2, r3
 800a16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a16c:	429a      	cmp	r2, r3
 800a16e:	d805      	bhi.n	800a17c <UART_SetConfig+0x6b0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a178:	429a      	cmp	r2, r3
 800a17a:	d203      	bcs.n	800a184 <UART_SetConfig+0x6b8>
      {
        ret = HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a182:	e226      	b.n	800a5d2 <UART_SetConfig+0xb06>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a186:	4618      	mov	r0, r3
 800a188:	f04f 0100 	mov.w	r1, #0
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a190:	4a98      	ldr	r2, [pc, #608]	; (800a3f4 <UART_SetConfig+0x928>)
 800a192:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a196:	b29a      	uxth	r2, r3
 800a198:	f04f 0300 	mov.w	r3, #0
 800a19c:	f7f6 f89c 	bl	80002d8 <__aeabi_uldivmod>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	021d      	lsls	r5, r3, #8
 800a1a6:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800a1aa:	0214      	lsls	r4, r2, #8
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	085b      	lsrs	r3, r3, #1
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	f04f 0300 	mov.w	r3, #0
 800a1b8:	18a0      	adds	r0, r4, r2
 800a1ba:	eb45 0103 	adc.w	r1, r5, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	f04f 0400 	mov.w	r4, #0
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	4623      	mov	r3, r4
 800a1ca:	f7f6 f885 	bl	80002d8 <__aeabi_uldivmod>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	460c      	mov	r4, r1
 800a1d2:	627b      	str	r3, [r7, #36]	; 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a1da:	d308      	bcc.n	800a1ee <UART_SetConfig+0x722>
 800a1dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1e2:	d204      	bcs.n	800a1ee <UART_SetConfig+0x722>
        {
          huart->Instance->BRR = usartdiv;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1ea:	60da      	str	r2, [r3, #12]
 800a1ec:	e1f1      	b.n	800a5d2 <UART_SetConfig+0xb06>
        }
        else
        {
          ret = HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a1f4:	e1ed      	b.n	800a5d2 <UART_SetConfig+0xb06>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	69db      	ldr	r3, [r3, #28]
 800a1fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a1fe:	f040 8101 	bne.w	800a404 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a202:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a206:	2b40      	cmp	r3, #64	; 0x40
 800a208:	f200 80b8 	bhi.w	800a37c <UART_SetConfig+0x8b0>
 800a20c:	a201      	add	r2, pc, #4	; (adr r2, 800a214 <UART_SetConfig+0x748>)
 800a20e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a212:	bf00      	nop
 800a214:	0800a319 	.word	0x0800a319
 800a218:	0800a321 	.word	0x0800a321
 800a21c:	0800a37d 	.word	0x0800a37d
 800a220:	0800a37d 	.word	0x0800a37d
 800a224:	0800a329 	.word	0x0800a329
 800a228:	0800a37d 	.word	0x0800a37d
 800a22c:	0800a37d 	.word	0x0800a37d
 800a230:	0800a37d 	.word	0x0800a37d
 800a234:	0800a339 	.word	0x0800a339
 800a238:	0800a37d 	.word	0x0800a37d
 800a23c:	0800a37d 	.word	0x0800a37d
 800a240:	0800a37d 	.word	0x0800a37d
 800a244:	0800a37d 	.word	0x0800a37d
 800a248:	0800a37d 	.word	0x0800a37d
 800a24c:	0800a37d 	.word	0x0800a37d
 800a250:	0800a37d 	.word	0x0800a37d
 800a254:	0800a349 	.word	0x0800a349
 800a258:	0800a37d 	.word	0x0800a37d
 800a25c:	0800a37d 	.word	0x0800a37d
 800a260:	0800a37d 	.word	0x0800a37d
 800a264:	0800a37d 	.word	0x0800a37d
 800a268:	0800a37d 	.word	0x0800a37d
 800a26c:	0800a37d 	.word	0x0800a37d
 800a270:	0800a37d 	.word	0x0800a37d
 800a274:	0800a37d 	.word	0x0800a37d
 800a278:	0800a37d 	.word	0x0800a37d
 800a27c:	0800a37d 	.word	0x0800a37d
 800a280:	0800a37d 	.word	0x0800a37d
 800a284:	0800a37d 	.word	0x0800a37d
 800a288:	0800a37d 	.word	0x0800a37d
 800a28c:	0800a37d 	.word	0x0800a37d
 800a290:	0800a37d 	.word	0x0800a37d
 800a294:	0800a36f 	.word	0x0800a36f
 800a298:	0800a37d 	.word	0x0800a37d
 800a29c:	0800a37d 	.word	0x0800a37d
 800a2a0:	0800a37d 	.word	0x0800a37d
 800a2a4:	0800a37d 	.word	0x0800a37d
 800a2a8:	0800a37d 	.word	0x0800a37d
 800a2ac:	0800a37d 	.word	0x0800a37d
 800a2b0:	0800a37d 	.word	0x0800a37d
 800a2b4:	0800a37d 	.word	0x0800a37d
 800a2b8:	0800a37d 	.word	0x0800a37d
 800a2bc:	0800a37d 	.word	0x0800a37d
 800a2c0:	0800a37d 	.word	0x0800a37d
 800a2c4:	0800a37d 	.word	0x0800a37d
 800a2c8:	0800a37d 	.word	0x0800a37d
 800a2cc:	0800a37d 	.word	0x0800a37d
 800a2d0:	0800a37d 	.word	0x0800a37d
 800a2d4:	0800a37d 	.word	0x0800a37d
 800a2d8:	0800a37d 	.word	0x0800a37d
 800a2dc:	0800a37d 	.word	0x0800a37d
 800a2e0:	0800a37d 	.word	0x0800a37d
 800a2e4:	0800a37d 	.word	0x0800a37d
 800a2e8:	0800a37d 	.word	0x0800a37d
 800a2ec:	0800a37d 	.word	0x0800a37d
 800a2f0:	0800a37d 	.word	0x0800a37d
 800a2f4:	0800a37d 	.word	0x0800a37d
 800a2f8:	0800a37d 	.word	0x0800a37d
 800a2fc:	0800a37d 	.word	0x0800a37d
 800a300:	0800a37d 	.word	0x0800a37d
 800a304:	0800a37d 	.word	0x0800a37d
 800a308:	0800a37d 	.word	0x0800a37d
 800a30c:	0800a37d 	.word	0x0800a37d
 800a310:	0800a37d 	.word	0x0800a37d
 800a314:	0800a375 	.word	0x0800a375
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a318:	f7fc f816 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 800a31c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a31e:	e033      	b.n	800a388 <UART_SetConfig+0x8bc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a320:	f7fc f828 	bl	8006374 <HAL_RCC_GetPCLK2Freq>
 800a324:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a326:	e02f      	b.n	800a388 <UART_SetConfig+0x8bc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a328:	f107 0314 	add.w	r3, r7, #20
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7fd fbc1 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a332:	69bb      	ldr	r3, [r7, #24]
 800a334:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a336:	e027      	b.n	800a388 <UART_SetConfig+0x8bc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a338:	f107 0308 	add.w	r3, r7, #8
 800a33c:	4618      	mov	r0, r3
 800a33e:	f7fd fd05 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a346:	e01f      	b.n	800a388 <UART_SetConfig+0x8bc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a348:	4b2b      	ldr	r3, [pc, #172]	; (800a3f8 <UART_SetConfig+0x92c>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f003 0320 	and.w	r3, r3, #32
 800a350:	2b00      	cmp	r3, #0
 800a352:	d009      	beq.n	800a368 <UART_SetConfig+0x89c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a354:	4b28      	ldr	r3, [pc, #160]	; (800a3f8 <UART_SetConfig+0x92c>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	08db      	lsrs	r3, r3, #3
 800a35a:	f003 0303 	and.w	r3, r3, #3
 800a35e:	4a27      	ldr	r2, [pc, #156]	; (800a3fc <UART_SetConfig+0x930>)
 800a360:	fa22 f303 	lsr.w	r3, r2, r3
 800a364:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a366:	e00f      	b.n	800a388 <UART_SetConfig+0x8bc>
          pclk = (uint32_t) HSI_VALUE;
 800a368:	4b24      	ldr	r3, [pc, #144]	; (800a3fc <UART_SetConfig+0x930>)
 800a36a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a36c:	e00c      	b.n	800a388 <UART_SetConfig+0x8bc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a36e:	4b24      	ldr	r3, [pc, #144]	; (800a400 <UART_SetConfig+0x934>)
 800a370:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a372:	e009      	b.n	800a388 <UART_SetConfig+0x8bc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a374:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a378:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a37a:	e005      	b.n	800a388 <UART_SetConfig+0x8bc>
      default:
        pclk = 0U;
 800a37c:	2300      	movs	r3, #0
 800a37e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a386:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f000 8121 	beq.w	800a5d2 <UART_SetConfig+0xb06>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a394:	4a17      	ldr	r2, [pc, #92]	; (800a3f4 <UART_SetConfig+0x928>)
 800a396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a39a:	461a      	mov	r2, r3
 800a39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3a2:	005a      	lsls	r2, r3, #1
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	085b      	lsrs	r3, r3, #1
 800a3aa:	441a      	add	r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	627b      	str	r3, [r7, #36]	; 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ba:	2b0f      	cmp	r3, #15
 800a3bc:	d916      	bls.n	800a3ec <UART_SetConfig+0x920>
 800a3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3c4:	d212      	bcs.n	800a3ec <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c8:	b29b      	uxth	r3, r3
 800a3ca:	f023 030f 	bic.w	r3, r3, #15
 800a3ce:	847b      	strh	r3, [r7, #34]	; 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d2:	085b      	lsrs	r3, r3, #1
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	f003 0307 	and.w	r3, r3, #7
 800a3da:	b29a      	uxth	r2, r3
 800a3dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	847b      	strh	r3, [r7, #34]	; 0x22
        huart->Instance->BRR = brrtemp;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800a3e8:	60da      	str	r2, [r3, #12]
 800a3ea:	e0f2      	b.n	800a5d2 <UART_SetConfig+0xb06>
      }
      else
      {
        ret = HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a3f2:	e0ee      	b.n	800a5d2 <UART_SetConfig+0xb06>
 800a3f4:	0800c140 	.word	0x0800c140
 800a3f8:	58024400 	.word	0x58024400
 800a3fc:	03d09000 	.word	0x03d09000
 800a400:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 800a404:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a408:	2b40      	cmp	r3, #64	; 0x40
 800a40a:	f200 80b7 	bhi.w	800a57c <UART_SetConfig+0xab0>
 800a40e:	a201      	add	r2, pc, #4	; (adr r2, 800a414 <UART_SetConfig+0x948>)
 800a410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a414:	0800a519 	.word	0x0800a519
 800a418:	0800a521 	.word	0x0800a521
 800a41c:	0800a57d 	.word	0x0800a57d
 800a420:	0800a57d 	.word	0x0800a57d
 800a424:	0800a529 	.word	0x0800a529
 800a428:	0800a57d 	.word	0x0800a57d
 800a42c:	0800a57d 	.word	0x0800a57d
 800a430:	0800a57d 	.word	0x0800a57d
 800a434:	0800a539 	.word	0x0800a539
 800a438:	0800a57d 	.word	0x0800a57d
 800a43c:	0800a57d 	.word	0x0800a57d
 800a440:	0800a57d 	.word	0x0800a57d
 800a444:	0800a57d 	.word	0x0800a57d
 800a448:	0800a57d 	.word	0x0800a57d
 800a44c:	0800a57d 	.word	0x0800a57d
 800a450:	0800a57d 	.word	0x0800a57d
 800a454:	0800a549 	.word	0x0800a549
 800a458:	0800a57d 	.word	0x0800a57d
 800a45c:	0800a57d 	.word	0x0800a57d
 800a460:	0800a57d 	.word	0x0800a57d
 800a464:	0800a57d 	.word	0x0800a57d
 800a468:	0800a57d 	.word	0x0800a57d
 800a46c:	0800a57d 	.word	0x0800a57d
 800a470:	0800a57d 	.word	0x0800a57d
 800a474:	0800a57d 	.word	0x0800a57d
 800a478:	0800a57d 	.word	0x0800a57d
 800a47c:	0800a57d 	.word	0x0800a57d
 800a480:	0800a57d 	.word	0x0800a57d
 800a484:	0800a57d 	.word	0x0800a57d
 800a488:	0800a57d 	.word	0x0800a57d
 800a48c:	0800a57d 	.word	0x0800a57d
 800a490:	0800a57d 	.word	0x0800a57d
 800a494:	0800a56f 	.word	0x0800a56f
 800a498:	0800a57d 	.word	0x0800a57d
 800a49c:	0800a57d 	.word	0x0800a57d
 800a4a0:	0800a57d 	.word	0x0800a57d
 800a4a4:	0800a57d 	.word	0x0800a57d
 800a4a8:	0800a57d 	.word	0x0800a57d
 800a4ac:	0800a57d 	.word	0x0800a57d
 800a4b0:	0800a57d 	.word	0x0800a57d
 800a4b4:	0800a57d 	.word	0x0800a57d
 800a4b8:	0800a57d 	.word	0x0800a57d
 800a4bc:	0800a57d 	.word	0x0800a57d
 800a4c0:	0800a57d 	.word	0x0800a57d
 800a4c4:	0800a57d 	.word	0x0800a57d
 800a4c8:	0800a57d 	.word	0x0800a57d
 800a4cc:	0800a57d 	.word	0x0800a57d
 800a4d0:	0800a57d 	.word	0x0800a57d
 800a4d4:	0800a57d 	.word	0x0800a57d
 800a4d8:	0800a57d 	.word	0x0800a57d
 800a4dc:	0800a57d 	.word	0x0800a57d
 800a4e0:	0800a57d 	.word	0x0800a57d
 800a4e4:	0800a57d 	.word	0x0800a57d
 800a4e8:	0800a57d 	.word	0x0800a57d
 800a4ec:	0800a57d 	.word	0x0800a57d
 800a4f0:	0800a57d 	.word	0x0800a57d
 800a4f4:	0800a57d 	.word	0x0800a57d
 800a4f8:	0800a57d 	.word	0x0800a57d
 800a4fc:	0800a57d 	.word	0x0800a57d
 800a500:	0800a57d 	.word	0x0800a57d
 800a504:	0800a57d 	.word	0x0800a57d
 800a508:	0800a57d 	.word	0x0800a57d
 800a50c:	0800a57d 	.word	0x0800a57d
 800a510:	0800a57d 	.word	0x0800a57d
 800a514:	0800a575 	.word	0x0800a575
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a518:	f7fb ff16 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 800a51c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a51e:	e033      	b.n	800a588 <UART_SetConfig+0xabc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a520:	f7fb ff28 	bl	8006374 <HAL_RCC_GetPCLK2Freq>
 800a524:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a526:	e02f      	b.n	800a588 <UART_SetConfig+0xabc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a528:	f107 0314 	add.w	r3, r7, #20
 800a52c:	4618      	mov	r0, r3
 800a52e:	f7fd fac1 	bl	8007ab4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a536:	e027      	b.n	800a588 <UART_SetConfig+0xabc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a538:	f107 0308 	add.w	r3, r7, #8
 800a53c:	4618      	mov	r0, r3
 800a53e:	f7fd fc05 	bl	8007d4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a546:	e01f      	b.n	800a588 <UART_SetConfig+0xabc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a548:	4b2c      	ldr	r3, [pc, #176]	; (800a5fc <UART_SetConfig+0xb30>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0320 	and.w	r3, r3, #32
 800a550:	2b00      	cmp	r3, #0
 800a552:	d009      	beq.n	800a568 <UART_SetConfig+0xa9c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a554:	4b29      	ldr	r3, [pc, #164]	; (800a5fc <UART_SetConfig+0xb30>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	08db      	lsrs	r3, r3, #3
 800a55a:	f003 0303 	and.w	r3, r3, #3
 800a55e:	4a28      	ldr	r2, [pc, #160]	; (800a600 <UART_SetConfig+0xb34>)
 800a560:	fa22 f303 	lsr.w	r3, r2, r3
 800a564:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a566:	e00f      	b.n	800a588 <UART_SetConfig+0xabc>
          pclk = (uint32_t) HSI_VALUE;
 800a568:	4b25      	ldr	r3, [pc, #148]	; (800a600 <UART_SetConfig+0xb34>)
 800a56a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a56c:	e00c      	b.n	800a588 <UART_SetConfig+0xabc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a56e:	4b25      	ldr	r3, [pc, #148]	; (800a604 <UART_SetConfig+0xb38>)
 800a570:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a572:	e009      	b.n	800a588 <UART_SetConfig+0xabc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a574:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a578:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a57a:	e005      	b.n	800a588 <UART_SetConfig+0xabc>
      default:
        pclk = 0U;
 800a57c:	2300      	movs	r3, #0
 800a57e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a580:	2301      	movs	r3, #1
 800a582:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a586:	bf00      	nop
    }

    if (pclk != 0U)
 800a588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d021      	beq.n	800a5d2 <UART_SetConfig+0xb06>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a592:	4a1d      	ldr	r2, [pc, #116]	; (800a608 <UART_SetConfig+0xb3c>)
 800a594:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a598:	461a      	mov	r2, r3
 800a59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a59c:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	085b      	lsrs	r3, r3, #1
 800a5a6:	441a      	add	r2, r3
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	627b      	str	r3, [r7, #36]	; 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b6:	2b0f      	cmp	r3, #15
 800a5b8:	d908      	bls.n	800a5cc <UART_SetConfig+0xb00>
 800a5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5c0:	d204      	bcs.n	800a5cc <UART_SetConfig+0xb00>
      {
        huart->Instance->BRR = usartdiv;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a5c8:	60da      	str	r2, [r3, #12]
 800a5ca:	e002      	b.n	800a5d2 <UART_SetConfig+0xb06>
      }
      else
      {
        ret = HAL_ERROR;
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a5ee:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3738      	adds	r7, #56	; 0x38
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bdb0      	pop	{r4, r5, r7, pc}
 800a5fa:	bf00      	nop
 800a5fc:	58024400 	.word	0x58024400
 800a600:	03d09000 	.word	0x03d09000
 800a604:	003d0900 	.word	0x003d0900
 800a608:	0800c140 	.word	0x0800c140

0800a60c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a618:	f003 0301 	and.w	r3, r3, #1
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d00a      	beq.n	800a636 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	6812      	ldr	r2, [r2, #0]
 800a628:	6852      	ldr	r2, [r2, #4]
 800a62a:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a632:	430a      	orrs	r2, r1
 800a634:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a63a:	f003 0302 	and.w	r3, r3, #2
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00a      	beq.n	800a658 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	687a      	ldr	r2, [r7, #4]
 800a648:	6812      	ldr	r2, [r2, #0]
 800a64a:	6852      	ldr	r2, [r2, #4]
 800a64c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a654:	430a      	orrs	r2, r1
 800a656:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a65c:	f003 0304 	and.w	r3, r3, #4
 800a660:	2b00      	cmp	r3, #0
 800a662:	d00a      	beq.n	800a67a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	6812      	ldr	r2, [r2, #0]
 800a66c:	6852      	ldr	r2, [r2, #4]
 800a66e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800a672:	687a      	ldr	r2, [r7, #4]
 800a674:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a676:	430a      	orrs	r2, r1
 800a678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a67e:	f003 0308 	and.w	r3, r3, #8
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00a      	beq.n	800a69c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	687a      	ldr	r2, [r7, #4]
 800a68c:	6812      	ldr	r2, [r2, #0]
 800a68e:	6852      	ldr	r2, [r2, #4]
 800a690:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a698:	430a      	orrs	r2, r1
 800a69a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6a0:	f003 0310 	and.w	r3, r3, #16
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00a      	beq.n	800a6be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	6812      	ldr	r2, [r2, #0]
 800a6b0:	6892      	ldr	r2, [r2, #8]
 800a6b2:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800a6b6:	687a      	ldr	r2, [r7, #4]
 800a6b8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a6ba:	430a      	orrs	r2, r1
 800a6bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6c2:	f003 0320 	and.w	r3, r3, #32
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00a      	beq.n	800a6e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	6812      	ldr	r2, [r2, #0]
 800a6d2:	6892      	ldr	r2, [r2, #8]
 800a6d4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a6dc:	430a      	orrs	r2, r1
 800a6de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d01a      	beq.n	800a722 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	6812      	ldr	r2, [r2, #0]
 800a6f4:	6852      	ldr	r2, [r2, #4]
 800a6f6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a6fe:	430a      	orrs	r2, r1
 800a700:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a706:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a70a:	d10a      	bne.n	800a722 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	687a      	ldr	r2, [r7, #4]
 800a712:	6812      	ldr	r2, [r2, #0]
 800a714:	6852      	ldr	r2, [r2, #4]
 800a716:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800a71a:	687a      	ldr	r2, [r7, #4]
 800a71c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a71e:	430a      	orrs	r2, r1
 800a720:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00a      	beq.n	800a744 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	6812      	ldr	r2, [r2, #0]
 800a736:	6852      	ldr	r2, [r2, #4]
 800a738:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800a740:	430a      	orrs	r2, r1
 800a742:	605a      	str	r2, [r3, #4]
  }
}
 800a744:	bf00      	nop
 800a746:	370c      	adds	r7, #12
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b086      	sub	sp, #24
 800a754:	af02      	add	r7, sp, #8
 800a756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a760:	f7f5 ffc8 	bl	80006f4 <HAL_GetTick>
 800a764:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f003 0308 	and.w	r3, r3, #8
 800a770:	2b08      	cmp	r3, #8
 800a772:	d10e      	bne.n	800a792 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a774:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a778:	9300      	str	r3, [sp, #0]
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2200      	movs	r2, #0
 800a77e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 f82f 	bl	800a7e6 <UART_WaitOnFlagUntilTimeout>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d001      	beq.n	800a792 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a78e:	2303      	movs	r3, #3
 800a790:	e025      	b.n	800a7de <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f003 0304 	and.w	r3, r3, #4
 800a79c:	2b04      	cmp	r3, #4
 800a79e:	d10e      	bne.n	800a7be <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a7a4:	9300      	str	r3, [sp, #0]
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f000 f819 	bl	800a7e6 <UART_WaitOnFlagUntilTimeout>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d001      	beq.n	800a7be <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	e00f      	b.n	800a7de <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2220      	movs	r2, #32
 800a7c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2220      	movs	r2, #32
 800a7ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3710      	adds	r7, #16
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b084      	sub	sp, #16
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	60f8      	str	r0, [r7, #12]
 800a7ee:	60b9      	str	r1, [r7, #8]
 800a7f0:	603b      	str	r3, [r7, #0]
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7f6:	e062      	b.n	800a8be <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7fe:	d05e      	beq.n	800a8be <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a800:	f7f5 ff78 	bl	80006f4 <HAL_GetTick>
 800a804:	4602      	mov	r2, r0
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	1ad2      	subs	r2, r2, r3
 800a80a:	69bb      	ldr	r3, [r7, #24]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d802      	bhi.n	800a816 <UART_WaitOnFlagUntilTimeout+0x30>
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d11d      	bne.n	800a852 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	68fa      	ldr	r2, [r7, #12]
 800a81c:	6812      	ldr	r2, [r2, #0]
 800a81e:	6812      	ldr	r2, [r2, #0]
 800a820:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a824:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	68fa      	ldr	r2, [r7, #12]
 800a82c:	6812      	ldr	r2, [r2, #0]
 800a82e:	6892      	ldr	r2, [r2, #8]
 800a830:	f022 0201 	bic.w	r2, r2, #1
 800a834:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2220      	movs	r2, #32
 800a83a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2220      	movs	r2, #32
 800a842:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a84e:	2303      	movs	r3, #3
 800a850:	e045      	b.n	800a8de <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f003 0304 	and.w	r3, r3, #4
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d02e      	beq.n	800a8be <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	69db      	ldr	r3, [r3, #28]
 800a866:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a86a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a86e:	d126      	bne.n	800a8be <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a878:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	68fa      	ldr	r2, [r7, #12]
 800a880:	6812      	ldr	r2, [r2, #0]
 800a882:	6812      	ldr	r2, [r2, #0]
 800a884:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a888:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	68fa      	ldr	r2, [r7, #12]
 800a890:	6812      	ldr	r2, [r2, #0]
 800a892:	6892      	ldr	r2, [r2, #8]
 800a894:	f022 0201 	bic.w	r2, r2, #1
 800a898:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2220      	movs	r2, #32
 800a89e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2220      	movs	r2, #32
 800a8a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2220      	movs	r2, #32
 800a8ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a8ba:	2303      	movs	r3, #3
 800a8bc:	e00f      	b.n	800a8de <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	69da      	ldr	r2, [r3, #28]
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	401a      	ands	r2, r3
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	bf0c      	ite	eq
 800a8ce:	2301      	moveq	r3, #1
 800a8d0:	2300      	movne	r3, #0
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	79fb      	ldrb	r3, [r7, #7]
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d08d      	beq.n	800a7f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a8dc:	2300      	movs	r3, #0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3710      	adds	r7, #16
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
	...

0800a8e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	6812      	ldr	r2, [r2, #0]
 800a8f8:	6812      	ldr	r2, [r2, #0]
 800a8fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a8fe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681a      	ldr	r2, [r3, #0]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	6899      	ldr	r1, [r3, #8]
 800a90a:	4b0f      	ldr	r3, [pc, #60]	; (800a948 <UART_EndRxTransfer+0x60>)
 800a90c:	400b      	ands	r3, r1
 800a90e:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a914:	2b01      	cmp	r3, #1
 800a916:	d107      	bne.n	800a928 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	6812      	ldr	r2, [r2, #0]
 800a920:	6812      	ldr	r2, [r2, #0]
 800a922:	f022 0210 	bic.w	r2, r2, #16
 800a926:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2220      	movs	r2, #32
 800a92c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr
 800a948:	effffffe 	.word	0xeffffffe

0800a94c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a958:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2200      	movs	r2, #0
 800a966:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a96a:	68f8      	ldr	r0, [r7, #12]
 800a96c:	f7ff f898 	bl	8009aa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a970:	bf00      	nop
 800a972:	3710      	adds	r7, #16
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b082      	sub	sp, #8
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	6812      	ldr	r2, [r2, #0]
 800a988:	6812      	ldr	r2, [r2, #0]
 800a98a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a98e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2220      	movs	r2, #32
 800a994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2200      	movs	r2, #0
 800a99c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f7ff f874 	bl	8009a8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a9a4:	bf00      	nop
 800a9a6:	3708      	adds	r7, #8
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}

0800a9ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a9b4:	bf00      	nop
 800a9b6:	370c      	adds	r7, #12
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr

0800a9c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b083      	sub	sp, #12
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a9c8:	bf00      	nop
 800a9ca:	370c      	adds	r7, #12
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d2:	4770      	bx	lr

0800a9d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a9dc:	bf00      	nop
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a9f6:	2b01      	cmp	r3, #1
 800a9f8:	d101      	bne.n	800a9fe <HAL_UARTEx_DisableFifoMode+0x16>
 800a9fa:	2302      	movs	r3, #2
 800a9fc:	e027      	b.n	800aa4e <HAL_UARTEx_DisableFifoMode+0x66>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2201      	movs	r2, #1
 800aa02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2224      	movs	r2, #36	; 0x24
 800aa0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	6812      	ldr	r2, [r2, #0]
 800aa1e:	6812      	ldr	r2, [r2, #0]
 800aa20:	f022 0201 	bic.w	r2, r2, #1
 800aa24:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa2c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	68fa      	ldr	r2, [r7, #12]
 800aa3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2220      	movs	r2, #32
 800aa40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2200      	movs	r2, #0
 800aa48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aa4c:	2300      	movs	r3, #0
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3714      	adds	r7, #20
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr

0800aa5a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aa5a:	b580      	push	{r7, lr}
 800aa5c:	b084      	sub	sp, #16
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
 800aa62:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aa6a:	2b01      	cmp	r3, #1
 800aa6c:	d101      	bne.n	800aa72 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aa6e:	2302      	movs	r3, #2
 800aa70:	e02d      	b.n	800aace <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2201      	movs	r2, #1
 800aa76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2224      	movs	r2, #36	; 0x24
 800aa7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	6812      	ldr	r2, [r2, #0]
 800aa92:	6812      	ldr	r2, [r2, #0]
 800aa94:	f022 0201 	bic.w	r2, r2, #1
 800aa98:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	687a      	ldr	r2, [r7, #4]
 800aaa0:	6812      	ldr	r2, [r2, #0]
 800aaa2:	6892      	ldr	r2, [r2, #8]
 800aaa4:	f022 4160 	bic.w	r1, r2, #3758096384	; 0xe0000000
 800aaa8:	683a      	ldr	r2, [r7, #0]
 800aaaa:	430a      	orrs	r2, r1
 800aaac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f000 f850 	bl	800ab54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	68fa      	ldr	r2, [r7, #12]
 800aaba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2220      	movs	r2, #32
 800aac0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2200      	movs	r2, #0
 800aac8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3710      	adds	r7, #16
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}

0800aad6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b084      	sub	sp, #16
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
 800aade:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d101      	bne.n	800aaee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800aaea:	2302      	movs	r3, #2
 800aaec:	e02d      	b.n	800ab4a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2224      	movs	r2, #36	; 0x24
 800aafa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	6812      	ldr	r2, [r2, #0]
 800ab0e:	6812      	ldr	r2, [r2, #0]
 800ab10:	f022 0201 	bic.w	r2, r2, #1
 800ab14:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	687a      	ldr	r2, [r7, #4]
 800ab1c:	6812      	ldr	r2, [r2, #0]
 800ab1e:	6892      	ldr	r2, [r2, #8]
 800ab20:	f022 6160 	bic.w	r1, r2, #234881024	; 0xe000000
 800ab24:	683a      	ldr	r2, [r7, #0]
 800ab26:	430a      	orrs	r2, r1
 800ab28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 f812 	bl	800ab54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	68fa      	ldr	r2, [r7, #12]
 800ab36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	2220      	movs	r2, #32
 800ab3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ab48:	2300      	movs	r3, #0
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}
	...

0800ab54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b085      	sub	sp, #20
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d108      	bne.n	800ab76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2201      	movs	r2, #1
 800ab68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ab74:	e031      	b.n	800abda <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ab76:	2310      	movs	r3, #16
 800ab78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ab7a:	2310      	movs	r3, #16
 800ab7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	689b      	ldr	r3, [r3, #8]
 800ab84:	0e5b      	lsrs	r3, r3, #25
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	f003 0307 	and.w	r3, r3, #7
 800ab8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	689b      	ldr	r3, [r3, #8]
 800ab94:	0f5b      	lsrs	r3, r3, #29
 800ab96:	b2db      	uxtb	r3, r3
 800ab98:	f003 0307 	and.w	r3, r3, #7
 800ab9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
 800aba0:	7b3a      	ldrb	r2, [r7, #12]
 800aba2:	4911      	ldr	r1, [pc, #68]	; (800abe8 <UARTEx_SetNbDataToProcess+0x94>)
 800aba4:	5c8a      	ldrb	r2, [r1, r2]
 800aba6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800abaa:	7b3a      	ldrb	r2, [r7, #12]
 800abac:	490f      	ldr	r1, [pc, #60]	; (800abec <UARTEx_SetNbDataToProcess+0x98>)
 800abae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800abb0:	fb93 f3f2 	sdiv	r3, r3, r2
 800abb4:	b29a      	uxth	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800abbc:	7bfb      	ldrb	r3, [r7, #15]
 800abbe:	7b7a      	ldrb	r2, [r7, #13]
 800abc0:	4909      	ldr	r1, [pc, #36]	; (800abe8 <UARTEx_SetNbDataToProcess+0x94>)
 800abc2:	5c8a      	ldrb	r2, [r1, r2]
 800abc4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800abc8:	7b7a      	ldrb	r2, [r7, #13]
 800abca:	4908      	ldr	r1, [pc, #32]	; (800abec <UARTEx_SetNbDataToProcess+0x98>)
 800abcc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800abce:	fb93 f3f2 	sdiv	r3, r3, r2
 800abd2:	b29a      	uxth	r2, r3
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800abda:	bf00      	nop
 800abdc:	3714      	adds	r7, #20
 800abde:	46bd      	mov	sp, r7
 800abe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	0800c158 	.word	0x0800c158
 800abec:	0800c160 	.word	0x0800c160

0800abf0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b08a      	sub	sp, #40	; 0x28
 800abf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800abf6:	f107 031c 	add.w	r3, r7, #28
 800abfa:	2200      	movs	r2, #0
 800abfc:	601a      	str	r2, [r3, #0]
 800abfe:	605a      	str	r2, [r3, #4]
 800ac00:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800ac02:	463b      	mov	r3, r7
 800ac04:	2200      	movs	r2, #0
 800ac06:	601a      	str	r2, [r3, #0]
 800ac08:	605a      	str	r2, [r3, #4]
 800ac0a:	609a      	str	r2, [r3, #8]
 800ac0c:	60da      	str	r2, [r3, #12]
 800ac0e:	611a      	str	r2, [r3, #16]
 800ac10:	615a      	str	r2, [r3, #20]
 800ac12:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800ac14:	4b2f      	ldr	r3, [pc, #188]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac16:	4a30      	ldr	r2, [pc, #192]	; (800acd8 <MX_ADC1_Init+0xe8>)
 800ac18:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800ac1a:	4b2e      	ldr	r3, [pc, #184]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800ac20:	4b2c      	ldr	r3, [pc, #176]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac22:	2200      	movs	r2, #0
 800ac24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ac26:	4b2b      	ldr	r3, [pc, #172]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac28:	2200      	movs	r2, #0
 800ac2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ac2c:	4b29      	ldr	r3, [pc, #164]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac2e:	2204      	movs	r2, #4
 800ac30:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800ac32:	4b28      	ldr	r3, [pc, #160]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac34:	2200      	movs	r2, #0
 800ac36:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800ac38:	4b26      	ldr	r3, [pc, #152]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 800ac3e:	4b25      	ldr	r3, [pc, #148]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac40:	2201      	movs	r2, #1
 800ac42:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800ac44:	4b23      	ldr	r3, [pc, #140]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac46:	2200      	movs	r2, #0
 800ac48:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ac4a:	4b22      	ldr	r3, [pc, #136]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ac50:	4b20      	ldr	r3, [pc, #128]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac52:	2200      	movs	r2, #0
 800ac54:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800ac56:	4b1f      	ldr	r3, [pc, #124]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac58:	2203      	movs	r2, #3
 800ac5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800ac5c:	4b1d      	ldr	r3, [pc, #116]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800ac62:	4b1c      	ldr	r3, [pc, #112]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800ac68:	4b1a      	ldr	r3, [pc, #104]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800ac70:	4818      	ldr	r0, [pc, #96]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac72:	f7f5 ff77 	bl	8000b64 <HAL_ADC_Init>
 800ac76:	4603      	mov	r3, r0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d001      	beq.n	800ac80 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800ac7c:	f000 fcf8 	bl	800b670 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800ac80:	2300      	movs	r3, #0
 800ac82:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800ac84:	f107 031c 	add.w	r3, r7, #28
 800ac88:	4619      	mov	r1, r3
 800ac8a:	4812      	ldr	r0, [pc, #72]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800ac8c:	f7f6 ff78 	bl	8001b80 <HAL_ADCEx_MultiModeConfigChannel>
 800ac90:	4603      	mov	r3, r0
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800ac96:	f000 fceb 	bl	800b670 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800ac9a:	4b10      	ldr	r3, [pc, #64]	; (800acdc <MX_ADC1_Init+0xec>)
 800ac9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800ac9e:	2306      	movs	r3, #6
 800aca0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800aca2:	2300      	movs	r3, #0
 800aca4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800aca6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800acaa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800acac:	2304      	movs	r3, #4
 800acae:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800acb0:	2300      	movs	r3, #0
 800acb2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800acb4:	2300      	movs	r3, #0
 800acb6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800acb8:	463b      	mov	r3, r7
 800acba:	4619      	mov	r1, r3
 800acbc:	4805      	ldr	r0, [pc, #20]	; (800acd4 <MX_ADC1_Init+0xe4>)
 800acbe:	f7f6 f9d3 	bl	8001068 <HAL_ADC_ConfigChannel>
 800acc2:	4603      	mov	r3, r0
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d001      	beq.n	800accc <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 800acc8:	f000 fcd2 	bl	800b670 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800accc:	bf00      	nop
 800acce:	3728      	adds	r7, #40	; 0x28
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}
 800acd4:	24000140 	.word	0x24000140
 800acd8:	40022000 	.word	0x40022000
 800acdc:	08600004 	.word	0x08600004

0800ace0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b088      	sub	sp, #32
 800ace4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ace6:	1d3b      	adds	r3, r7, #4
 800ace8:	2200      	movs	r2, #0
 800acea:	601a      	str	r2, [r3, #0]
 800acec:	605a      	str	r2, [r3, #4]
 800acee:	609a      	str	r2, [r3, #8]
 800acf0:	60da      	str	r2, [r3, #12]
 800acf2:	611a      	str	r2, [r3, #16]
 800acf4:	615a      	str	r2, [r3, #20]
 800acf6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 800acf8:	4b29      	ldr	r3, [pc, #164]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800acfa:	4a2a      	ldr	r2, [pc, #168]	; (800ada4 <MX_ADC3_Init+0xc4>)
 800acfc:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800acfe:	4b28      	ldr	r3, [pc, #160]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800ad04:	4b26      	ldr	r3, [pc, #152]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad06:	2200      	movs	r2, #0
 800ad08:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ad0a:	4b25      	ldr	r3, [pc, #148]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ad10:	4b23      	ldr	r3, [pc, #140]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad12:	2204      	movs	r2, #4
 800ad14:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800ad16:	4b22      	ldr	r3, [pc, #136]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800ad1c:	4b20      	ldr	r3, [pc, #128]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad1e:	2200      	movs	r2, #0
 800ad20:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800ad22:	4b1f      	ldr	r3, [pc, #124]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad24:	2201      	movs	r2, #1
 800ad26:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800ad28:	4b1d      	ldr	r3, [pc, #116]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ad2e:	4b1c      	ldr	r3, [pc, #112]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad30:	2200      	movs	r2, #0
 800ad32:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ad34:	4b1a      	ldr	r3, [pc, #104]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad36:	2200      	movs	r2, #0
 800ad38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800ad3a:	4b19      	ldr	r3, [pc, #100]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800ad40:	4b17      	ldr	r3, [pc, #92]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad42:	2200      	movs	r2, #0
 800ad44:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800ad46:	4b16      	ldr	r3, [pc, #88]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad48:	2200      	movs	r2, #0
 800ad4a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800ad4c:	4b14      	ldr	r3, [pc, #80]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800ad54:	4812      	ldr	r0, [pc, #72]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad56:	f7f5 ff05 	bl	8000b64 <HAL_ADC_Init>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d001      	beq.n	800ad64 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 800ad60:	f000 fc86 	bl	800b670 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800ad64:	4b10      	ldr	r3, [pc, #64]	; (800ada8 <MX_ADC3_Init+0xc8>)
 800ad66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800ad68:	2306      	movs	r3, #6
 800ad6a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800ad70:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800ad74:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ad76:	2304      	movs	r3, #4
 800ad78:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800ad82:	1d3b      	adds	r3, r7, #4
 800ad84:	4619      	mov	r1, r3
 800ad86:	4806      	ldr	r0, [pc, #24]	; (800ada0 <MX_ADC3_Init+0xc0>)
 800ad88:	f7f6 f96e 	bl	8001068 <HAL_ADC_ConfigChannel>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d001      	beq.n	800ad96 <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 800ad92:	f000 fc6d 	bl	800b670 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800ad96:	bf00      	nop
 800ad98:	3720      	adds	r7, #32
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
 800ad9e:	bf00      	nop
 800ada0:	240001a4 	.word	0x240001a4
 800ada4:	58026000 	.word	0x58026000
 800ada8:	04300002 	.word	0x04300002

0800adac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b08c      	sub	sp, #48	; 0x30
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800adb4:	f107 031c 	add.w	r3, r7, #28
 800adb8:	2200      	movs	r2, #0
 800adba:	601a      	str	r2, [r3, #0]
 800adbc:	605a      	str	r2, [r3, #4]
 800adbe:	609a      	str	r2, [r3, #8]
 800adc0:	60da      	str	r2, [r3, #12]
 800adc2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4a46      	ldr	r2, [pc, #280]	; (800aee4 <HAL_ADC_MspInit+0x138>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d15c      	bne.n	800ae88 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800adce:	4a46      	ldr	r2, [pc, #280]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800add0:	4b45      	ldr	r3, [pc, #276]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800add2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800add6:	f043 0320 	orr.w	r3, r3, #32
 800adda:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800adde:	4b42      	ldr	r3, [pc, #264]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800ade0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ade4:	f003 0320 	and.w	r3, r3, #32
 800ade8:	61bb      	str	r3, [r7, #24]
 800adea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800adec:	4a3e      	ldr	r2, [pc, #248]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800adee:	4b3e      	ldr	r3, [pc, #248]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800adf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800adf4:	f043 0320 	orr.w	r3, r3, #32
 800adf8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800adfc:	4b3a      	ldr	r3, [pc, #232]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800adfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ae02:	f003 0320 	and.w	r3, r3, #32
 800ae06:	617b      	str	r3, [r7, #20]
 800ae08:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800ae0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ae10:	2303      	movs	r3, #3
 800ae12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae14:	2300      	movs	r3, #0
 800ae16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800ae18:	f107 031c 	add.w	r3, r7, #28
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	4833      	ldr	r0, [pc, #204]	; (800aeec <HAL_ADC_MspInit+0x140>)
 800ae20:	f7fa f90c 	bl	800503c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800ae24:	4b32      	ldr	r3, [pc, #200]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae26:	4a33      	ldr	r2, [pc, #204]	; (800aef4 <HAL_ADC_MspInit+0x148>)
 800ae28:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800ae2a:	4b31      	ldr	r3, [pc, #196]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae2c:	2209      	movs	r2, #9
 800ae2e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ae30:	4b2f      	ldr	r3, [pc, #188]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae32:	2200      	movs	r2, #0
 800ae34:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae36:	4b2e      	ldr	r3, [pc, #184]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae38:	2200      	movs	r2, #0
 800ae3a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800ae3c:	4b2c      	ldr	r3, [pc, #176]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ae42:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800ae44:	4b2a      	ldr	r3, [pc, #168]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ae4a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800ae4c:	4b28      	ldr	r3, [pc, #160]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae4e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ae52:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800ae54:	4b26      	ldr	r3, [pc, #152]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae56:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ae5a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800ae5c:	4b24      	ldr	r3, [pc, #144]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae5e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800ae62:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ae64:	4b22      	ldr	r3, [pc, #136]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae66:	2200      	movs	r2, #0
 800ae68:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800ae6a:	4821      	ldr	r0, [pc, #132]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae6c:	f7f7 faac 	bl	80023c8 <HAL_DMA_Init>
 800ae70:	4603      	mov	r3, r0
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d001      	beq.n	800ae7a <HAL_ADC_MspInit+0xce>
    {
      Error_Handler();
 800ae76:	f000 fbfb 	bl	800b670 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a1c      	ldr	r2, [pc, #112]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae7e:	64da      	str	r2, [r3, #76]	; 0x4c
 800ae80:	4a1b      	ldr	r2, [pc, #108]	; (800aef0 <HAL_ADC_MspInit+0x144>)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800ae86:	e028      	b.n	800aeda <HAL_ADC_MspInit+0x12e>
  else if(adcHandle->Instance==ADC3)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4a1a      	ldr	r2, [pc, #104]	; (800aef8 <HAL_ADC_MspInit+0x14c>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d123      	bne.n	800aeda <HAL_ADC_MspInit+0x12e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800ae92:	4a15      	ldr	r2, [pc, #84]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800ae94:	4b14      	ldr	r3, [pc, #80]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800ae96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ae9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ae9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800aea2:	4b11      	ldr	r3, [pc, #68]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800aea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aea8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aeac:	613b      	str	r3, [r7, #16]
 800aeae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800aeb0:	4a0d      	ldr	r2, [pc, #52]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800aeb2:	4b0d      	ldr	r3, [pc, #52]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800aeb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aeb8:	f043 0304 	orr.w	r3, r3, #4
 800aebc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800aec0:	4b09      	ldr	r3, [pc, #36]	; (800aee8 <HAL_ADC_MspInit+0x13c>)
 800aec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aec6:	f003 0304 	and.w	r3, r3, #4
 800aeca:	60fb      	str	r3, [r7, #12]
 800aecc:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800aece:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800aed2:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800aed6:	f7f5 fc47 	bl	8000768 <HAL_SYSCFG_AnalogSwitchConfig>
}
 800aeda:	bf00      	nop
 800aedc:	3730      	adds	r7, #48	; 0x30
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	40022000 	.word	0x40022000
 800aee8:	58024400 	.word	0x58024400
 800aeec:	58021400 	.word	0x58021400
 800aef0:	240002cc 	.word	0x240002cc
 800aef4:	40020010 	.word	0x40020010
 800aef8:	58026000 	.word	0x58026000

0800aefc <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b08a      	sub	sp, #40	; 0x28
 800af00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800af02:	1d3b      	adds	r3, r7, #4
 800af04:	2224      	movs	r2, #36	; 0x24
 800af06:	2100      	movs	r1, #0
 800af08:	4618      	mov	r0, r3
 800af0a:	f001 f901 	bl	800c110 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800af0e:	4b17      	ldr	r3, [pc, #92]	; (800af6c <MX_DAC1_Init+0x70>)
 800af10:	4a17      	ldr	r2, [pc, #92]	; (800af70 <MX_DAC1_Init+0x74>)
 800af12:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800af14:	4815      	ldr	r0, [pc, #84]	; (800af6c <MX_DAC1_Init+0x70>)
 800af16:	f7f7 f81e 	bl	8001f56 <HAL_DAC_Init>
 800af1a:	4603      	mov	r3, r0
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d001      	beq.n	800af24 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800af20:	f000 fba6 	bl	800b670 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800af24:	2300      	movs	r3, #0
 800af26:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800af28:	230a      	movs	r3, #10
 800af2a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800af2c:	2300      	movs	r3, #0
 800af2e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800af30:	2301      	movs	r3, #1
 800af32:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800af34:	2300      	movs	r3, #0
 800af36:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800af38:	1d3b      	adds	r3, r7, #4
 800af3a:	2200      	movs	r2, #0
 800af3c:	4619      	mov	r1, r3
 800af3e:	480b      	ldr	r0, [pc, #44]	; (800af6c <MX_DAC1_Init+0x70>)
 800af40:	f7f7 f908 	bl	8002154 <HAL_DAC_ConfigChannel>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	d001      	beq.n	800af4e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800af4a:	f000 fb91 	bl	800b670 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800af4e:	1d3b      	adds	r3, r7, #4
 800af50:	2210      	movs	r2, #16
 800af52:	4619      	mov	r1, r3
 800af54:	4805      	ldr	r0, [pc, #20]	; (800af6c <MX_DAC1_Init+0x70>)
 800af56:	f7f7 f8fd 	bl	8002154 <HAL_DAC_ConfigChannel>
 800af5a:	4603      	mov	r3, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d001      	beq.n	800af64 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 800af60:	f000 fb86 	bl	800b670 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800af64:	bf00      	nop
 800af66:	3728      	adds	r7, #40	; 0x28
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	24000360 	.word	0x24000360
 800af70:	40007400 	.word	0x40007400

0800af74 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b08a      	sub	sp, #40	; 0x28
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800af7c:	f107 0314 	add.w	r3, r7, #20
 800af80:	2200      	movs	r2, #0
 800af82:	601a      	str	r2, [r3, #0]
 800af84:	605a      	str	r2, [r3, #4]
 800af86:	609a      	str	r2, [r3, #8]
 800af88:	60da      	str	r2, [r3, #12]
 800af8a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4a1c      	ldr	r2, [pc, #112]	; (800b004 <HAL_DAC_MspInit+0x90>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d131      	bne.n	800affa <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800af96:	4a1c      	ldr	r2, [pc, #112]	; (800b008 <HAL_DAC_MspInit+0x94>)
 800af98:	4b1b      	ldr	r3, [pc, #108]	; (800b008 <HAL_DAC_MspInit+0x94>)
 800af9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800af9e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800afa2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800afa6:	4b18      	ldr	r3, [pc, #96]	; (800b008 <HAL_DAC_MspInit+0x94>)
 800afa8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800afac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800afb0:	613b      	str	r3, [r7, #16]
 800afb2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800afb4:	4a14      	ldr	r2, [pc, #80]	; (800b008 <HAL_DAC_MspInit+0x94>)
 800afb6:	4b14      	ldr	r3, [pc, #80]	; (800b008 <HAL_DAC_MspInit+0x94>)
 800afb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800afbc:	f043 0301 	orr.w	r3, r3, #1
 800afc0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800afc4:	4b10      	ldr	r3, [pc, #64]	; (800b008 <HAL_DAC_MspInit+0x94>)
 800afc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800afca:	f003 0301 	and.w	r3, r3, #1
 800afce:	60fb      	str	r3, [r7, #12]
 800afd0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800afd2:	2330      	movs	r3, #48	; 0x30
 800afd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800afd6:	2303      	movs	r3, #3
 800afd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afda:	2300      	movs	r3, #0
 800afdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800afde:	f107 0314 	add.w	r3, r7, #20
 800afe2:	4619      	mov	r1, r3
 800afe4:	4809      	ldr	r0, [pc, #36]	; (800b00c <HAL_DAC_MspInit+0x98>)
 800afe6:	f7fa f829 	bl	800503c <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800afea:	2200      	movs	r2, #0
 800afec:	2103      	movs	r1, #3
 800afee:	2036      	movs	r0, #54	; 0x36
 800aff0:	f7f6 ff7d 	bl	8001eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800aff4:	2036      	movs	r0, #54	; 0x36
 800aff6:	f7f6 ff94 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800affa:	bf00      	nop
 800affc:	3728      	adds	r7, #40	; 0x28
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop
 800b004:	40007400 	.word	0x40007400
 800b008:	58024400 	.word	0x58024400
 800b00c:	58020000 	.word	0x58020000

0800b010 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b082      	sub	sp, #8
 800b014:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b016:	4a15      	ldr	r2, [pc, #84]	; (800b06c <MX_DMA_Init+0x5c>)
 800b018:	4b14      	ldr	r3, [pc, #80]	; (800b06c <MX_DMA_Init+0x5c>)
 800b01a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b01e:	f043 0301 	orr.w	r3, r3, #1
 800b022:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800b026:	4b11      	ldr	r3, [pc, #68]	; (800b06c <MX_DMA_Init+0x5c>)
 800b028:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b02c:	f003 0301 	and.w	r3, r3, #1
 800b030:	607b      	str	r3, [r7, #4]
 800b032:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 2, 0);
 800b034:	2200      	movs	r2, #0
 800b036:	2102      	movs	r1, #2
 800b038:	200b      	movs	r0, #11
 800b03a:	f7f6 ff58 	bl	8001eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800b03e:	200b      	movs	r0, #11
 800b040:	f7f6 ff6f 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800b044:	2200      	movs	r2, #0
 800b046:	2100      	movs	r1, #0
 800b048:	200c      	movs	r0, #12
 800b04a:	f7f6 ff50 	bl	8001eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800b04e:	200c      	movs	r0, #12
 800b050:	f7f6 ff67 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 1, 0);
 800b054:	2200      	movs	r2, #0
 800b056:	2101      	movs	r1, #1
 800b058:	200d      	movs	r0, #13
 800b05a:	f7f6 ff48 	bl	8001eee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800b05e:	200d      	movs	r0, #13
 800b060:	f7f6 ff5f 	bl	8001f22 <HAL_NVIC_EnableIRQ>

}
 800b064:	bf00      	nop
 800b066:	3708      	adds	r7, #8
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	58024400 	.word	0x58024400

0800b070 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b08e      	sub	sp, #56	; 0x38
 800b074:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b07a:	2200      	movs	r2, #0
 800b07c:	601a      	str	r2, [r3, #0]
 800b07e:	605a      	str	r2, [r3, #4]
 800b080:	609a      	str	r2, [r3, #8]
 800b082:	60da      	str	r2, [r3, #12]
 800b084:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800b086:	4a7e      	ldr	r2, [pc, #504]	; (800b280 <MX_GPIO_Init+0x210>)
 800b088:	4b7d      	ldr	r3, [pc, #500]	; (800b280 <MX_GPIO_Init+0x210>)
 800b08a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b08e:	f043 0310 	orr.w	r3, r3, #16
 800b092:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b096:	4b7a      	ldr	r3, [pc, #488]	; (800b280 <MX_GPIO_Init+0x210>)
 800b098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b09c:	f003 0310 	and.w	r3, r3, #16
 800b0a0:	623b      	str	r3, [r7, #32]
 800b0a2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b0a4:	4a76      	ldr	r2, [pc, #472]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0a6:	4b76      	ldr	r3, [pc, #472]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0ac:	f043 0304 	orr.w	r3, r3, #4
 800b0b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b0b4:	4b72      	ldr	r3, [pc, #456]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0ba:	f003 0304 	and.w	r3, r3, #4
 800b0be:	61fb      	str	r3, [r7, #28]
 800b0c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800b0c2:	4a6f      	ldr	r2, [pc, #444]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0c4:	4b6e      	ldr	r3, [pc, #440]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0ca:	f043 0320 	orr.w	r3, r3, #32
 800b0ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b0d2:	4b6b      	ldr	r3, [pc, #428]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0d8:	f003 0320 	and.w	r3, r3, #32
 800b0dc:	61bb      	str	r3, [r7, #24]
 800b0de:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b0e0:	4a67      	ldr	r2, [pc, #412]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0e2:	4b67      	ldr	r3, [pc, #412]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b0f0:	4b63      	ldr	r3, [pc, #396]	; (800b280 <MX_GPIO_Init+0x210>)
 800b0f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0fa:	617b      	str	r3, [r7, #20]
 800b0fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b0fe:	4a60      	ldr	r2, [pc, #384]	; (800b280 <MX_GPIO_Init+0x210>)
 800b100:	4b5f      	ldr	r3, [pc, #380]	; (800b280 <MX_GPIO_Init+0x210>)
 800b102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b106:	f043 0301 	orr.w	r3, r3, #1
 800b10a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b10e:	4b5c      	ldr	r3, [pc, #368]	; (800b280 <MX_GPIO_Init+0x210>)
 800b110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b114:	f003 0301 	and.w	r3, r3, #1
 800b118:	613b      	str	r3, [r7, #16]
 800b11a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b11c:	4a58      	ldr	r2, [pc, #352]	; (800b280 <MX_GPIO_Init+0x210>)
 800b11e:	4b58      	ldr	r3, [pc, #352]	; (800b280 <MX_GPIO_Init+0x210>)
 800b120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b124:	f043 0302 	orr.w	r3, r3, #2
 800b128:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b12c:	4b54      	ldr	r3, [pc, #336]	; (800b280 <MX_GPIO_Init+0x210>)
 800b12e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b132:	f003 0302 	and.w	r3, r3, #2
 800b136:	60fb      	str	r3, [r7, #12]
 800b138:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800b13a:	4a51      	ldr	r2, [pc, #324]	; (800b280 <MX_GPIO_Init+0x210>)
 800b13c:	4b50      	ldr	r3, [pc, #320]	; (800b280 <MX_GPIO_Init+0x210>)
 800b13e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b146:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b14a:	4b4d      	ldr	r3, [pc, #308]	; (800b280 <MX_GPIO_Init+0x210>)
 800b14c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b154:	60bb      	str	r3, [r7, #8]
 800b156:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b158:	4a49      	ldr	r2, [pc, #292]	; (800b280 <MX_GPIO_Init+0x210>)
 800b15a:	4b49      	ldr	r3, [pc, #292]	; (800b280 <MX_GPIO_Init+0x210>)
 800b15c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b160:	f043 0308 	orr.w	r3, r3, #8
 800b164:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b168:	4b45      	ldr	r3, [pc, #276]	; (800b280 <MX_GPIO_Init+0x210>)
 800b16a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b16e:	f003 0308 	and.w	r3, r3, #8
 800b172:	607b      	str	r3, [r7, #4]
 800b174:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800b176:	2200      	movs	r2, #0
 800b178:	2102      	movs	r1, #2
 800b17a:	4842      	ldr	r0, [pc, #264]	; (800b284 <MX_GPIO_Init+0x214>)
 800b17c:	f7fa f90e 	bl	800539c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, GPIO_PIN_RESET);
 800b180:	2200      	movs	r2, #0
 800b182:	2101      	movs	r1, #1
 800b184:	4840      	ldr	r0, [pc, #256]	; (800b288 <MX_GPIO_Init+0x218>)
 800b186:	f7fa f909 	bl	800539c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800b18a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b18e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b190:	2303      	movs	r3, #3
 800b192:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b194:	2300      	movs	r3, #0
 800b196:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b198:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b19c:	4619      	mov	r1, r3
 800b19e:	483b      	ldr	r0, [pc, #236]	; (800b28c <MX_GPIO_Init+0x21c>)
 800b1a0:	f7f9 ff4c 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 800b1a4:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 800b1a8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b1aa:	2303      	movs	r3, #3
 800b1ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b1b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	4835      	ldr	r0, [pc, #212]	; (800b290 <MX_GPIO_Init+0x220>)
 800b1ba:	f7f9 ff3f 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF6 PF7
                           PF8 PF9 PF10 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800b1be:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 800b1c2:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b1c4:	2303      	movs	r3, #3
 800b1c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b1cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	4830      	ldr	r0, [pc, #192]	; (800b294 <MX_GPIO_Init+0x224>)
 800b1d4:	f7f9 ff32 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 800b1d8:	f649 73ce 	movw	r3, #40910	; 0x9fce
 800b1dc:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b1de:	2303      	movs	r3, #3
 800b1e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	482a      	ldr	r0, [pc, #168]	; (800b298 <MX_GPIO_Init+0x228>)
 800b1ee:	f7f9 ff25 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11
 800b1f2:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 800b1f6:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b200:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b204:	4619      	mov	r1, r3
 800b206:	481f      	ldr	r0, [pc, #124]	; (800b284 <MX_GPIO_Init+0x214>)
 800b208:	f7f9 ff18 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800b20c:	2302      	movs	r3, #2
 800b20e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b210:	2301      	movs	r3, #1
 800b212:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800b214:	2302      	movs	r3, #2
 800b216:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b218:	2303      	movs	r3, #3
 800b21a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b21c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b220:	4619      	mov	r1, r3
 800b222:	4818      	ldr	r0, [pc, #96]	; (800b284 <MX_GPIO_Init+0x214>)
 800b224:	f7f9 ff0a 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800b228:	2301      	movs	r3, #1
 800b22a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b22c:	2301      	movs	r3, #1
 800b22e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b230:	2300      	movs	r3, #0
 800b232:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b234:	2300      	movs	r3, #0
 800b236:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b23c:	4619      	mov	r1, r3
 800b23e:	4812      	ldr	r0, [pc, #72]	; (800b288 <MX_GPIO_Init+0x218>)
 800b240:	f7f9 fefc 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG1 PG2 PG3 PG4
                           PG5 PG6 PG7 PG8
                           PG9 PG10 PG11 PG12
                           PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800b244:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800b248:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b24a:	2303      	movs	r3, #3
 800b24c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b24e:	2300      	movs	r3, #0
 800b250:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b256:	4619      	mov	r1, r3
 800b258:	480b      	ldr	r0, [pc, #44]	; (800b288 <MX_GPIO_Init+0x218>)
 800b25a:	f7f9 feef 	bl	800503c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD12 PD13
                           PD14 PD15 PD0 PD1
                           PD2 PD3 PD4 PD5
                           PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800b25e:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800b262:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b264:	2303      	movs	r3, #3
 800b266:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b268:	2300      	movs	r3, #0
 800b26a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b26c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b270:	4619      	mov	r1, r3
 800b272:	480a      	ldr	r0, [pc, #40]	; (800b29c <MX_GPIO_Init+0x22c>)
 800b274:	f7f9 fee2 	bl	800503c <HAL_GPIO_Init>

}
 800b278:	bf00      	nop
 800b27a:	3738      	adds	r7, #56	; 0x38
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}
 800b280:	58024400 	.word	0x58024400
 800b284:	58020400 	.word	0x58020400
 800b288:	58021800 	.word	0x58021800
 800b28c:	58021000 	.word	0x58021000
 800b290:	58020800 	.word	0x58020800
 800b294:	58021400 	.word	0x58021400
 800b298:	58020000 	.word	0x58020000
 800b29c:	58020c00 	.word	0x58020c00

0800b2a0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b2a0:	b590      	push	{r4, r7, lr}
 800b2a2:	b083      	sub	sp, #12
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
		PT_Anf =PT_End;
 800b2a8:	4b41      	ldr	r3, [pc, #260]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800b2aa:	cb18      	ldmia	r3, {r3, r4}
 800b2ac:	4a41      	ldr	r2, [pc, #260]	; (800b3b4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800b2ae:	e882 0018 	stmia.w	r2, {r3, r4}
		adc_value =(float)ADCBuf[0];
 800b2b2:	4b41      	ldr	r3, [pc, #260]	; (800b3b8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	ee07 3a90 	vmov	s15, r3
 800b2ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2c2:	ee17 2a90 	vmov	r2, s15
 800b2c6:	4b3d      	ldr	r3, [pc, #244]	; (800b3bc <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800b2c8:	601a      	str	r2, [r3, #0]
		volt_value=3.3f*((float)(adc_value)/65536); // single ended mode
 800b2ca:	4b3c      	ldr	r3, [pc, #240]	; (800b3bc <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	ee07 3a90 	vmov	s15, r3
 800b2d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b2d6:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800b3c0 <HAL_TIM_PeriodElapsedCallback+0x120>
 800b2da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b2de:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800b3c4 <HAL_TIM_PeriodElapsedCallback+0x124>
 800b2e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b2e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b2ea:	4b37      	ldr	r3, [pc, #220]	; (800b3c8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800b2ec:	ed83 7b00 	vstr	d7, [r3]
		PID_Calc(pPID1,PIDInputOption, volt_value,LockInOutput);
 800b2f0:	4b36      	ldr	r3, [pc, #216]	; (800b3cc <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800b2f2:	681a      	ldr	r2, [r3, #0]
 800b2f4:	4b36      	ldr	r3, [pc, #216]	; (800b3d0 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800b2f6:	7819      	ldrb	r1, [r3, #0]
 800b2f8:	4b33      	ldr	r3, [pc, #204]	; (800b3c8 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800b2fa:	ed93 7b00 	vldr	d7, [r3]
 800b2fe:	4b35      	ldr	r3, [pc, #212]	; (800b3d4 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800b300:	ed93 6b00 	vldr	d6, [r3]
 800b304:	eeb0 1b46 	vmov.f64	d1, d6
 800b308:	eeb0 0b47 	vmov.f64	d0, d7
 800b30c:	4610      	mov	r0, r2
 800b30e:	f000 fad9 	bl	800b8c4 <PID_Calc>
		DACoutput1 = (uint16_t)(InstancePID1.outvalue*VOLT2DIG12BIT);
 800b312:	4b31      	ldr	r3, [pc, #196]	; (800b3d8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800b314:	ed93 7b2e 	vldr	d7, [r3, #184]	; 0xb8
 800b318:	ed9f 6b23 	vldr	d6, [pc, #140]	; 800b3a8 <HAL_TIM_PeriodElapsedCallback+0x108>
 800b31c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b320:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800b324:	edc7 7a00 	vstr	s15, [r7]
 800b328:	883b      	ldrh	r3, [r7, #0]
 800b32a:	b29a      	uxth	r2, r3
 800b32c:	4b2b      	ldr	r3, [pc, #172]	; (800b3dc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800b32e:	801a      	strh	r2, [r3, #0]
		DACoutput2 = (uint16_t)(InstancePID1.outvalue*VOLT2DIG12BIT);
 800b330:	4b29      	ldr	r3, [pc, #164]	; (800b3d8 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800b332:	ed93 7b2e 	vldr	d7, [r3, #184]	; 0xb8
 800b336:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 800b3a8 <HAL_TIM_PeriodElapsedCallback+0x108>
 800b33a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b33e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800b342:	edc7 7a00 	vstr	s15, [r7]
 800b346:	883b      	ldrh	r3, [r7, #0]
 800b348:	b29a      	uxth	r2, r3
 800b34a:	4b25      	ldr	r3, [pc, #148]	; (800b3e0 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800b34c:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_0);
 800b34e:	2101      	movs	r1, #1
 800b350:	4824      	ldr	r0, [pc, #144]	; (800b3e4 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800b352:	f7fa f83c 	bl	80053ce <HAL_GPIO_TogglePin>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGNMENT, (uint32_t)DACoutput1);
 800b356:	4b21      	ldr	r3, [pc, #132]	; (800b3dc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800b358:	881b      	ldrh	r3, [r3, #0]
 800b35a:	2200      	movs	r2, #0
 800b35c:	2100      	movs	r1, #0
 800b35e:	4822      	ldr	r0, [pc, #136]	; (800b3e8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800b360:	f7f6 fec8 	bl	80020f4 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGNMENT, (uint32_t)DACoutput1);
 800b364:	4b1d      	ldr	r3, [pc, #116]	; (800b3dc <HAL_TIM_PeriodElapsedCallback+0x13c>)
 800b366:	881b      	ldrh	r3, [r3, #0]
 800b368:	2200      	movs	r2, #0
 800b36a:	2110      	movs	r1, #16
 800b36c:	481e      	ldr	r0, [pc, #120]	; (800b3e8 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800b36e:	f7f6 fec1 	bl	80020f4 <HAL_DAC_SetValue>
		PT_End =DWT->CYCCNT;
 800b372:	4b1e      	ldr	r3, [pc, #120]	; (800b3ec <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	ee07 3a90 	vmov	s15, r3
 800b37a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b37e:	4b0c      	ldr	r3, [pc, #48]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800b380:	ed83 7b00 	vstr	d7, [r3]
		duration = PT_End-PT_Anf;
 800b384:	4b0a      	ldr	r3, [pc, #40]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800b386:	ed93 6b00 	vldr	d6, [r3]
 800b38a:	4b0a      	ldr	r3, [pc, #40]	; (800b3b4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800b38c:	ed93 7b00 	vldr	d7, [r3]
 800b390:	ee36 7b47 	vsub.f64	d7, d6, d7
 800b394:	4b16      	ldr	r3, [pc, #88]	; (800b3f0 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800b396:	ed83 7b00 	vstr	d7, [r3]
        //HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1, GPIO_PIN_RESET);
}
 800b39a:	bf00      	nop
 800b39c:	370c      	adds	r7, #12
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd90      	pop	{r4, r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	f3af 8000 	nop.w
 800b3a8:	9999999a 	.word	0x9999999a
 800b3ac:	40936399 	.word	0x40936399
 800b3b0:	24000048 	.word	0x24000048
 800b3b4:	24000040 	.word	0x24000040
 800b3b8:	24000384 	.word	0x24000384
 800b3bc:	24000034 	.word	0x24000034
 800b3c0:	47800000 	.word	0x47800000
 800b3c4:	40533333 	.word	0x40533333
 800b3c8:	24000038 	.word	0x24000038
 800b3cc:	24000008 	.word	0x24000008
 800b3d0:	24000005 	.word	0x24000005
 800b3d4:	24000058 	.word	0x24000058
 800b3d8:	24000208 	.word	0x24000208
 800b3dc:	24000380 	.word	0x24000380
 800b3e0:	24000398 	.word	0x24000398
 800b3e4:	58021800 	.word	0x58021800
 800b3e8:	24000360 	.word	0x24000360
 800b3ec:	e0001000 	.word	0xe0001000
 800b3f0:	24000050 	.word	0x24000050
 800b3f4:	00000000 	.word	0x00000000

0800b3f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b3f8:	b598      	push	{r3, r4, r7, lr}
 800b3fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b3fc:	f7f5 f8f4 	bl	80005e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b400:	f000 f860 	bl	800b4c4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800b404:	f000 f8e2 	bl	800b5cc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b408:	f7ff fe32 	bl	800b070 <MX_GPIO_Init>
  MX_DMA_Init();
 800b40c:	f7ff fe00 	bl	800b010 <MX_DMA_Init>
  MX_DAC1_Init();
 800b410:	f7ff fd74 	bl	800aefc <MX_DAC1_Init>
  MX_ADC1_Init();
 800b414:	f7ff fbec 	bl	800abf0 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800b418:	f000 fd0e 	bl	800be38 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 800b41c:	f7ff fc60 	bl	800ace0 <MX_ADC3_Init>
  MX_TIM2_Init();
 800b420:	f000 fc36 	bl	800bc90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800b424:	4a1e      	ldr	r2, [pc, #120]	; (800b4a0 <main+0xa8>)
 800b426:	4b1e      	ldr	r3, [pc, #120]	; (800b4a0 <main+0xa8>)
 800b428:	68db      	ldr	r3, [r3, #12]
 800b42a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b42e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= 1;
 800b430:	4a1c      	ldr	r2, [pc, #112]	; (800b4a4 <main+0xac>)
 800b432:	4b1c      	ldr	r3, [pc, #112]	; (800b4a4 <main+0xac>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f043 0301 	orr.w	r3, r3, #1
 800b43a:	6013      	str	r3, [r2, #0]
  Tim2ARR=200e6 / CTRLFREQUENCY-1;
 800b43c:	4b1a      	ldr	r3, [pc, #104]	; (800b4a8 <main+0xb0>)
 800b43e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800b442:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_PRESCALER(&htim2, TIM2PSC);
 800b444:	4b19      	ldr	r3, [pc, #100]	; (800b4ac <main+0xb4>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	2200      	movs	r2, #0
 800b44a:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_TIM_SET_AUTORELOAD(&htim2,  Tim2ARR);
 800b44c:	4b17      	ldr	r3, [pc, #92]	; (800b4ac <main+0xb4>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	4a15      	ldr	r2, [pc, #84]	; (800b4a8 <main+0xb0>)
 800b452:	6812      	ldr	r2, [r2, #0]
 800b454:	62da      	str	r2, [r3, #44]	; 0x2c
 800b456:	4b14      	ldr	r3, [pc, #80]	; (800b4a8 <main+0xb0>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	4a14      	ldr	r2, [pc, #80]	; (800b4ac <main+0xb4>)
 800b45c:	60d3      	str	r3, [r2, #12]
  paramFreq = CTRLFREQUENCY;
 800b45e:	4a14      	ldr	r2, [pc, #80]	; (800b4b0 <main+0xb8>)
 800b460:	a40d      	add	r4, pc, #52	; (adr r4, 800b498 <main+0xa0>)
 800b462:	cc18      	ldmia	r4, {r3, r4}
 800b464:	e882 0018 	stmia.w	r2, {r3, r4}
  PID_vInit(pPID1);
 800b468:	4b12      	ldr	r3, [pc, #72]	; (800b4b4 <main+0xbc>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4618      	mov	r0, r3
 800b46e:	f000 f91f 	bl	800b6b0 <PID_vInit>
  /* USER CODE BEGIN 1 */
	 // HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
  HAL_TIM_Base_Start_IT(&htim2);
 800b472:	480e      	ldr	r0, [pc, #56]	; (800b4ac <main+0xb4>)
 800b474:	f7fd f8be 	bl	80085f4 <HAL_TIM_Base_Start_IT>
  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	      /* Start DAC */
  HAL_ADC_Start_DMA(&hadc1,ADCBuf,2);
 800b478:	2202      	movs	r2, #2
 800b47a:	490f      	ldr	r1, [pc, #60]	; (800b4b8 <main+0xc0>)
 800b47c:	480f      	ldr	r0, [pc, #60]	; (800b4bc <main+0xc4>)
 800b47e:	f7f5 fd11 	bl	8000ea4 <HAL_ADC_Start_DMA>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 800b482:	2110      	movs	r1, #16
 800b484:	480e      	ldr	r0, [pc, #56]	; (800b4c0 <main+0xc8>)
 800b486:	f7f6 fd88 	bl	8001f9a <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800b48a:	2100      	movs	r1, #0
 800b48c:	480c      	ldr	r0, [pc, #48]	; (800b4c0 <main+0xc8>)
 800b48e:	f7f6 fd84 	bl	8001f9a <HAL_DAC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800b492:	e7fe      	b.n	800b492 <main+0x9a>
 800b494:	f3af 8000 	nop.w
 800b498:	00000000 	.word	0x00000000
 800b49c:	40f86a00 	.word	0x40f86a00
 800b4a0:	e000edf0 	.word	0xe000edf0
 800b4a4:	e0001000 	.word	0xe0001000
 800b4a8:	240003a0 	.word	0x240003a0
 800b4ac:	240003a4 	.word	0x240003a4
 800b4b0:	24000390 	.word	0x24000390
 800b4b4:	24000008 	.word	0x24000008
 800b4b8:	24000384 	.word	0x24000384
 800b4bc:	24000140 	.word	0x24000140
 800b4c0:	24000360 	.word	0x24000360

0800b4c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b09c      	sub	sp, #112	; 0x70
 800b4c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b4ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b4ce:	224c      	movs	r2, #76	; 0x4c
 800b4d0:	2100      	movs	r1, #0
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f000 fe1c 	bl	800c110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b4d8:	1d3b      	adds	r3, r7, #4
 800b4da:	2220      	movs	r2, #32
 800b4dc:	2100      	movs	r1, #0
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f000 fe16 	bl	800c110 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800b4e4:	2002      	movs	r0, #2
 800b4e6:	f7f9 ff8d 	bl	8005404 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	603b      	str	r3, [r7, #0]
 800b4ee:	4a34      	ldr	r2, [pc, #208]	; (800b5c0 <SystemClock_Config+0xfc>)
 800b4f0:	4b33      	ldr	r3, [pc, #204]	; (800b5c0 <SystemClock_Config+0xfc>)
 800b4f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4f4:	f023 0301 	bic.w	r3, r3, #1
 800b4f8:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b4fa:	4b31      	ldr	r3, [pc, #196]	; (800b5c0 <SystemClock_Config+0xfc>)
 800b4fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	603b      	str	r3, [r7, #0]
 800b504:	4a2f      	ldr	r2, [pc, #188]	; (800b5c4 <SystemClock_Config+0x100>)
 800b506:	4b2f      	ldr	r3, [pc, #188]	; (800b5c4 <SystemClock_Config+0x100>)
 800b508:	699b      	ldr	r3, [r3, #24]
 800b50a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b50e:	6193      	str	r3, [r2, #24]
 800b510:	4b2c      	ldr	r3, [pc, #176]	; (800b5c4 <SystemClock_Config+0x100>)
 800b512:	699b      	ldr	r3, [r3, #24]
 800b514:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b518:	603b      	str	r3, [r7, #0]
 800b51a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800b51c:	bf00      	nop
 800b51e:	4b29      	ldr	r3, [pc, #164]	; (800b5c4 <SystemClock_Config+0x100>)
 800b520:	699b      	ldr	r3, [r3, #24]
 800b522:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b526:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b52a:	d1f8      	bne.n	800b51e <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800b52c:	4a26      	ldr	r2, [pc, #152]	; (800b5c8 <SystemClock_Config+0x104>)
 800b52e:	4b26      	ldr	r3, [pc, #152]	; (800b5c8 <SystemClock_Config+0x104>)
 800b530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b532:	f023 0303 	bic.w	r3, r3, #3
 800b536:	f043 0302 	orr.w	r3, r3, #2
 800b53a:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800b53c:	2301      	movs	r3, #1
 800b53e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b540:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b544:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b546:	2302      	movs	r3, #2
 800b548:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b54a:	2302      	movs	r3, #2
 800b54c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800b54e:	2301      	movs	r3, #1
 800b550:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800b552:	2364      	movs	r3, #100	; 0x64
 800b554:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800b556:	2302      	movs	r3, #2
 800b558:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800b55a:	2302      	movs	r3, #2
 800b55c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b55e:	2302      	movs	r3, #2
 800b560:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800b562:	230c      	movs	r3, #12
 800b564:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800b566:	2300      	movs	r3, #0
 800b568:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800b56a:	2300      	movs	r3, #0
 800b56c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b56e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b572:	4618      	mov	r0, r3
 800b574:	f7f9 ff80 	bl	8005478 <HAL_RCC_OscConfig>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800b57e:	f000 f877 	bl	800b670 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b582:	233f      	movs	r3, #63	; 0x3f
 800b584:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b586:	2303      	movs	r3, #3
 800b588:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800b58a:	2300      	movs	r3, #0
 800b58c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800b58e:	2308      	movs	r3, #8
 800b590:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800b592:	2340      	movs	r3, #64	; 0x40
 800b594:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800b596:	2340      	movs	r3, #64	; 0x40
 800b598:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800b59a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b59e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800b5a0:	2340      	movs	r3, #64	; 0x40
 800b5a2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b5a4:	1d3b      	adds	r3, r7, #4
 800b5a6:	2102      	movs	r1, #2
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f7fa fb75 	bl	8005c98 <HAL_RCC_ClockConfig>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d001      	beq.n	800b5b8 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800b5b4:	f000 f85c 	bl	800b670 <Error_Handler>
  }
}
 800b5b8:	bf00      	nop
 800b5ba:	3770      	adds	r7, #112	; 0x70
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}
 800b5c0:	58000400 	.word	0x58000400
 800b5c4:	58024800 	.word	0x58024800
 800b5c8:	58024400 	.word	0x58024400

0800b5cc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b0b0      	sub	sp, #192	; 0xc0
 800b5d0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b5d2:	1d3b      	adds	r3, r7, #4
 800b5d4:	22bc      	movs	r2, #188	; 0xbc
 800b5d6:	2100      	movs	r1, #0
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f000 fd99 	bl	800c110 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_TIM;
 800b5de:	4b14      	ldr	r3, [pc, #80]	; (800b630 <PeriphCommonClock_Config+0x64>)
 800b5e0:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL3.PLL3M = 2;
 800b5e2:	2302      	movs	r3, #2
 800b5e4:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 54;
 800b5e6:	2336      	movs	r3, #54	; 0x36
 800b5e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 800b5ea:	2302      	movs	r3, #2
 800b5ec:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800b5ee:	2302      	movs	r3, #2
 800b5f0:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 6;
 800b5f2:	2306      	movs	r3, #6
 800b5f4:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 800b5f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b5fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800b600:	2300      	movs	r3, #0
 800b602:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800b604:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b608:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800b60c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b610:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b614:	1d3b      	adds	r3, r7, #4
 800b616:	4618      	mov	r0, r3
 800b618:	f7fa fec2 	bl	80063a0 <HAL_RCCEx_PeriphCLKConfig>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d001      	beq.n	800b626 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 800b622:	f000 f825 	bl	800b670 <Error_Handler>
  }
}
 800b626:	bf00      	nop
 800b628:	37c0      	adds	r7, #192	; 0xc0
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}
 800b62e:	bf00      	nop
 800b630:	40080000 	.word	0x40080000

0800b634 <HAL_TIM_IRQHandler1>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IRQHandler1(TIM_HandleTypeDef *htim)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b082      	sub	sp, #8
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]

  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	691b      	ldr	r3, [r3, #16]
 800b642:	f003 0301 	and.w	r3, r3, #1
 800b646:	2b01      	cmp	r3, #1
 800b648:	d10e      	bne.n	800b668 <HAL_TIM_IRQHandler1+0x34>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	f003 0301 	and.w	r3, r3, #1
 800b654:	2b01      	cmp	r3, #1
 800b656:	d107      	bne.n	800b668 <HAL_TIM_IRQHandler1+0x34>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f06f 0201 	mvn.w	r2, #1
 800b660:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f7ff fe1c 	bl	800b2a0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
}
 800b668:	bf00      	nop
 800b66a:	3708      	adds	r7, #8
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}

0800b670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b670:	b480      	push	{r7}
 800b672:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b674:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800b676:	e7fe      	b.n	800b676 <Error_Handler+0x6>

0800b678 <PIDInputSWitch>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

float PIDInputSWitch(uint8_t PIDInputOption, float ADCvalue,float LockIn)
{
 800b678:	b480      	push	{r7}
 800b67a:	b087      	sub	sp, #28
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	4603      	mov	r3, r0
 800b680:	ed87 0a02 	vstr	s0, [r7, #8]
 800b684:	edc7 0a01 	vstr	s1, [r7, #4]
 800b688:	73fb      	strb	r3, [r7, #15]
	 float PIDInput;
	 if (PIDInputOption == 0)
 800b68a:	7bfb      	ldrb	r3, [r7, #15]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d102      	bne.n	800b696 <PIDInputSWitch+0x1e>
			 {
	 	 	 	 PIDInput=LockIn;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	617b      	str	r3, [r7, #20]
 800b694:	e001      	b.n	800b69a <PIDInputSWitch+0x22>
			 }
	else
			{
				PIDInput =ADCvalue;
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	617b      	str	r3, [r7, #20]
			}
	 return(PIDInput);
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	ee07 3a90 	vmov	s15, r3
}
 800b6a0:	eeb0 0a67 	vmov.f32	s0, s15
 800b6a4:	371c      	adds	r7, #28
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
	...

0800b6b0 <PID_vInit>:
void PID_vInit(tPID* pPID)
{                                          ///< Zeiger auf Reglerstruktur
 800b6b0:	b490      	push	{r4, r7}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
	pPID->_Ts 				= 		1/CTRLFREQUENCY;
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	a47e      	add	r4, pc, #504	; (adr r4, 800b8b4 <PID_vInit+0x204>)
 800b6bc:	cc18      	ldmia	r4, {r3, r4}
 800b6be:	e882 0018 	stmia.w	r2, {r3, r4}
	pPID-> _Kp				= 		0.2;
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	a47d      	add	r4, pc, #500	; (adr r4, 800b8bc <PID_vInit+0x20c>)
 800b6c6:	cc18      	ldmia	r4, {r3, r4}
 800b6c8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	pPID-> _Ki				= 		0;
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	f04f 0300 	mov.w	r3, #0
 800b6d2:	f04f 0400 	mov.w	r4, #0
 800b6d6:	e9c2 3404 	strd	r3, r4, [r2, #16]
	pPID-> _Kd				= 		0.5;
 800b6da:	687a      	ldr	r2, [r7, #4]
 800b6dc:	f04f 0300 	mov.w	r3, #0
 800b6e0:	4c6f      	ldr	r4, [pc, #444]	; (800b8a0 <PID_vInit+0x1f0>)
 800b6e2:	e9c2 3406 	strd	r3, r4, [r2, #24]
	pPID-> _max				= 		3;
 800b6e6:	687a      	ldr	r2, [r7, #4]
 800b6e8:	f04f 0300 	mov.w	r3, #0
 800b6ec:	4c6d      	ldr	r4, [pc, #436]	; (800b8a4 <PID_vInit+0x1f4>)
 800b6ee:	e9c2 3408 	strd	r3, r4, [r2, #32]
	pPID-> _min				= 		-3;
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	f04f 0300 	mov.w	r3, #0
 800b6f8:	4c6b      	ldr	r4, [pc, #428]	; (800b8a8 <PID_vInit+0x1f8>)
 800b6fa:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pPID-> _Kaw				= 		0.0;
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	f04f 0300 	mov.w	r3, #0
 800b704:	f04f 0400 	mov.w	r4, #0
 800b708:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	pPID-> _EnKc			= 		1;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2201      	movs	r2, #1
 800b710:	639a      	str	r2, [r3, #56]	; 0x38
	pPID-> _fc				= 		10;
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	f04f 0300 	mov.w	r3, #0
 800b718:	4c64      	ldr	r4, [pc, #400]	; (800b8ac <PID_vInit+0x1fc>)
 800b71a:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
    pPID-> _PIDHold			= 		0.0;
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	f04f 0300 	mov.w	r3, #0
 800b724:	f04f 0400 	mov.w	r4, #0
 800b728:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	pPID->error             =        0;
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	f04f 0300 	mov.w	r3, #0
 800b732:	f04f 0400 	mov.w	r4, #0
 800b736:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	pPID->error_1lag        =        0;
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	f04f 0300 	mov.w	r3, #0
 800b740:	f04f 0400 	mov.w	r4, #0
 800b744:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	pPID->error_2lag        =        0;
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	f04f 0300 	mov.w	r3, #0
 800b74e:	f04f 0400 	mov.w	r4, #0
 800b752:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	pPID->error_AnWi        =        0;
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	f04f 0300 	mov.w	r3, #0
 800b75c:	f04f 0400 	mov.w	r4, #0
 800b760:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pPID->preout            =        0;
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	f04f 0300 	mov.w	r3, #0
 800b76a:	f04f 0400 	mov.w	r4, #0
 800b76e:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	pPID->_kt               =        -1;
 800b772:	687a      	ldr	r2, [r7, #4]
 800b774:	f04f 0300 	mov.w	r3, #0
 800b778:	4c4d      	ldr	r4, [pc, #308]	; (800b8b0 <PID_vInit+0x200>)
 800b77a:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	pPID->En                =        1.0;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2201      	movs	r2, #1
 800b782:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	pPID->ref               =       0.0;
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	f04f 0300 	mov.w	r3, #0
 800b78c:	f04f 0400 	mov.w	r4, #0
 800b790:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0
	pPID->a0                =        0.0;
 800b794:	687a      	ldr	r2, [r7, #4]
 800b796:	f04f 0300 	mov.w	r3, #0
 800b79a:	f04f 0400 	mov.w	r4, #0
 800b79e:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	pPID->a1 				= 		0.0;
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	f04f 0300 	mov.w	r3, #0
 800b7a8:	f04f 0400 	mov.w	r4, #0
 800b7ac:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
	pPID->a2      			= 		0.0;
 800b7b0:	687a      	ldr	r2, [r7, #4]
 800b7b2:	f04f 0300 	mov.w	r3, #0
 800b7b6:	f04f 0400 	mov.w	r4, #0
 800b7ba:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	pPID->aw				=		0.0;
 800b7be:	687a      	ldr	r2, [r7, #4]
 800b7c0:	f04f 0300 	mov.w	r3, #0
 800b7c4:	f04f 0400 	mov.w	r4, #0
 800b7c8:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	pPID->omega 			=		0;
 800b7cc:	687a      	ldr	r2, [r7, #4]
 800b7ce:	f04f 0300 	mov.w	r3, #0
 800b7d2:	f04f 0400 	mov.w	r4, #0
 800b7d6:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	pPID->a0 				= 		pPID-> _Kp+pPID-> _Kd/V2MUV/pPID->_Ts+pPID->_Ki*V2MV*pPID->_Ts;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	ed93 6b02 	vldr	d6, [r3, #8]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	ed93 7b06 	vldr	d7, [r3, #24]
 800b7e6:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 800b890 <PID_vInit+0x1e0>
 800b7ea:	ee87 4b05 	vdiv.f64	d4, d7, d5
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	ed93 5b00 	vldr	d5, [r3]
 800b7f4:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800b7f8:	ee36 6b07 	vadd.f64	d6, d6, d7
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	ed93 7b04 	vldr	d7, [r3, #16]
 800b802:	ed9f 5b25 	vldr	d5, [pc, #148]	; 800b898 <PID_vInit+0x1e8>
 800b806:	ee27 5b05 	vmul.f64	d5, d7, d5
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	ed93 7b00 	vldr	d7, [r3]
 800b810:	ee25 7b07 	vmul.f64	d7, d5, d7
 800b814:	ee36 7b07 	vadd.f64	d7, d6, d7
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
	pPID->a1 				= 		-(pPID-> _Kp+pPID-> _Kd/V2MUV/pPID->_Ts*2.0);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	ed93 6b02 	vldr	d6, [r3, #8]
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	ed93 7b06 	vldr	d7, [r3, #24]
 800b82a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 800b890 <PID_vInit+0x1e0>
 800b82e:	ee87 4b05 	vdiv.f64	d4, d7, d5
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	ed93 5b00 	vldr	d5, [r3]
 800b838:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800b83c:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b840:	ee36 7b07 	vadd.f64	d7, d6, d7
 800b844:	eeb1 7b47 	vneg.f64	d7, d7
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
	pPID->a2 				=		pPID->_Kd/V2MUV/pPID->_Ts;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	ed93 7b06 	vldr	d7, [r3, #24]
 800b854:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 800b890 <PID_vInit+0x1e0>
 800b858:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	ed93 6b00 	vldr	d6, [r3]
 800b862:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
	pPID->aw   				=		pPID->_Kaw*pPID->_Ts;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	ed93 6b0c 	vldr	d6, [r3, #48]	; 0x30
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	ed93 7b00 	vldr	d7, [r3]
 800b878:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	ed83 7b2a 	vstr	d7, [r3, #168]	; 0xa8
};
 800b882:	bf00      	nop
 800b884:	3708      	adds	r7, #8
 800b886:	46bd      	mov	sp, r7
 800b888:	bc90      	pop	{r4, r7}
 800b88a:	4770      	bx	lr
 800b88c:	f3af 8000 	nop.w
 800b890:	00000000 	.word	0x00000000
 800b894:	412e8480 	.word	0x412e8480
 800b898:	00000000 	.word	0x00000000
 800b89c:	408f4000 	.word	0x408f4000
 800b8a0:	3fe00000 	.word	0x3fe00000
 800b8a4:	40080000 	.word	0x40080000
 800b8a8:	c0080000 	.word	0xc0080000
 800b8ac:	40240000 	.word	0x40240000
 800b8b0:	bff00000 	.word	0xbff00000
 800b8b4:	88e368f1 	.word	0x88e368f1
 800b8b8:	3ee4f8b5 	.word	0x3ee4f8b5
 800b8bc:	9999999a 	.word	0x9999999a
 800b8c0:	3fc99999 	.word	0x3fc99999

0800b8c4 <PID_Calc>:
void PID_Calc(tPID* pPID,uint8_t PIDInputOption, double ADCvalue,double LockIn)
{
 800b8c4:	b590      	push	{r4, r7, lr}
 800b8c6:	b08d      	sub	sp, #52	; 0x34
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6178      	str	r0, [r7, #20]
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	ed87 0b02 	vstr	d0, [r7, #8]
 800b8d2:	ed87 1b00 	vstr	d1, [r7]
 800b8d6:	74fb      	strb	r3, [r7, #19]
	double 			output;
	double 			outputsat;
	double          pd;
	pd          				= 	PIDInputSWitch(PIDInputOption, ADCvalue, LockIn);
 800b8d8:	ed97 7b02 	vldr	d7, [r7, #8]
 800b8dc:	eef7 6bc7 	vcvt.f32.f64	s13, d7
 800b8e0:	ed97 7b00 	vldr	d7, [r7]
 800b8e4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b8e8:	7cfb      	ldrb	r3, [r7, #19]
 800b8ea:	eef0 0a67 	vmov.f32	s1, s15
 800b8ee:	eeb0 0a66 	vmov.f32	s0, s13
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f7ff fec0 	bl	800b678 <PIDInputSWitch>
 800b8f8:	eef0 7a40 	vmov.f32	s15, s0
 800b8fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b900:	ed87 7b06 	vstr	d7, [r7, #24]
	pPID->error = (pPID->ref - pd)*pPID->_kt;
 800b904:	697b      	ldr	r3, [r7, #20]
 800b906:	ed93 6b2c 	vldr	d6, [r3, #176]	; 0xb0
 800b90a:	ed97 7b06 	vldr	d7, [r7, #24]
 800b90e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b912:	697b      	ldr	r3, [r7, #20]
 800b914:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 800b918:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	ed83 7b18 	vstr	d7, [r3, #96]	; 0x60
	if (pPID->En>=1)
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b928:	2b00      	cmp	r3, #0
 800b92a:	dd3b      	ble.n	800b9a4 <PID_Calc+0xe0>
	{
		output = (pPID->preout+pPID->a0*pPID->error + pPID->a1*pPID->error_1lag + pPID->a2*pPID->error_2lag+pPID->aw*pPID->error_AnWi)/(1+pPID->omega*pPID->_Ts);
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	ed93 5b24 	vldr	d5, [r3, #144]	; 0x90
 800b938:	697b      	ldr	r3, [r7, #20]
 800b93a:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 800b93e:	ee25 7b07 	vmul.f64	d7, d5, d7
 800b942:	ee36 6b07 	vadd.f64	d6, d6, d7
 800b946:	697b      	ldr	r3, [r7, #20]
 800b948:	ed93 5b26 	vldr	d5, [r3, #152]	; 0x98
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 800b952:	ee25 7b07 	vmul.f64	d7, d5, d7
 800b956:	ee36 6b07 	vadd.f64	d6, d6, d7
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	ed93 5b28 	vldr	d5, [r3, #160]	; 0xa0
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 800b966:	ee25 7b07 	vmul.f64	d7, d5, d7
 800b96a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800b96e:	697b      	ldr	r3, [r7, #20]
 800b970:	ed93 5b2a 	vldr	d5, [r3, #168]	; 0xa8
 800b974:	697b      	ldr	r3, [r7, #20]
 800b976:	ed93 7b16 	vldr	d7, [r3, #88]	; 0x58
 800b97a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800b97e:	ee36 5b07 	vadd.f64	d5, d6, d7
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 800b988:	697b      	ldr	r3, [r7, #20]
 800b98a:	ed93 7b00 	vldr	d7, [r3]
 800b98e:	ee26 7b07 	vmul.f64	d7, d6, d7
 800b992:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800b996:	ee37 6b06 	vadd.f64	d6, d7, d6
 800b99a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b99e:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
 800b9a2:	e021      	b.n	800b9e8 <PID_Calc+0x124>
	}
	else
	{
		output = 0;
 800b9a4:	f04f 0300 	mov.w	r3, #0
 800b9a8:	f04f 0400 	mov.w	r4, #0
 800b9ac:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		pPID->error             =        0;
 800b9b0:	697a      	ldr	r2, [r7, #20]
 800b9b2:	f04f 0300 	mov.w	r3, #0
 800b9b6:	f04f 0400 	mov.w	r4, #0
 800b9ba:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		pPID->error_1lag        =        0;
 800b9be:	697a      	ldr	r2, [r7, #20]
 800b9c0:	f04f 0300 	mov.w	r3, #0
 800b9c4:	f04f 0400 	mov.w	r4, #0
 800b9c8:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		pPID->error_2lag        =        0;
 800b9cc:	697a      	ldr	r2, [r7, #20]
 800b9ce:	f04f 0300 	mov.w	r3, #0
 800b9d2:	f04f 0400 	mov.w	r4, #0
 800b9d6:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		pPID->preout            =        0;
 800b9da:	697a      	ldr	r2, [r7, #20]
 800b9dc:	f04f 0300 	mov.w	r3, #0
 800b9e0:	f04f 0400 	mov.w	r4, #0
 800b9e4:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
//		}
//	if( output < pPID->_min*3 )
//			{
//			   output = 3*pPID->_min;
//			}
	pPID->preout = output;
 800b9e8:	697a      	ldr	r2, [r7, #20]
 800b9ea:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800b9ee:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	    // Restrict to max/min
	if( output > pPID->_max )
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	ed93 6b08 	vldr	d6, [r3, #32]
 800b9f8:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800b9fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ba00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba04:	d505      	bpl.n	800ba12 <PID_Calc+0x14e>
	{
	   outputsat = pPID->_max;
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800ba0c:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800ba10:	e013      	b.n	800ba3a <PID_Calc+0x176>
	}
	else if( output < pPID->_min )
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 800ba18:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800ba1c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ba20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba24:	dd05      	ble.n	800ba32 <PID_Calc+0x16e>
	{
	   outputsat = pPID->_min;
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 800ba2c:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800ba30:	e003      	b.n	800ba3a <PID_Calc+0x176>
	}
	else
	{
	   outputsat = output;
 800ba32:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800ba36:	e9c7 3408 	strd	r3, r4, [r7, #32]
	}
	pPID->error_AnWi              =   outputsat-output;
 800ba3a:	ed97 6b08 	vldr	d6, [r7, #32]
 800ba3e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800ba42:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
	    // Save error to previous error
	pPID->error_2lag = pPID->error_1lag;
 800ba4c:	697b      	ldr	r3, [r7, #20]
 800ba4e:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 800ba52:	697a      	ldr	r2, [r7, #20]
 800ba54:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	pPID->error_1lag = pPID->error;
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 800ba5e:	697a      	ldr	r2, [r7, #20]
 800ba60:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
//   tty3 =Kd/pPID->_Ts;
	pPID->outvalue= outputsat;
 800ba64:	697a      	ldr	r2, [r7, #20]
 800ba66:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800ba6a:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
}
 800ba6e:	bf00      	nop
 800ba70:	3734      	adds	r7, #52	; 0x34
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd90      	pop	{r4, r7, pc}
	...

0800ba78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b083      	sub	sp, #12
 800ba7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ba7e:	4a0a      	ldr	r2, [pc, #40]	; (800baa8 <HAL_MspInit+0x30>)
 800ba80:	4b09      	ldr	r3, [pc, #36]	; (800baa8 <HAL_MspInit+0x30>)
 800ba82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ba86:	f043 0302 	orr.w	r3, r3, #2
 800ba8a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800ba8e:	4b06      	ldr	r3, [pc, #24]	; (800baa8 <HAL_MspInit+0x30>)
 800ba90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ba94:	f003 0302 	and.w	r3, r3, #2
 800ba98:	607b      	str	r3, [r7, #4]
 800ba9a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ba9c:	bf00      	nop
 800ba9e:	370c      	adds	r7, #12
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr
 800baa8:	58024400 	.word	0x58024400

0800baac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800baac:	b480      	push	{r7}
 800baae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800bab0:	e7fe      	b.n	800bab0 <NMI_Handler+0x4>

0800bab2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800bab2:	b480      	push	{r7}
 800bab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bab6:	e7fe      	b.n	800bab6 <HardFault_Handler+0x4>

0800bab8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800bab8:	b480      	push	{r7}
 800baba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800babc:	e7fe      	b.n	800babc <MemManage_Handler+0x4>

0800babe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800babe:	b480      	push	{r7}
 800bac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800bac2:	e7fe      	b.n	800bac2 <BusFault_Handler+0x4>

0800bac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800bac4:	b480      	push	{r7}
 800bac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800bac8:	e7fe      	b.n	800bac8 <UsageFault_Handler+0x4>

0800baca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800baca:	b480      	push	{r7}
 800bacc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800bace:	bf00      	nop
 800bad0:	46bd      	mov	sp, r7
 800bad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad6:	4770      	bx	lr

0800bad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800bad8:	b480      	push	{r7}
 800bada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800badc:	bf00      	nop
 800bade:	46bd      	mov	sp, r7
 800bae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae4:	4770      	bx	lr

0800bae6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800bae6:	b480      	push	{r7}
 800bae8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800baea:	bf00      	nop
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800baf8:	f7f4 fde8 	bl	80006cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800bafc:	bf00      	nop
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800bb04:	4802      	ldr	r0, [pc, #8]	; (800bb10 <DMA1_Stream0_IRQHandler+0x10>)
 800bb06:	f7f7 ff87 	bl	8003a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800bb0a:	bf00      	nop
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	240002cc 	.word	0x240002cc

0800bb14 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800bb18:	4802      	ldr	r0, [pc, #8]	; (800bb24 <DMA1_Stream1_IRQHandler+0x10>)
 800bb1a:	f7f7 ff7d 	bl	8003a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800bb1e:	bf00      	nop
 800bb20:	bd80      	pop	{r7, pc}
 800bb22:	bf00      	nop
 800bb24:	240003f0 	.word	0x240003f0

0800bb28 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800bb2c:	4802      	ldr	r0, [pc, #8]	; (800bb38 <DMA1_Stream2_IRQHandler+0x10>)
 800bb2e:	f7f7 ff73 	bl	8003a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800bb32:	bf00      	nop
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	bf00      	nop
 800bb38:	240004f8 	.word	0x240004f8

0800bb3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler1(&htim2);
 800bb40:	4802      	ldr	r0, [pc, #8]	; (800bb4c <TIM2_IRQHandler+0x10>)
 800bb42:	f7ff fd77 	bl	800b634 <HAL_TIM_IRQHandler1>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800bb46:	bf00      	nop
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	240003a4 	.word	0x240003a4

0800bb50 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800bb54:	4802      	ldr	r0, [pc, #8]	; (800bb60 <USART3_IRQHandler+0x10>)
 800bb56:	f7fd fcdd 	bl	8009514 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800bb5a:	bf00      	nop
 800bb5c:	bd80      	pop	{r7, pc}
 800bb5e:	bf00      	nop
 800bb60:	24000468 	.word	0x24000468

0800bb64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 800bb68:	4802      	ldr	r0, [pc, #8]	; (800bb74 <TIM6_DAC_IRQHandler+0x10>)
 800bb6a:	f7f6 fa69 	bl	8002040 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800bb6e:	bf00      	nop
 800bb70:	bd80      	pop	{r7, pc}
 800bb72:	bf00      	nop
 800bb74:	24000360 	.word	0x24000360

0800bb78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800bb7c:	4a39      	ldr	r2, [pc, #228]	; (800bc64 <SystemInit+0xec>)
 800bb7e:	4b39      	ldr	r3, [pc, #228]	; (800bc64 <SystemInit+0xec>)
 800bb80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bb88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800bb8c:	4b36      	ldr	r3, [pc, #216]	; (800bc68 <SystemInit+0xf0>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 030f 	and.w	r3, r3, #15
 800bb94:	2b06      	cmp	r3, #6
 800bb96:	d807      	bhi.n	800bba8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800bb98:	4a33      	ldr	r2, [pc, #204]	; (800bc68 <SystemInit+0xf0>)
 800bb9a:	4b33      	ldr	r3, [pc, #204]	; (800bc68 <SystemInit+0xf0>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f023 030f 	bic.w	r3, r3, #15
 800bba2:	f043 0307 	orr.w	r3, r3, #7
 800bba6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800bba8:	4a30      	ldr	r2, [pc, #192]	; (800bc6c <SystemInit+0xf4>)
 800bbaa:	4b30      	ldr	r3, [pc, #192]	; (800bc6c <SystemInit+0xf4>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f043 0301 	orr.w	r3, r3, #1
 800bbb2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800bbb4:	4b2d      	ldr	r3, [pc, #180]	; (800bc6c <SystemInit+0xf4>)
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800bbba:	492c      	ldr	r1, [pc, #176]	; (800bc6c <SystemInit+0xf4>)
 800bbbc:	4b2b      	ldr	r3, [pc, #172]	; (800bc6c <SystemInit+0xf4>)
 800bbbe:	681a      	ldr	r2, [r3, #0]
 800bbc0:	4b2b      	ldr	r3, [pc, #172]	; (800bc70 <SystemInit+0xf8>)
 800bbc2:	4013      	ands	r3, r2
 800bbc4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800bbc6:	4b28      	ldr	r3, [pc, #160]	; (800bc68 <SystemInit+0xf0>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f003 030f 	and.w	r3, r3, #15
 800bbce:	2b07      	cmp	r3, #7
 800bbd0:	d907      	bls.n	800bbe2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800bbd2:	4a25      	ldr	r2, [pc, #148]	; (800bc68 <SystemInit+0xf0>)
 800bbd4:	4b24      	ldr	r3, [pc, #144]	; (800bc68 <SystemInit+0xf0>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	f023 030f 	bic.w	r3, r3, #15
 800bbdc:	f043 0307 	orr.w	r3, r3, #7
 800bbe0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800bbe2:	4b22      	ldr	r3, [pc, #136]	; (800bc6c <SystemInit+0xf4>)
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800bbe8:	4b20      	ldr	r3, [pc, #128]	; (800bc6c <SystemInit+0xf4>)
 800bbea:	2200      	movs	r2, #0
 800bbec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800bbee:	4b1f      	ldr	r3, [pc, #124]	; (800bc6c <SystemInit+0xf4>)
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800bbf4:	4b1d      	ldr	r3, [pc, #116]	; (800bc6c <SystemInit+0xf4>)
 800bbf6:	4a1f      	ldr	r2, [pc, #124]	; (800bc74 <SystemInit+0xfc>)
 800bbf8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800bbfa:	4b1c      	ldr	r3, [pc, #112]	; (800bc6c <SystemInit+0xf4>)
 800bbfc:	4a1e      	ldr	r2, [pc, #120]	; (800bc78 <SystemInit+0x100>)
 800bbfe:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800bc00:	4b1a      	ldr	r3, [pc, #104]	; (800bc6c <SystemInit+0xf4>)
 800bc02:	4a1e      	ldr	r2, [pc, #120]	; (800bc7c <SystemInit+0x104>)
 800bc04:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800bc06:	4b19      	ldr	r3, [pc, #100]	; (800bc6c <SystemInit+0xf4>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800bc0c:	4b17      	ldr	r3, [pc, #92]	; (800bc6c <SystemInit+0xf4>)
 800bc0e:	4a1b      	ldr	r2, [pc, #108]	; (800bc7c <SystemInit+0x104>)
 800bc10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800bc12:	4b16      	ldr	r3, [pc, #88]	; (800bc6c <SystemInit+0xf4>)
 800bc14:	2200      	movs	r2, #0
 800bc16:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800bc18:	4b14      	ldr	r3, [pc, #80]	; (800bc6c <SystemInit+0xf4>)
 800bc1a:	4a18      	ldr	r2, [pc, #96]	; (800bc7c <SystemInit+0x104>)
 800bc1c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800bc1e:	4b13      	ldr	r3, [pc, #76]	; (800bc6c <SystemInit+0xf4>)
 800bc20:	2200      	movs	r2, #0
 800bc22:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800bc24:	4a11      	ldr	r2, [pc, #68]	; (800bc6c <SystemInit+0xf4>)
 800bc26:	4b11      	ldr	r3, [pc, #68]	; (800bc6c <SystemInit+0xf4>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bc2e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800bc30:	4b0e      	ldr	r3, [pc, #56]	; (800bc6c <SystemInit+0xf4>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800bc36:	4b12      	ldr	r3, [pc, #72]	; (800bc80 <SystemInit+0x108>)
 800bc38:	681a      	ldr	r2, [r3, #0]
 800bc3a:	4b12      	ldr	r3, [pc, #72]	; (800bc84 <SystemInit+0x10c>)
 800bc3c:	4013      	ands	r3, r2
 800bc3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc42:	d202      	bcs.n	800bc4a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800bc44:	4b10      	ldr	r3, [pc, #64]	; (800bc88 <SystemInit+0x110>)
 800bc46:	2201      	movs	r2, #1
 800bc48:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800bc4a:	4b10      	ldr	r3, [pc, #64]	; (800bc8c <SystemInit+0x114>)
 800bc4c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800bc50:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bc52:	4b04      	ldr	r3, [pc, #16]	; (800bc64 <SystemInit+0xec>)
 800bc54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bc58:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800bc5a:	bf00      	nop
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr
 800bc64:	e000ed00 	.word	0xe000ed00
 800bc68:	52002000 	.word	0x52002000
 800bc6c:	58024400 	.word	0x58024400
 800bc70:	eaf6ed7f 	.word	0xeaf6ed7f
 800bc74:	02020200 	.word	0x02020200
 800bc78:	01ff0000 	.word	0x01ff0000
 800bc7c:	01010280 	.word	0x01010280
 800bc80:	5c001000 	.word	0x5c001000
 800bc84:	ffff0000 	.word	0xffff0000
 800bc88:	51008108 	.word	0x51008108
 800bc8c:	52004000 	.word	0x52004000

0800bc90 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b08e      	sub	sp, #56	; 0x38
 800bc94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bc96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	601a      	str	r2, [r3, #0]
 800bc9e:	605a      	str	r2, [r3, #4]
 800bca0:	609a      	str	r2, [r3, #8]
 800bca2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bca4:	f107 031c 	add.w	r3, r7, #28
 800bca8:	2200      	movs	r2, #0
 800bcaa:	601a      	str	r2, [r3, #0]
 800bcac:	605a      	str	r2, [r3, #4]
 800bcae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800bcb0:	463b      	mov	r3, r7
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	601a      	str	r2, [r3, #0]
 800bcb6:	605a      	str	r2, [r3, #4]
 800bcb8:	609a      	str	r2, [r3, #8]
 800bcba:	60da      	str	r2, [r3, #12]
 800bcbc:	611a      	str	r2, [r3, #16]
 800bcbe:	615a      	str	r2, [r3, #20]
 800bcc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800bcc2:	4b2d      	ldr	r3, [pc, #180]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bcc4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800bcc8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800bcca:	4b2b      	ldr	r3, [pc, #172]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bccc:	2200      	movs	r2, #0
 800bcce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bcd0:	4b29      	ldr	r3, [pc, #164]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800bcd6:	4b28      	ldr	r3, [pc, #160]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bcd8:	f04f 32ff 	mov.w	r2, #4294967295
 800bcdc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bcde:	4b26      	ldr	r3, [pc, #152]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bce0:	2200      	movs	r2, #0
 800bce2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bce4:	4b24      	ldr	r3, [pc, #144]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bce6:	2200      	movs	r2, #0
 800bce8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800bcea:	4823      	ldr	r0, [pc, #140]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bcec:	f7fc fc2a 	bl	8008544 <HAL_TIM_Base_Init>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d001      	beq.n	800bcfa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800bcf6:	f7ff fcbb 	bl	800b670 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bcfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bcfe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800bd00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bd04:	4619      	mov	r1, r3
 800bd06:	481c      	ldr	r0, [pc, #112]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bd08:	f7fc fe56 	bl	80089b8 <HAL_TIM_ConfigClockSource>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d001      	beq.n	800bd16 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800bd12:	f7ff fcad 	bl	800b670 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800bd16:	4818      	ldr	r0, [pc, #96]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bd18:	f7fc fcdc 	bl	80086d4 <HAL_TIM_PWM_Init>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d001      	beq.n	800bd26 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800bd22:	f7ff fca5 	bl	800b670 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800bd26:	2320      	movs	r3, #32
 800bd28:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800bd2e:	f107 031c 	add.w	r3, r7, #28
 800bd32:	4619      	mov	r1, r3
 800bd34:	4810      	ldr	r0, [pc, #64]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bd36:	f7fd fb15 	bl	8009364 <HAL_TIMEx_MasterConfigSynchronization>
 800bd3a:	4603      	mov	r3, r0
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d001      	beq.n	800bd44 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800bd40:	f7ff fc96 	bl	800b670 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800bd44:	2360      	movs	r3, #96	; 0x60
 800bd46:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2;
 800bd48:	2302      	movs	r3, #2
 800bd4a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800bd50:	2300      	movs	r3, #0
 800bd52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800bd54:	463b      	mov	r3, r7
 800bd56:	2200      	movs	r2, #0
 800bd58:	4619      	mov	r1, r3
 800bd5a:	4807      	ldr	r0, [pc, #28]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bd5c:	f7fc fd1c 	bl	8008798 <HAL_TIM_PWM_ConfigChannel>
 800bd60:	4603      	mov	r3, r0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d001      	beq.n	800bd6a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800bd66:	f7ff fc83 	bl	800b670 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800bd6a:	4803      	ldr	r0, [pc, #12]	; (800bd78 <MX_TIM2_Init+0xe8>)
 800bd6c:	f000 f82c 	bl	800bdc8 <HAL_TIM_MspPostInit>

}
 800bd70:	bf00      	nop
 800bd72:	3738      	adds	r7, #56	; 0x38
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd80      	pop	{r7, pc}
 800bd78:	240003a4 	.word	0x240003a4

0800bd7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd8c:	d116      	bne.n	800bdbc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800bd8e:	4a0d      	ldr	r2, [pc, #52]	; (800bdc4 <HAL_TIM_Base_MspInit+0x48>)
 800bd90:	4b0c      	ldr	r3, [pc, #48]	; (800bdc4 <HAL_TIM_Base_MspInit+0x48>)
 800bd92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bd96:	f043 0301 	orr.w	r3, r3, #1
 800bd9a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800bd9e:	4b09      	ldr	r3, [pc, #36]	; (800bdc4 <HAL_TIM_Base_MspInit+0x48>)
 800bda0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bda4:	f003 0301 	and.w	r3, r3, #1
 800bda8:	60fb      	str	r3, [r7, #12]
 800bdaa:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 800bdac:	2200      	movs	r2, #0
 800bdae:	2101      	movs	r1, #1
 800bdb0:	201c      	movs	r0, #28
 800bdb2:	f7f6 f89c 	bl	8001eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800bdb6:	201c      	movs	r0, #28
 800bdb8:	f7f6 f8b3 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800bdbc:	bf00      	nop
 800bdbe:	3710      	adds	r7, #16
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}
 800bdc4:	58024400 	.word	0x58024400

0800bdc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b088      	sub	sp, #32
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bdd0:	f107 030c 	add.w	r3, r7, #12
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	601a      	str	r2, [r3, #0]
 800bdd8:	605a      	str	r2, [r3, #4]
 800bdda:	609a      	str	r2, [r3, #8]
 800bddc:	60da      	str	r2, [r3, #12]
 800bdde:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bde8:	d11e      	bne.n	800be28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bdea:	4a11      	ldr	r2, [pc, #68]	; (800be30 <HAL_TIM_MspPostInit+0x68>)
 800bdec:	4b10      	ldr	r3, [pc, #64]	; (800be30 <HAL_TIM_MspPostInit+0x68>)
 800bdee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bdf2:	f043 0301 	orr.w	r3, r3, #1
 800bdf6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bdfa:	4b0d      	ldr	r3, [pc, #52]	; (800be30 <HAL_TIM_MspPostInit+0x68>)
 800bdfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800be00:	f003 0301 	and.w	r3, r3, #1
 800be04:	60bb      	str	r3, [r7, #8]
 800be06:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800be08:	2301      	movs	r3, #1
 800be0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800be0c:	2302      	movs	r3, #2
 800be0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800be10:	2300      	movs	r3, #0
 800be12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800be14:	2300      	movs	r3, #0
 800be16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800be18:	2301      	movs	r3, #1
 800be1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be1c:	f107 030c 	add.w	r3, r7, #12
 800be20:	4619      	mov	r1, r3
 800be22:	4804      	ldr	r0, [pc, #16]	; (800be34 <HAL_TIM_MspPostInit+0x6c>)
 800be24:	f7f9 f90a 	bl	800503c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800be28:	bf00      	nop
 800be2a:	3720      	adds	r7, #32
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	58024400 	.word	0x58024400
 800be34:	58020000 	.word	0x58020000

0800be38 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800be3c:	4b22      	ldr	r3, [pc, #136]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be3e:	4a23      	ldr	r2, [pc, #140]	; (800becc <MX_USART3_UART_Init+0x94>)
 800be40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800be42:	4b21      	ldr	r3, [pc, #132]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be44:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800be48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800be4a:	4b1f      	ldr	r3, [pc, #124]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be4c:	2200      	movs	r2, #0
 800be4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800be50:	4b1d      	ldr	r3, [pc, #116]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be52:	2200      	movs	r2, #0
 800be54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800be56:	4b1c      	ldr	r3, [pc, #112]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be58:	2200      	movs	r2, #0
 800be5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800be5c:	4b1a      	ldr	r3, [pc, #104]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be5e:	220c      	movs	r2, #12
 800be60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800be62:	4b19      	ldr	r3, [pc, #100]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be64:	2200      	movs	r2, #0
 800be66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800be68:	4b17      	ldr	r3, [pc, #92]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be6a:	2200      	movs	r2, #0
 800be6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800be6e:	4b16      	ldr	r3, [pc, #88]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be70:	2200      	movs	r2, #0
 800be72:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800be74:	4b14      	ldr	r3, [pc, #80]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be76:	2200      	movs	r2, #0
 800be78:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800be7a:	4b13      	ldr	r3, [pc, #76]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be7c:	2200      	movs	r2, #0
 800be7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800be80:	4811      	ldr	r0, [pc, #68]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be82:	f7fd faf7 	bl	8009474 <HAL_UART_Init>
 800be86:	4603      	mov	r3, r0
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d001      	beq.n	800be90 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800be8c:	f7ff fbf0 	bl	800b670 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800be90:	2100      	movs	r1, #0
 800be92:	480d      	ldr	r0, [pc, #52]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800be94:	f7fe fde1 	bl	800aa5a <HAL_UARTEx_SetTxFifoThreshold>
 800be98:	4603      	mov	r3, r0
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d001      	beq.n	800bea2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800be9e:	f7ff fbe7 	bl	800b670 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800bea2:	2100      	movs	r1, #0
 800bea4:	4808      	ldr	r0, [pc, #32]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800bea6:	f7fe fe16 	bl	800aad6 <HAL_UARTEx_SetRxFifoThreshold>
 800beaa:	4603      	mov	r3, r0
 800beac:	2b00      	cmp	r3, #0
 800beae:	d001      	beq.n	800beb4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800beb0:	f7ff fbde 	bl	800b670 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800beb4:	4804      	ldr	r0, [pc, #16]	; (800bec8 <MX_USART3_UART_Init+0x90>)
 800beb6:	f7fe fd97 	bl	800a9e8 <HAL_UARTEx_DisableFifoMode>
 800beba:	4603      	mov	r3, r0
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d001      	beq.n	800bec4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800bec0:	f7ff fbd6 	bl	800b670 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800bec4:	bf00      	nop
 800bec6:	bd80      	pop	{r7, pc}
 800bec8:	24000468 	.word	0x24000468
 800becc:	40004800 	.word	0x40004800

0800bed0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b0b8      	sub	sp, #224	; 0xe0
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bed8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800bedc:	2200      	movs	r2, #0
 800bede:	601a      	str	r2, [r3, #0]
 800bee0:	605a      	str	r2, [r3, #4]
 800bee2:	609a      	str	r2, [r3, #8]
 800bee4:	60da      	str	r2, [r3, #12]
 800bee6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bee8:	f107 0310 	add.w	r3, r7, #16
 800beec:	22bc      	movs	r2, #188	; 0xbc
 800beee:	2100      	movs	r1, #0
 800bef0:	4618      	mov	r0, r3
 800bef2:	f000 f90d 	bl	800c110 <memset>
  if(uartHandle->Instance==USART3)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	4a57      	ldr	r2, [pc, #348]	; (800c058 <HAL_UART_MspInit+0x188>)
 800befc:	4293      	cmp	r3, r2
 800befe:	f040 80a6 	bne.w	800c04e <HAL_UART_MspInit+0x17e>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800bf02:	2302      	movs	r3, #2
 800bf04:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800bf06:	2300      	movs	r3, #0
 800bf08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800bf0c:	f107 0310 	add.w	r3, r7, #16
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7fa fa45 	bl	80063a0 <HAL_RCCEx_PeriphCLKConfig>
 800bf16:	4603      	mov	r3, r0
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d001      	beq.n	800bf20 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 800bf1c:	f7ff fba8 	bl	800b670 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800bf20:	4a4e      	ldr	r2, [pc, #312]	; (800c05c <HAL_UART_MspInit+0x18c>)
 800bf22:	4b4e      	ldr	r3, [pc, #312]	; (800c05c <HAL_UART_MspInit+0x18c>)
 800bf24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bf28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bf2c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800bf30:	4b4a      	ldr	r3, [pc, #296]	; (800c05c <HAL_UART_MspInit+0x18c>)
 800bf32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800bf36:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bf3a:	60fb      	str	r3, [r7, #12]
 800bf3c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800bf3e:	4a47      	ldr	r2, [pc, #284]	; (800c05c <HAL_UART_MspInit+0x18c>)
 800bf40:	4b46      	ldr	r3, [pc, #280]	; (800c05c <HAL_UART_MspInit+0x18c>)
 800bf42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bf46:	f043 0308 	orr.w	r3, r3, #8
 800bf4a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800bf4e:	4b43      	ldr	r3, [pc, #268]	; (800c05c <HAL_UART_MspInit+0x18c>)
 800bf50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800bf54:	f003 0308 	and.w	r3, r3, #8
 800bf58:	60bb      	str	r3, [r7, #8]
 800bf5a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800bf5c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800bf60:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf64:	2302      	movs	r3, #2
 800bf66:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf70:	2300      	movs	r3, #0
 800bf72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800bf76:	2307      	movs	r3, #7
 800bf78:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800bf7c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800bf80:	4619      	mov	r1, r3
 800bf82:	4837      	ldr	r0, [pc, #220]	; (800c060 <HAL_UART_MspInit+0x190>)
 800bf84:	f7f9 f85a 	bl	800503c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800bf88:	4b36      	ldr	r3, [pc, #216]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bf8a:	4a37      	ldr	r2, [pc, #220]	; (800c068 <HAL_UART_MspInit+0x198>)
 800bf8c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800bf8e:	4b35      	ldr	r3, [pc, #212]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bf90:	222d      	movs	r2, #45	; 0x2d
 800bf92:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800bf94:	4b33      	ldr	r3, [pc, #204]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bf96:	2200      	movs	r2, #0
 800bf98:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800bf9a:	4b32      	ldr	r3, [pc, #200]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800bfa0:	4b30      	ldr	r3, [pc, #192]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bfa6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800bfa8:	4b2e      	ldr	r3, [pc, #184]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfaa:	2200      	movs	r2, #0
 800bfac:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800bfae:	4b2d      	ldr	r3, [pc, #180]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800bfb4:	4b2b      	ldr	r3, [pc, #172]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bfba:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800bfbc:	4b29      	ldr	r3, [pc, #164]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800bfc2:	4b28      	ldr	r3, [pc, #160]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfc4:	2200      	movs	r2, #0
 800bfc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800bfc8:	4826      	ldr	r0, [pc, #152]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfca:	f7f6 f9fd 	bl	80023c8 <HAL_DMA_Init>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d001      	beq.n	800bfd8 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 800bfd4:	f7ff fb4c 	bl	800b670 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4a22      	ldr	r2, [pc, #136]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfdc:	67da      	str	r2, [r3, #124]	; 0x7c
 800bfde:	4a21      	ldr	r2, [pc, #132]	; (800c064 <HAL_UART_MspInit+0x194>)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream2;
 800bfe4:	4b21      	ldr	r3, [pc, #132]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800bfe6:	4a22      	ldr	r2, [pc, #136]	; (800c070 <HAL_UART_MspInit+0x1a0>)
 800bfe8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800bfea:	4b20      	ldr	r3, [pc, #128]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800bfec:	222e      	movs	r2, #46	; 0x2e
 800bfee:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800bff0:	4b1e      	ldr	r3, [pc, #120]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800bff2:	2240      	movs	r2, #64	; 0x40
 800bff4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800bff6:	4b1d      	ldr	r3, [pc, #116]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800bff8:	2200      	movs	r2, #0
 800bffa:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800bffc:	4b1b      	ldr	r3, [pc, #108]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800bffe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c002:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c004:	4b19      	ldr	r3, [pc, #100]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c006:	2200      	movs	r2, #0
 800c008:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c00a:	4b18      	ldr	r3, [pc, #96]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c00c:	2200      	movs	r2, #0
 800c00e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800c010:	4b16      	ldr	r3, [pc, #88]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c012:	2200      	movs	r2, #0
 800c014:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c016:	4b15      	ldr	r3, [pc, #84]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c018:	2200      	movs	r2, #0
 800c01a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c01c:	4b13      	ldr	r3, [pc, #76]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c01e:	2200      	movs	r2, #0
 800c020:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800c022:	4812      	ldr	r0, [pc, #72]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c024:	f7f6 f9d0 	bl	80023c8 <HAL_DMA_Init>
 800c028:	4603      	mov	r3, r0
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d001      	beq.n	800c032 <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 800c02e:	f7ff fb1f 	bl	800b670 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	4a0d      	ldr	r2, [pc, #52]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c036:	679a      	str	r2, [r3, #120]	; 0x78
 800c038:	4a0c      	ldr	r2, [pc, #48]	; (800c06c <HAL_UART_MspInit+0x19c>)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800c03e:	2200      	movs	r2, #0
 800c040:	2100      	movs	r1, #0
 800c042:	2027      	movs	r0, #39	; 0x27
 800c044:	f7f5 ff53 	bl	8001eee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800c048:	2027      	movs	r0, #39	; 0x27
 800c04a:	f7f5 ff6a 	bl	8001f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800c04e:	bf00      	nop
 800c050:	37e0      	adds	r7, #224	; 0xe0
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	bf00      	nop
 800c058:	40004800 	.word	0x40004800
 800c05c:	58024400 	.word	0x58024400
 800c060:	58020c00 	.word	0x58020c00
 800c064:	240003f0 	.word	0x240003f0
 800c068:	40020028 	.word	0x40020028
 800c06c:	240004f8 	.word	0x240004f8
 800c070:	40020040 	.word	0x40020040

0800c074 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800c074:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c0ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800c078:	f7ff fd7e 	bl	800bb78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c07c:	480c      	ldr	r0, [pc, #48]	; (800c0b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800c07e:	490d      	ldr	r1, [pc, #52]	; (800c0b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800c080:	4a0d      	ldr	r2, [pc, #52]	; (800c0b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800c082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c084:	e002      	b.n	800c08c <LoopCopyDataInit>

0800c086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c08a:	3304      	adds	r3, #4

0800c08c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c08c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c08e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c090:	d3f9      	bcc.n	800c086 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c092:	4a0a      	ldr	r2, [pc, #40]	; (800c0bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800c094:	4c0a      	ldr	r4, [pc, #40]	; (800c0c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 800c096:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c098:	e001      	b.n	800c09e <LoopFillZerobss>

0800c09a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c09a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c09c:	3204      	adds	r2, #4

0800c09e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c09e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c0a0:	d3fb      	bcc.n	800c09a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800c0a2:	f000 f811 	bl	800c0c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c0a6:	f7ff f9a7 	bl	800b3f8 <main>
  bx  lr
 800c0aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800c0ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800c0b0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800c0b4:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 800c0b8:	0800c188 	.word	0x0800c188
  ldr r2, =_sbss
 800c0bc:	24000018 	.word	0x24000018
  ldr r4, =_ebss
 800c0c0:	24000570 	.word	0x24000570

0800c0c4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c0c4:	e7fe      	b.n	800c0c4 <ADC3_IRQHandler>
	...

0800c0c8 <__libc_init_array>:
 800c0c8:	b570      	push	{r4, r5, r6, lr}
 800c0ca:	4e0d      	ldr	r6, [pc, #52]	; (800c100 <__libc_init_array+0x38>)
 800c0cc:	4c0d      	ldr	r4, [pc, #52]	; (800c104 <__libc_init_array+0x3c>)
 800c0ce:	1ba4      	subs	r4, r4, r6
 800c0d0:	10a4      	asrs	r4, r4, #2
 800c0d2:	2500      	movs	r5, #0
 800c0d4:	42a5      	cmp	r5, r4
 800c0d6:	d109      	bne.n	800c0ec <__libc_init_array+0x24>
 800c0d8:	4e0b      	ldr	r6, [pc, #44]	; (800c108 <__libc_init_array+0x40>)
 800c0da:	4c0c      	ldr	r4, [pc, #48]	; (800c10c <__libc_init_array+0x44>)
 800c0dc:	f000 f820 	bl	800c120 <_init>
 800c0e0:	1ba4      	subs	r4, r4, r6
 800c0e2:	10a4      	asrs	r4, r4, #2
 800c0e4:	2500      	movs	r5, #0
 800c0e6:	42a5      	cmp	r5, r4
 800c0e8:	d105      	bne.n	800c0f6 <__libc_init_array+0x2e>
 800c0ea:	bd70      	pop	{r4, r5, r6, pc}
 800c0ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c0f0:	4798      	blx	r3
 800c0f2:	3501      	adds	r5, #1
 800c0f4:	e7ee      	b.n	800c0d4 <__libc_init_array+0xc>
 800c0f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c0fa:	4798      	blx	r3
 800c0fc:	3501      	adds	r5, #1
 800c0fe:	e7f2      	b.n	800c0e6 <__libc_init_array+0x1e>
 800c100:	0800c180 	.word	0x0800c180
 800c104:	0800c180 	.word	0x0800c180
 800c108:	0800c180 	.word	0x0800c180
 800c10c:	0800c184 	.word	0x0800c184

0800c110 <memset>:
 800c110:	4402      	add	r2, r0
 800c112:	4603      	mov	r3, r0
 800c114:	4293      	cmp	r3, r2
 800c116:	d100      	bne.n	800c11a <memset+0xa>
 800c118:	4770      	bx	lr
 800c11a:	f803 1b01 	strb.w	r1, [r3], #1
 800c11e:	e7f9      	b.n	800c114 <memset+0x4>

0800c120 <_init>:
 800c120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c122:	bf00      	nop
 800c124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c126:	bc08      	pop	{r3}
 800c128:	469e      	mov	lr, r3
 800c12a:	4770      	bx	lr

0800c12c <_fini>:
 800c12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12e:	bf00      	nop
 800c130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c132:	bc08      	pop	{r3}
 800c134:	469e      	mov	lr, r3
 800c136:	4770      	bx	lr
