Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 18 17:54:33 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopArchitecture_timing_summary_routed.rpt -pb TopArchitecture_timing_summary_routed.pb -rpx TopArchitecture_timing_summary_routed.rpx -warn_on_violation
| Design       : TopArchitecture
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.052        0.000                      0                  109        0.120        0.000                      0                  109        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               1.052        0.000                      0                  109        0.120        0.000                      0                  109        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 2.402ns (26.825%)  route 6.552ns (73.175%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.786     5.066    RegC/CLK
    SLICE_X105Y59        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.419     5.485 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.885     6.369    RegA/Q[0]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.299     6.668 r  RegA/output[4]_i_2__0/O
                         net (fo=4, routed)           0.457     7.125    RegC/carry_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  RegC/output[13]_i_6/O
                         net (fo=1, routed)           0.403     7.652    RegA/and2_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I1_O)        0.124     7.776 r  RegA/output[13]_i_4/O
                         net (fo=2, routed)           0.528     8.304    RegC/carry_8
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  RegC/output[18]_i_6/O
                         net (fo=1, routed)           0.162     8.590    RegA/and2_2
    SLICE_X104Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.714 r  RegA/output[18]_i_4/O
                         net (fo=2, routed)           0.506     9.219    RegC/carry_13
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  RegC/output[23]_i_6/O
                         net (fo=1, routed)           0.574     9.917    RegA/and2_1
    SLICE_X105Y64        LUT6 (Prop_lut6_I1_O)        0.124    10.041 r  RegA/output[23]_i_4/O
                         net (fo=2, routed)           0.550    10.591    RegC/carry_18
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.715 r  RegC/output[28]_i_6/O
                         net (fo=1, routed)           0.302    11.017    RegA/and2_0
    SLICE_X108Y65        LUT6 (Prop_lut6_I1_O)        0.124    11.141 r  RegA/output[28]_i_4/O
                         net (fo=2, routed)           0.478    11.619    RegA/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.743 r  RegA/output[28]_i_3/O
                         net (fo=1, routed)           0.569    12.312    RegA/RCAunsignedAC/carry_25
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.436 r  RegA/output[28]_i_2/O
                         net (fo=2, routed)           0.570    13.006    RegA/RCAunsignedAC/carry_27
    SLICE_X111Y66        LUT5 (Prop_lut5_I0_O)        0.118    13.124 r  RegA/output[31]_i_2/O
                         net (fo=3, routed)           0.570    13.694    RegA/RCAunsignedAC/carry_29
    SLICE_X111Y65        LUT3 (Prop_lut3_I0_O)        0.326    14.020 r  RegA/output[29]_i_1/O
                         net (fo=1, routed)           0.000    14.020    RegacRCA/D[29]
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    14.619    RegacRCA/CLK
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[29]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X111Y65        FDRE (Setup_fdre_C_D)        0.031    15.072    RegacRCA/output_reg[29]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 2.397ns (26.784%)  route 6.552ns (73.216%))
  Logic Levels:           13  (LUT5=4 LUT6=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.786     5.066    RegC/CLK
    SLICE_X105Y59        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.419     5.485 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.885     6.369    RegA/Q[0]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.299     6.668 r  RegA/output[4]_i_2__0/O
                         net (fo=4, routed)           0.457     7.125    RegC/carry_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  RegC/output[13]_i_6/O
                         net (fo=1, routed)           0.403     7.652    RegA/and2_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I1_O)        0.124     7.776 r  RegA/output[13]_i_4/O
                         net (fo=2, routed)           0.528     8.304    RegC/carry_8
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  RegC/output[18]_i_6/O
                         net (fo=1, routed)           0.162     8.590    RegA/and2_2
    SLICE_X104Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.714 r  RegA/output[18]_i_4/O
                         net (fo=2, routed)           0.506     9.219    RegC/carry_13
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  RegC/output[23]_i_6/O
                         net (fo=1, routed)           0.574     9.917    RegA/and2_1
    SLICE_X105Y64        LUT6 (Prop_lut6_I1_O)        0.124    10.041 r  RegA/output[23]_i_4/O
                         net (fo=2, routed)           0.550    10.591    RegC/carry_18
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.715 r  RegC/output[28]_i_6/O
                         net (fo=1, routed)           0.302    11.017    RegA/and2_0
    SLICE_X108Y65        LUT6 (Prop_lut6_I1_O)        0.124    11.141 r  RegA/output[28]_i_4/O
                         net (fo=2, routed)           0.478    11.619    RegA/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.743 r  RegA/output[28]_i_3/O
                         net (fo=1, routed)           0.569    12.312    RegA/RCAunsignedAC/carry_25
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.436 r  RegA/output[28]_i_2/O
                         net (fo=2, routed)           0.570    13.006    RegA/RCAunsignedAC/carry_27
    SLICE_X111Y66        LUT5 (Prop_lut5_I0_O)        0.118    13.124 r  RegA/output[31]_i_2/O
                         net (fo=3, routed)           0.570    13.694    RegA/RCAunsignedAC/carry_29
    SLICE_X111Y65        LUT5 (Prop_lut5_I2_O)        0.321    14.015 r  RegA/output[30]_i_1/O
                         net (fo=1, routed)           0.000    14.015    RegacRCA/D[30]
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    14.619    RegacRCA/CLK
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[30]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X111Y65        FDRE (Setup_fdre_C_D)        0.075    15.116    RegacRCA/output_reg[30]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 2.402ns (27.177%)  route 6.436ns (72.823%))
  Logic Levels:           13  (LUT5=3 LUT6=10)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.786     5.066    RegC/CLK
    SLICE_X105Y59        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.419     5.485 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.885     6.369    RegA/Q[0]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.299     6.668 r  RegA/output[4]_i_2__0/O
                         net (fo=4, routed)           0.457     7.125    RegC/carry_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  RegC/output[13]_i_6/O
                         net (fo=1, routed)           0.403     7.652    RegA/and2_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I1_O)        0.124     7.776 r  RegA/output[13]_i_4/O
                         net (fo=2, routed)           0.528     8.304    RegC/carry_8
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  RegC/output[18]_i_6/O
                         net (fo=1, routed)           0.162     8.590    RegA/and2_2
    SLICE_X104Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.714 r  RegA/output[18]_i_4/O
                         net (fo=2, routed)           0.506     9.219    RegC/carry_13
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  RegC/output[23]_i_6/O
                         net (fo=1, routed)           0.574     9.917    RegA/and2_1
    SLICE_X105Y64        LUT6 (Prop_lut6_I1_O)        0.124    10.041 r  RegA/output[23]_i_4/O
                         net (fo=2, routed)           0.550    10.591    RegC/carry_18
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.715 r  RegC/output[28]_i_6/O
                         net (fo=1, routed)           0.302    11.017    RegA/and2_0
    SLICE_X108Y65        LUT6 (Prop_lut6_I1_O)        0.124    11.141 r  RegA/output[28]_i_4/O
                         net (fo=2, routed)           0.478    11.619    RegA/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.743 r  RegA/output[28]_i_3/O
                         net (fo=1, routed)           0.569    12.312    RegA/RCAunsignedAC/carry_25
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.436 r  RegA/output[28]_i_2/O
                         net (fo=2, routed)           0.570    13.006    RegA/RCAunsignedAC/carry_27
    SLICE_X111Y66        LUT5 (Prop_lut5_I0_O)        0.118    13.124 r  RegA/output[31]_i_2/O
                         net (fo=3, routed)           0.454    13.578    RegA/RCAunsignedAC/carry_29
    SLICE_X111Y65        LUT6 (Prop_lut6_I4_O)        0.326    13.904 r  RegA/output[31]_i_1/O
                         net (fo=1, routed)           0.000    13.904    RegacRCA/D[31]
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    14.619    RegacRCA/CLK
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[31]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X111Y65        FDRE (Setup_fdre_C_D)        0.031    15.072    RegacRCA/output_reg[31]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 RegD/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegbdRCA/output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 2.480ns (28.524%)  route 6.214ns (71.476%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.865     5.145    RegD/CLK
    SLICE_X106Y58        FDRE                                         r  RegD/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDRE (Prop_fdre_C_Q)         0.419     5.564 r  RegD/output_reg[1]/Q
                         net (fo=3, routed)           0.690     6.253    RegB/Q[1]
    SLICE_X106Y58        LUT6 (Prop_lut6_I2_O)        0.297     6.550 r  RegB/output[4]_i_2__1/O
                         net (fo=4, routed)           0.587     7.137    RegD/carry_3
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  RegD/output[13]_i_6__0/O
                         net (fo=1, routed)           0.558     7.819    RegB/and2_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.124     7.943 r  RegB/output[13]_i_4__0/O
                         net (fo=2, routed)           0.491     8.434    RegD/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.558 r  RegD/output[18]_i_6__0/O
                         net (fo=1, routed)           0.433     8.991    RegB/and2_2
    SLICE_X109Y64        LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  RegB/output[18]_i_4__0/O
                         net (fo=2, routed)           0.305     9.420    RegD/carry_13
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124     9.544 r  RegD/output[23]_i_6__0/O
                         net (fo=1, routed)           0.486    10.030    RegB/and2_1
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.124    10.154 r  RegB/output[23]_i_4__0/O
                         net (fo=2, routed)           0.488    10.642    RegB/carry_18
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.124    10.766 r  RegB/output[23]_i_3__0/O
                         net (fo=1, routed)           0.403    11.169    RegB/RCAunsignedBD/carry_20
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.124    11.293 r  RegB/output[23]_i_2__0/O
                         net (fo=2, routed)           0.605    11.897    RegB/RCAunsignedBD/carry_22
    SLICE_X110Y71        LUT5 (Prop_lut5_I0_O)        0.117    12.014 r  RegB/output[25]_i_2__0/O
                         net (fo=3, routed)           0.601    12.615    RegB/RCAunsignedBD/carry_24
    SLICE_X110Y69        LUT5 (Prop_lut5_I0_O)        0.328    12.943 r  RegB/output[27]_i_2__0/O
                         net (fo=2, routed)           0.569    13.512    RegB/RCAunsignedBD/carry_26
    SLICE_X112Y69        LUT3 (Prop_lut3_I0_O)        0.327    13.839 r  RegB/output[26]_i_1__0/O
                         net (fo=1, routed)           0.000    13.839    RegbdRCA/D[26]
    SLICE_X112Y69        FDRE                                         r  RegbdRCA/output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.678    14.614    RegbdRCA/CLK
    SLICE_X112Y69        FDRE                                         r  RegbdRCA/output_reg[26]/C
                         clock pessimism              0.457    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X112Y69        FDRE (Setup_fdre_C_D)        0.077    15.113    RegbdRCA/output_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 2.506ns (28.841%)  route 6.183ns (71.159%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.786     5.066    RegC/CLK
    SLICE_X105Y59        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.419     5.485 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.885     6.369    RegA/Q[0]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.299     6.668 r  RegA/output[4]_i_2__0/O
                         net (fo=4, routed)           0.457     7.125    RegC/carry_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  RegC/output[13]_i_6/O
                         net (fo=1, routed)           0.403     7.652    RegA/and2_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I1_O)        0.124     7.776 r  RegA/output[13]_i_4/O
                         net (fo=2, routed)           0.528     8.304    RegC/carry_8
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  RegC/output[18]_i_6/O
                         net (fo=1, routed)           0.162     8.590    RegA/and2_2
    SLICE_X104Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.714 r  RegA/output[18]_i_4/O
                         net (fo=2, routed)           0.506     9.219    RegC/carry_13
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  RegC/output[23]_i_6/O
                         net (fo=1, routed)           0.574     9.917    RegA/and2_1
    SLICE_X105Y64        LUT6 (Prop_lut6_I1_O)        0.124    10.041 r  RegA/output[23]_i_4/O
                         net (fo=2, routed)           0.391    10.432    RegA/carry_18
    SLICE_X107Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.556 r  RegA/output[23]_i_3/O
                         net (fo=1, routed)           0.581    11.137    RegA/RCAunsignedAC/carry_20
    SLICE_X108Y64        LUT5 (Prop_lut5_I0_O)        0.124    11.261 r  RegA/output[23]_i_2/O
                         net (fo=2, routed)           0.464    11.725    RegA/RCAunsignedAC/carry_22
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.841 r  RegA/output[25]_i_2/O
                         net (fo=3, routed)           0.608    12.449    RegA/RCAunsignedAC/carry_24
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.354    12.803 r  RegA/output[27]_i_2/O
                         net (fo=2, routed)           0.626    13.429    RegA/RCAunsignedAC/carry_26
    SLICE_X111Y65        LUT3 (Prop_lut3_I0_O)        0.326    13.755 r  RegA/output[26]_i_1/O
                         net (fo=1, routed)           0.000    13.755    RegacRCA/D[26]
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    14.619    RegacRCA/CLK
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[26]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X111Y65        FDRE (Setup_fdre_C_D)        0.029    15.070    RegacRCA/output_reg[26]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 RegD/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegbdRCA/output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.472ns (28.458%)  route 6.214ns (71.542%))
  Logic Levels:           12  (LUT5=5 LUT6=7)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.865     5.145    RegD/CLK
    SLICE_X106Y58        FDRE                                         r  RegD/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDRE (Prop_fdre_C_Q)         0.419     5.564 r  RegD/output_reg[1]/Q
                         net (fo=3, routed)           0.690     6.253    RegB/Q[1]
    SLICE_X106Y58        LUT6 (Prop_lut6_I2_O)        0.297     6.550 r  RegB/output[4]_i_2__1/O
                         net (fo=4, routed)           0.587     7.137    RegD/carry_3
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  RegD/output[13]_i_6__0/O
                         net (fo=1, routed)           0.558     7.819    RegB/and2_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.124     7.943 r  RegB/output[13]_i_4__0/O
                         net (fo=2, routed)           0.491     8.434    RegD/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.558 r  RegD/output[18]_i_6__0/O
                         net (fo=1, routed)           0.433     8.991    RegB/and2_2
    SLICE_X109Y64        LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  RegB/output[18]_i_4__0/O
                         net (fo=2, routed)           0.305     9.420    RegD/carry_13
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124     9.544 r  RegD/output[23]_i_6__0/O
                         net (fo=1, routed)           0.486    10.030    RegB/and2_1
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.124    10.154 r  RegB/output[23]_i_4__0/O
                         net (fo=2, routed)           0.488    10.642    RegB/carry_18
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.124    10.766 r  RegB/output[23]_i_3__0/O
                         net (fo=1, routed)           0.403    11.169    RegB/RCAunsignedBD/carry_20
    SLICE_X111Y71        LUT5 (Prop_lut5_I0_O)        0.124    11.293 r  RegB/output[23]_i_2__0/O
                         net (fo=2, routed)           0.605    11.897    RegB/RCAunsignedBD/carry_22
    SLICE_X110Y71        LUT5 (Prop_lut5_I0_O)        0.117    12.014 r  RegB/output[25]_i_2__0/O
                         net (fo=3, routed)           0.601    12.615    RegB/RCAunsignedBD/carry_24
    SLICE_X110Y69        LUT5 (Prop_lut5_I0_O)        0.328    12.943 r  RegB/output[27]_i_2__0/O
                         net (fo=2, routed)           0.569    13.512    RegB/RCAunsignedBD/carry_26
    SLICE_X112Y69        LUT5 (Prop_lut5_I2_O)        0.319    13.831 r  RegB/output[27]_i_1__0/O
                         net (fo=1, routed)           0.000    13.831    RegbdRCA/D[27]
    SLICE_X112Y69        FDRE                                         r  RegbdRCA/output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.678    14.614    RegbdRCA/CLK
    SLICE_X112Y69        FDRE                                         r  RegbdRCA/output_reg[27]/C
                         clock pessimism              0.457    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X112Y69        FDRE (Setup_fdre_C_D)        0.118    15.154    RegbdRCA/output_reg[27]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -13.831    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.082ns (24.252%)  route 6.503ns (75.748%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 14.618 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.786     5.066    RegC/CLK
    SLICE_X105Y59        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.419     5.485 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.885     6.369    RegA/Q[0]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.299     6.668 r  RegA/output[4]_i_2__0/O
                         net (fo=4, routed)           0.457     7.125    RegC/carry_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  RegC/output[13]_i_6/O
                         net (fo=1, routed)           0.403     7.652    RegA/and2_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I1_O)        0.124     7.776 r  RegA/output[13]_i_4/O
                         net (fo=2, routed)           0.528     8.304    RegC/carry_8
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  RegC/output[18]_i_6/O
                         net (fo=1, routed)           0.162     8.590    RegA/and2_2
    SLICE_X104Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.714 r  RegA/output[18]_i_4/O
                         net (fo=2, routed)           0.506     9.219    RegC/carry_13
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  RegC/output[23]_i_6/O
                         net (fo=1, routed)           0.574     9.917    RegA/and2_1
    SLICE_X105Y64        LUT6 (Prop_lut6_I1_O)        0.124    10.041 r  RegA/output[23]_i_4/O
                         net (fo=2, routed)           0.550    10.591    RegC/carry_18
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    10.715 r  RegC/output[28]_i_6/O
                         net (fo=1, routed)           0.302    11.017    RegA/and2_0
    SLICE_X108Y65        LUT6 (Prop_lut6_I1_O)        0.124    11.141 r  RegA/output[28]_i_4/O
                         net (fo=2, routed)           0.478    11.619    RegA/carry_23
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.124    11.743 r  RegA/output[28]_i_3/O
                         net (fo=1, routed)           0.569    12.312    RegA/RCAunsignedAC/carry_25
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.124    12.436 r  RegA/output[28]_i_2/O
                         net (fo=2, routed)           0.570    13.006    RegA/RCAunsignedAC/carry_27
    SLICE_X111Y66        LUT5 (Prop_lut5_I2_O)        0.124    13.130 r  RegA/output[28]_i_1/O
                         net (fo=1, routed)           0.520    13.651    RegacRCA/D[28]
    SLICE_X111Y66        FDRE                                         r  RegacRCA/output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.682    14.618    RegacRCA/CLK
    SLICE_X111Y66        FDRE                                         r  RegacRCA/output_reg[28]/C
                         clock pessimism              0.457    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X111Y66        FDRE (Setup_fdre_C_D)       -0.058    14.982    RegacRCA/output_reg[28]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 RegC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 2.532ns (29.053%)  route 6.183ns (70.947%))
  Logic Levels:           12  (LUT5=5 LUT6=7)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 14.619 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.786     5.066    RegC/CLK
    SLICE_X105Y59        FDRE                                         r  RegC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.419     5.485 r  RegC/output_reg[0]/Q
                         net (fo=4, routed)           0.885     6.369    RegA/Q[0]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.299     6.668 r  RegA/output[4]_i_2__0/O
                         net (fo=4, routed)           0.457     7.125    RegC/carry_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  RegC/output[13]_i_6/O
                         net (fo=1, routed)           0.403     7.652    RegA/and2_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I1_O)        0.124     7.776 r  RegA/output[13]_i_4/O
                         net (fo=2, routed)           0.528     8.304    RegC/carry_8
    SLICE_X104Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  RegC/output[18]_i_6/O
                         net (fo=1, routed)           0.162     8.590    RegA/and2_2
    SLICE_X104Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.714 r  RegA/output[18]_i_4/O
                         net (fo=2, routed)           0.506     9.219    RegC/carry_13
    SLICE_X104Y64        LUT6 (Prop_lut6_I5_O)        0.124     9.343 r  RegC/output[23]_i_6/O
                         net (fo=1, routed)           0.574     9.917    RegA/and2_1
    SLICE_X105Y64        LUT6 (Prop_lut6_I1_O)        0.124    10.041 r  RegA/output[23]_i_4/O
                         net (fo=2, routed)           0.391    10.432    RegA/carry_18
    SLICE_X107Y64        LUT5 (Prop_lut5_I0_O)        0.124    10.556 r  RegA/output[23]_i_3/O
                         net (fo=1, routed)           0.581    11.137    RegA/RCAunsignedAC/carry_20
    SLICE_X108Y64        LUT5 (Prop_lut5_I0_O)        0.124    11.261 r  RegA/output[23]_i_2/O
                         net (fo=2, routed)           0.464    11.725    RegA/RCAunsignedAC/carry_22
    SLICE_X108Y65        LUT5 (Prop_lut5_I0_O)        0.116    11.841 r  RegA/output[25]_i_2/O
                         net (fo=3, routed)           0.608    12.449    RegA/RCAunsignedAC/carry_24
    SLICE_X110Y65        LUT5 (Prop_lut5_I0_O)        0.354    12.803 r  RegA/output[27]_i_2/O
                         net (fo=2, routed)           0.626    13.429    RegA/RCAunsignedAC/carry_26
    SLICE_X111Y65        LUT5 (Prop_lut5_I2_O)        0.352    13.781 r  RegA/output[27]_i_1/O
                         net (fo=1, routed)           0.000    13.781    RegacRCA/D[27]
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    14.619    RegacRCA/CLK
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[27]/C
                         clock pessimism              0.457    15.077    
                         clock uncertainty           -0.035    15.041    
    SLICE_X111Y65        FDRE (Setup_fdre_C_D)        0.075    15.116    RegacRCA/output_reg[27]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 RegD/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegbdRCA/output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 2.400ns (28.064%)  route 6.152ns (71.936%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.865     5.145    RegD/CLK
    SLICE_X106Y58        FDRE                                         r  RegD/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDRE (Prop_fdre_C_Q)         0.419     5.564 r  RegD/output_reg[1]/Q
                         net (fo=3, routed)           0.690     6.253    RegB/Q[1]
    SLICE_X106Y58        LUT6 (Prop_lut6_I2_O)        0.297     6.550 r  RegB/output[4]_i_2__1/O
                         net (fo=4, routed)           0.587     7.137    RegD/carry_3
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  RegD/output[13]_i_6__0/O
                         net (fo=1, routed)           0.558     7.819    RegB/and2_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.124     7.943 r  RegB/output[13]_i_4__0/O
                         net (fo=2, routed)           0.491     8.434    RegD/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.558 r  RegD/output[18]_i_6__0/O
                         net (fo=1, routed)           0.433     8.991    RegB/and2_2
    SLICE_X109Y64        LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  RegB/output[18]_i_4__0/O
                         net (fo=2, routed)           0.305     9.420    RegD/carry_13
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124     9.544 r  RegD/output[23]_i_6__0/O
                         net (fo=1, routed)           0.486    10.030    RegB/and2_1
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.124    10.154 r  RegB/output[23]_i_4__0/O
                         net (fo=2, routed)           0.483    10.637    RegD/carry_18
    SLICE_X111Y71        LUT6 (Prop_lut6_I5_O)        0.124    10.761 r  RegD/output[28]_i_6__0/O
                         net (fo=1, routed)           0.151    10.912    RegB/and2_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I1_O)        0.124    11.036 r  RegB/output[28]_i_4__0/O
                         net (fo=2, routed)           0.500    11.536    RegB/carry_23
    SLICE_X110Y70        LUT5 (Prop_lut5_I0_O)        0.124    11.660 r  RegB/output[28]_i_3__0/O
                         net (fo=1, routed)           0.561    12.221    RegB/RCAunsignedBD/carry_25
    SLICE_X112Y69        LUT5 (Prop_lut5_I0_O)        0.124    12.345 r  RegB/output[28]_i_2__0/O
                         net (fo=2, routed)           0.415    12.760    RegB/RCAunsignedBD/carry_27
    SLICE_X112Y70        LUT5 (Prop_lut5_I0_O)        0.116    12.876 r  RegB/output[31]_i_2__0/O
                         net (fo=3, routed)           0.493    13.369    RegB/RCAunsignedBD/carry_29
    SLICE_X112Y70        LUT3 (Prop_lut3_I0_O)        0.328    13.697 r  RegB/output[29]_i_1__0/O
                         net (fo=1, routed)           0.000    13.697    RegbdRCA/D[29]
    SLICE_X112Y70        FDRE                                         r  RegbdRCA/output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.678    14.614    RegbdRCA/CLK
    SLICE_X112Y70        FDRE                                         r  RegbdRCA/output_reg[29]/C
                         clock pessimism              0.457    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X112Y70        FDRE (Setup_fdre_C_D)        0.081    15.117    RegbdRCA/output_reg[29]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 RegD/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegbdRCA/output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 2.400ns (28.151%)  route 6.125ns (71.849%))
  Logic Levels:           13  (LUT5=3 LUT6=10)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.865     5.145    RegD/CLK
    SLICE_X106Y58        FDRE                                         r  RegD/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDRE (Prop_fdre_C_Q)         0.419     5.564 r  RegD/output_reg[1]/Q
                         net (fo=3, routed)           0.690     6.253    RegB/Q[1]
    SLICE_X106Y58        LUT6 (Prop_lut6_I2_O)        0.297     6.550 r  RegB/output[4]_i_2__1/O
                         net (fo=4, routed)           0.587     7.137    RegD/carry_3
    SLICE_X106Y60        LUT6 (Prop_lut6_I5_O)        0.124     7.261 r  RegD/output[13]_i_6__0/O
                         net (fo=1, routed)           0.558     7.819    RegB/and2_3
    SLICE_X108Y61        LUT6 (Prop_lut6_I1_O)        0.124     7.943 r  RegB/output[13]_i_4__0/O
                         net (fo=2, routed)           0.491     8.434    RegD/carry_8
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.124     8.558 r  RegD/output[18]_i_6__0/O
                         net (fo=1, routed)           0.433     8.991    RegB/and2_2
    SLICE_X109Y64        LUT6 (Prop_lut6_I1_O)        0.124     9.115 r  RegB/output[18]_i_4__0/O
                         net (fo=2, routed)           0.305     9.420    RegD/carry_13
    SLICE_X109Y65        LUT6 (Prop_lut6_I5_O)        0.124     9.544 r  RegD/output[23]_i_6__0/O
                         net (fo=1, routed)           0.486    10.030    RegB/and2_1
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.124    10.154 r  RegB/output[23]_i_4__0/O
                         net (fo=2, routed)           0.483    10.637    RegD/carry_18
    SLICE_X111Y71        LUT6 (Prop_lut6_I5_O)        0.124    10.761 r  RegD/output[28]_i_6__0/O
                         net (fo=1, routed)           0.151    10.912    RegB/and2_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I1_O)        0.124    11.036 r  RegB/output[28]_i_4__0/O
                         net (fo=2, routed)           0.500    11.536    RegB/carry_23
    SLICE_X110Y70        LUT5 (Prop_lut5_I0_O)        0.124    11.660 r  RegB/output[28]_i_3__0/O
                         net (fo=1, routed)           0.561    12.221    RegB/RCAunsignedBD/carry_25
    SLICE_X112Y69        LUT5 (Prop_lut5_I0_O)        0.124    12.345 r  RegB/output[28]_i_2__0/O
                         net (fo=2, routed)           0.415    12.760    RegB/RCAunsignedBD/carry_27
    SLICE_X112Y70        LUT5 (Prop_lut5_I0_O)        0.116    12.876 r  RegB/output[31]_i_2__0/O
                         net (fo=3, routed)           0.466    13.342    RegB/RCAunsignedBD/carry_29
    SLICE_X112Y70        LUT6 (Prop_lut6_I4_O)        0.328    13.670 r  RegB/output[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.670    RegbdRCA/D[31]
    SLICE_X112Y70        FDRE                                         r  RegbdRCA/output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.678    14.614    RegbdRCA/CLK
    SLICE_X112Y70        FDRE                                         r  RegbdRCA/output_reg[31]/C
                         clock pessimism              0.457    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X112Y70        FDRE (Setup_fdre_C_D)        0.079    15.115    RegbdRCA/output_reg[31]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 RegSel1/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegRCAunsignedSel1Sel2/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.639     1.564    RegSel1/CLK
    SLICE_X113Y42        FDRE                                         r  RegSel1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  RegSel1/output_reg[2]/Q
                         net (fo=2, routed)           0.067     1.772    RegSel1/sel1Reg[2]
    SLICE_X112Y42        LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  RegSel1/output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    RegRCAunsignedSel1Sel2/D[2]
    SLICE_X112Y42        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.910     2.083    RegRCAunsignedSel1Sel2/CLK
    SLICE_X112Y42        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[2]/C
                         clock pessimism             -0.507     1.577    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.120     1.697    RegRCAunsignedSel1Sel2/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 RegRCAunsignedSel1Sel2/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegselRCAInputs/output_reg/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.638     1.563    RegRCAunsignedSel1Sel2/CLK
    SLICE_X113Y56        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  RegRCAunsignedSel1Sel2/output_reg[4]/Q
                         net (fo=1, routed)           0.087     1.791    ParityCheckSel12/O6[4]
    SLICE_X112Y56        LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  ParityCheckSel12/output_i_1/O
                         net (fo=1, routed)           0.000     1.836    RegselRCAInputs/selRCAInputs
    SLICE_X112Y56        FDRE                                         r  RegselRCAInputs/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.910     2.083    RegselRCAInputs/CLK
    SLICE_X112Y56        FDRE                                         r  RegselRCAInputs/output_reg/C
                         clock pessimism             -0.507     1.576    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120     1.696    RegselRCAInputs/output_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 RegB/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegbdRCA/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.636     1.561    RegB/CLK
    SLICE_X107Y58        FDRE                                         r  RegB/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  RegB/output_reg[2]/Q
                         net (fo=2, routed)           0.070     1.771    RegB/bReg[2]
    SLICE_X106Y58        LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  RegB/output[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    RegbdRCA/D[2]
    SLICE_X106Y58        FDRE                                         r  RegbdRCA/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.906     2.079    RegbdRCA/CLK
    SLICE_X106Y58        FDRE                                         r  RegbdRCA/output_reg[2]/C
                         clock pessimism             -0.505     1.574    
    SLICE_X106Y58        FDRE (Hold_fdre_C_D)         0.091     1.665    RegbdRCA/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RegSel1/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegRCAunsignedSel1Sel2/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.639     1.564    RegSel1/CLK
    SLICE_X113Y42        FDRE                                         r  RegSel1/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  RegSel1/output_reg[0]/Q
                         net (fo=4, routed)           0.113     1.818    RegSel2/output_reg[1]_0[0]
    SLICE_X112Y42        LUT4 (Prop_lut4_I1_O)        0.048     1.866 r  RegSel2/output[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    RegRCAunsignedSel1Sel2/D[1]
    SLICE_X112Y42        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.910     2.083    RegRCAunsignedSel1Sel2/CLK
    SLICE_X112Y42        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[1]/C
                         clock pessimism             -0.507     1.577    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.131     1.708    RegRCAunsignedSel1Sel2/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RegSel1/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegRCAunsignedSel1Sel2/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.639     1.564    RegSel1/CLK
    SLICE_X113Y42        FDRE                                         r  RegSel1/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  RegSel1/output_reg[0]/Q
                         net (fo=4, routed)           0.113     1.818    RegSel2/output_reg[1]_0[0]
    SLICE_X112Y42        LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  RegSel2/output[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    RegRCAunsignedSel1Sel2/D[0]
    SLICE_X112Y42        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.910     2.083    RegRCAunsignedSel1Sel2/CLK
    SLICE_X112Y42        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[0]/C
                         clock pessimism             -0.507     1.577    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.121     1.698    RegRCAunsignedSel1Sel2/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RegbdRCA/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.636     1.561    RegbdRCA/CLK
    SLICE_X106Y58        FDRE                                         r  RegbdRCA/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  RegbdRCA/output_reg[2]/Q
                         net (fo=1, routed)           0.087     1.788    MuxAC/output_reg[32][2]
    SLICE_X107Y58        LUT3 (Prop_lut3_I1_O)        0.045     1.833 r  MuxAC/output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    RegZ/D[2]
    SLICE_X107Y58        FDRE                                         r  RegZ/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.906     2.079    RegZ/CLK
    SLICE_X107Y58        FDRE                                         r  RegZ/output_reg[2]/C
                         clock pessimism             -0.505     1.574    
    SLICE_X107Y58        FDRE (Hold_fdre_C_D)         0.092     1.666    RegZ/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 RegacRCA/output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegZ/output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.634     1.559    RegacRCA/CLK
    SLICE_X111Y65        FDRE                                         r  RegacRCA/output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RegacRCA/output_reg[29]/Q
                         net (fo=1, routed)           0.136     1.836    MuxAC/Q[29]
    SLICE_X112Y65        LUT3 (Prop_lut3_I0_O)        0.048     1.884 r  MuxAC/output[29]_i_1/O
                         net (fo=1, routed)           0.000     1.884    RegZ/D[29]
    SLICE_X112Y65        FDRE                                         r  RegZ/output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.904     2.077    RegZ/CLK
    SLICE_X112Y65        FDRE                                         r  RegZ/output_reg[29]/C
                         clock pessimism             -0.504     1.573    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.131     1.704    RegZ/output_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 RegSel1/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegRCAunsignedSel1Sel2/output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.190ns (58.611%)  route 0.134ns (41.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.638     1.563    RegSel1/CLK
    SLICE_X113Y56        FDRE                                         r  RegSel1/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  RegSel1/output_reg[7]/Q
                         net (fo=2, routed)           0.134     1.838    RegSel1/sel1Reg[7]
    SLICE_X112Y56        LUT3 (Prop_lut3_I2_O)        0.049     1.887 r  RegSel1/output[8]_i_1/O
                         net (fo=1, routed)           0.000     1.887    RegRCAunsignedSel1Sel2/D[8]
    SLICE_X112Y56        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.910     2.083    RegRCAunsignedSel1Sel2/CLK
    SLICE_X112Y56        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[8]/C
                         clock pessimism             -0.507     1.576    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.131     1.707    RegRCAunsignedSel1Sel2/output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 RegSel1/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegRCAunsignedSel1Sel2/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.094%)  route 0.134ns (41.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.638     1.563    RegSel1/CLK
    SLICE_X113Y56        FDRE                                         r  RegSel1/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  RegSel1/output_reg[7]/Q
                         net (fo=2, routed)           0.134     1.838    RegSel1/sel1Reg[7]
    SLICE_X112Y56        LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  RegSel1/output[7]_i_1/O
                         net (fo=1, routed)           0.000     1.883    RegRCAunsignedSel1Sel2/D[7]
    SLICE_X112Y56        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.910     2.083    RegRCAunsignedSel1Sel2/CLK
    SLICE_X112Y56        FDRE                                         r  RegRCAunsignedSel1Sel2/output_reg[7]/C
                         clock pessimism             -0.507     1.576    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.121     1.697    RegRCAunsignedSel1Sel2/output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 RegA/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegacRCA/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.609     1.534    RegA/CLK
    SLICE_X104Y59        FDRE                                         r  RegA/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y59        FDRE (Prop_fdre_C_Q)         0.164     1.698 r  RegA/output_reg[0]/Q
                         net (fo=4, routed)           0.095     1.793    RegC/output_reg[31]_0[0]
    SLICE_X105Y59        LUT4 (Prop_lut4_I1_O)        0.049     1.842 r  RegC/output[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    RegacRCA/D[1]
    SLICE_X105Y59        FDRE                                         r  RegacRCA/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.880     2.053    RegacRCA/CLK
    SLICE_X105Y59        FDRE                                         r  RegacRCA/output_reg[1]/C
                         clock pessimism             -0.506     1.547    
    SLICE_X105Y59        FDRE (Hold_fdre_C_D)         0.107     1.654    RegacRCA/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y59  RegA/output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y62  RegA/output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y62  RegA/output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y61  RegA/output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y62  RegA/output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y63  RegA/output_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y64  RegA/output_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y62  RegA/output_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y62  RegA/output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y59  RegA/output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y63  RegA/output_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y64  RegA/output_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y59  RegA/output_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y60  RegA/output_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y59  RegA/output_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y60  RegA/output_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y63  RegB/output_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y59  RegB/output_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y59  RegB/output_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61  RegA/output_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61  RegA/output_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y61  RegA/output_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y60  RegA/output_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61  RegA/output_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y60  RegA/output_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61  RegA/output_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61  RegA/output_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61  RegA/output_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y61  RegB/output_reg[10]/C



