//==============================================================================
// NDAS_963 v1.1 - IBM Class Production Grade Mining System (FIXED)
// Implementasi lengkap sesuai spesifikasi IBM dengan perbaikan kritis
// Fixes: NUMA awareness, Graceful shutdown, Hardware validation
//==============================================================================

#ifndef NDAS_CONFIG_H
#define NDAS_CONFIG_H

#include <cstdint>
#include <atomic>
#include <thread>
#include <vector>
#include <cstring>
#include <iostream>
#include <signal.h>
#include <unistd.h>
#include <numa.h>
#include <numaif.h>
#include <sys/mman.h>
#include <fcntl.h>

#define NDAS_CORE_COUNT 963
#define NONCE_BUFFER_SIZE 64
#define MAX_TEMP_THRESHOLD 85
#define CLUSTER_SIZE 321
#define HARMONIC_BASE_FREQ 100000000
#define PCIE_BASE_ADDR 0x10000000
#define PCIE_DEVICE_ID 0x1234ABCD

extern uint8_t target_hash[32];
extern std::atomic<bool> shutdown_requested;

enum CoreState {
    ACTIVE = 0,
    IDLE = 1,
    THROTTLED = 2
};

enum ClusterID {
    CLUSTER_0 = 0,
    CLUSTER_1 = 1,
    CLUSTER_2 = 2
};

#endif

//==============================================================================
// Hardware Validation & PCIe Interface
//==============================================================================

#ifndef NDAS_HAL_H
#define NDAS_HAL_H

class NDAS_HAL {
private:
    static volatile uint32_t* pcie_base;
    static bool hardware_validated;
    static int pcie_fd;
    
public:
    static bool validate_pcie_hardware() {
        pcie_fd = open("/dev/mem", O_RDWR | O_SYNC);
        if (pcie_fd < 0) {
            std::cerr << "ERROR: Cannot access PCIe memory. Run as root." << std::endl;
            return false;
        }
        
        pcie_base = (volatile uint32_t*)mmap(NULL, 0x100000, 
            PROT_READ | PROT_WRITE, MAP_SHARED, pcie_fd, PCIE_BASE_ADDR);
        
        if (pcie_base == MAP_FAILED) {
            std::cerr << "ERROR: PCIe memory mapping failed." << std::endl;
            close(pcie_fd);
            return false;
        }
        
        uint32_t device_id = hal_read_reg(0x0000);
        if (device_id != PCIE_DEVICE_ID) {
            std::cerr << "ERROR: Invalid PCIe device ID: 0x" << std::hex << device_id << std::endl;
            return false;
        }
        
        hardware_validated = true;
        std::cout << "PCIe hardware validation successful." << std::endl;
        return true;
    }
    
    static void cleanup_hardware() {
        if (pcie_base && pcie_base != MAP_FAILED) {
            munmap((void*)pcie_base, 0x100000);
        }
        if (pcie_fd >= 0) {
            close(pcie_fd);
        }
        hardware_validated = false;
    }
    
    static void hal_write_reg(uint32_t addr, uint32_t value) {
        if (!hardware_validated) return;
        volatile uint32_t* reg = pcie_base + (addr >> 2);
        *reg = value;
        __sync_synchronize();
    }
    
    static uint32_t hal_read_reg(uint32_t addr) {
        if (!hardware_validated) return 0;
        volatile uint32_t* reg = pcie_base + (addr >> 2);
        __sync_synchronize();
        return *reg;
    }
    
    static float hal_get_temp(uint16_t core_id) {
        if (!hardware_validated) return 45.0f + (core_id % 40);
        uint32_t temp_reg = hal_read_reg(0x8000 + (core_id * 4));
        return ((temp_reg & 0xFFFF) * 0.01f) + 25.0f;
    }
    
    static void hal_set_voltage(uint16_t core_id, uint8_t level) {
        uint32_t reg_addr = 0x10000 + (core_id * 0x10);
        hal_write_reg(reg_addr, level);
    }
    
    static void hal_set_frequency(uint16_t core_id, uint32_t freq) {
        uint32_t reg_addr = 0x20000 + (core_id * 0x10);
        hal_write_reg(reg_addr, freq);
    }
};

volatile uint32_t* NDAS_HAL::pcie_base = nullptr;
bool NDAS_HAL::hardware_validated = false;
int NDAS_HAL::pcie_fd = -1;

#endif

//==============================================================================
// NUMA-Aware Thread Binding
//==============================================================================

#ifndef NDAS_NUMA_H
#define NDAS_NUMA_H

class NUMAManager {
private:
    static int numa_nodes;
    static bool numa_available;
    
public:
    static bool initialize_numa() {
        if (numa_available() < 0) {
            std::cerr << "NUMA not available on this system." << std::endl;
            numa_available = false;
            return false;
        }
        
        numa_nodes = numa_max_node() + 1;
        numa_available = true;
        std::cout << "NUMA initialized: " << numa_nodes << " nodes detected." << std::endl;
        return true;
    }
    
    static void bind_thread_to_cluster(uint16_t core_id, std::thread& thread) {
        if (!numa_available) return;
        
        uint16_t cluster = core_id / CLUSTER_SIZE;
        int numa_node = cluster % numa_nodes;
        
        cpu_set_t cpuset;
        CPU_ZERO(&cpuset);
        
        int cores_per_node = numa_num_configured_cpus() / numa_nodes;
        int start_cpu = numa_node * cores_per_node;
        int end_cpu = start_cpu + cores_per_node;
        
        for (int cpu = start_cpu; cpu < end_cpu; cpu++) {
            CPU_SET(cpu, &cpuset);
        }
        
        pthread_t native_thread = thread.native_handle();
        if (pthread_setaffinity_np(native_thread, sizeof(cpu_set_t), &cpuset) != 0) {
            std::cerr << "Warning: Failed to bind core " << core_id << " to NUMA node " << numa_node << std::endl;
        }
        
        numa_run_on_node_mask(numa_node);
        numa_set_preferred(numa_node);
    }
    
    static void* allocate_numa_memory(size_t size, uint16_t cluster_id) {
        if (!numa_available) return malloc(size);
        
        int numa_node = cluster_id % numa_nodes;
        return numa_alloc_onnode(size, numa_node);
    }
    
    static void free_numa_memory(void* ptr, size_t size) {
        if (!numa_available) {
            free(ptr);
            return;
        }
        numa_free(ptr, size);
    }
};

int NUMAManager::numa_nodes = 1;
bool NUMAManager::numa_available = false;

#endif

//==============================================================================
// Graceful Shutdown Handler
//==============================================================================

#ifndef NDAS_SHUTDOWN_H
#define NDAS_SHUTDOWN_H

std::atomic<bool> shutdown_requested(false);
std::vector<std::thread*> all_threads;

void signal_handler(int signal) {
    if (signal == SIGINT || signal == SIGTERM) {
        std::cout << "\nShutdown signal received. Initiating graceful shutdown..." << std::endl;
        shutdown_requested.store(true);
    }
}

void register_shutdown_handler() {
    signal(SIGINT, signal_handler);
    signal(SIGTERM, signal_handler);
    std::cout << "Graceful shutdown handler registered." << std::endl;
}

void wait_for_threads_completion() {
    std::cout << "Waiting for " << all_threads.size() << " threads to complete..." << std::endl;
    
    for (auto* thread_ptr : all_threads) {
        if (thread_ptr && thread_ptr->joinable()) {
            thread_ptr->join();
        }
    }
    
    std::cout << "All threads completed successfully." << std::endl;
}

void cleanup_resources() {
    std::cout << "Performing system cleanup..." << std::endl;
    
    for (int i = 0; i < NDAS_CORE_COUNT; i++) {
        NDAS_HAL::hal_set_voltage(i, 0x80);
        NDAS_HAL::hal_set_frequency(i, HARMONIC_BASE_FREQ);
    }
    
    NDAS_HAL::cleanup_hardware();
    
    if (NUMAManager::numa_available) {
        numa_exit();
    }
    
    std::cout << "System cleanup completed." << std::endl;
}

#endif

//==============================================================================
// SHA-256 & Core Components (Unchanged from v1.0)
//==============================================================================

#ifndef NDAS_SHA256_H
#define NDAS_SHA256_H

static const uint32_t k[64] = {
    0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5, 0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5,
    0xd807aa98, 0x12835b01, 0x243185be, 0x550c7dc3, 0x72be5d74, 0x80deb1fe, 0x9bdc06a7, 0xc19bf174,
    0xe49b69c1, 0xefbe4786, 0x0fc19dc6, 0x240ca1cc, 0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da,
    0x983e5152, 0xa831c66d, 0xb00327c8, 0xbf597fc7, 0xc6e00bf3, 0xd5a79147, 0x06ca6351, 0x14292967,
    0x27b70a85, 0x2e1b2138, 0x4d2c6dfc, 0x53380d13, 0x650a7354, 0x766a0abb, 0x81c2c92e, 0x92722c85,
    0xa2bfe8a1, 0xa81a664b, 0xc24b8b70, 0xc76c51a3, 0xd192e819, 0xd6990624, 0xf40e3585, 0x106aa070,
    0x19a4c116, 0x1e376c08, 0x2748774c, 0x34b0bcb5, 0x391c0cb3, 0x4ed8aa4a, 0x5b9cca4f, 0x682e6ff3,
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208, 0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

#define ROTR(x, n) (((x) >> (n)) | ((x) << (32 - (n))))
#define CH(x, y, z) (((x) & (y)) ^ (~(x) & (z)))
#define MAJ(x, y, z) (((x) & (y)) ^ ((x) & (z)) ^ ((y) & (z)))
#define SIG0(x) (ROTR(x, 2) ^ ROTR(x, 13) ^ ROTR(x, 22))
#define SIG1(x) (ROTR(x, 6) ^ ROTR(x, 11) ^ ROTR(x, 25))
#define sig0(x) (ROTR(x, 7) ^ ROTR(x, 18) ^ ((x) >> 3))
#define sig1(x) (ROTR(x, 17) ^ ROTR(x, 19) ^ ((x) >> 10))

inline void ndas_sha256_double(const uint8_t* data, uint32_t nonce, uint8_t* hash) {
    uint32_t w[64];
    uint32_t h[8] = {
        0x6a09e667, 0xbb67ae85, 0x3c6ef372, 0xa54ff53a,
        0x510e527f, 0x9b05688c, 0x1f83d9ab, 0x5be0cd19
    };
    
    uint8_t msg[80];
    memcpy(msg, data, 76);
    *((uint32_t*)(msg + 76)) = nonce;
    
    for (int i = 0; i < 16; i++) {
        w[i] = ((uint32_t)msg[i*4] << 24) | ((uint32_t)msg[i*4+1] << 16) |
               ((uint32_t)msg[i*4+2] << 8) | (uint32_t)msg[i*4+3];
    }
    
    for (int i = 16; i < 64; i++) {
        w[i] = sig1(w[i-2]) + w[i-7] + sig0(w[i-15]) + w[i-16];
    }
    
    uint32_t a = h[0], b = h[1], c = h[2], d = h[3];
    uint32_t e = h[4], f = h[5], g = h[6], h0 = h[7];
    
    for (int i = 0; i < 64; i++) {
        uint32_t t1 = h0 + SIG1(e) + CH(e, f, g) + k[i] + w[i];
        uint32_t t2 = SIG0(a) + MAJ(a, b, c);
        h0 = g; g = f; f = e; e = d + t1;
        d = c; c = b; b = a; a = t1 + t2;
    }
    
    h[0] += a; h[1] += b; h[2] += c; h[3] += d;
    h[4] += e; h[5] += f; h[6] += g; h[7] += h0;
    
    uint8_t first_hash[32];
    for (int i = 0; i < 8; i++) {
        first_hash[i*4] = (h[i] >> 24) & 0xff;
        first_hash[i*4+1] = (h[i] >> 16) & 0xff;
        first_hash[i*4+2] = (h[i] >> 8) & 0xff;
        first_hash[i*4+3] = h[i] & 0xff;
    }
    
    h[0] = 0x6a09e667; h[1] = 0xbb67ae85; h[2] = 0x3c6ef372; h[3] = 0xa54ff53a;
    h[4] = 0x510e527f; h[5] = 0x9b05688c; h[6] = 0x1f83d9ab; h[7] = 0x5be0cd19;
    
    memset(w, 0, sizeof(w));
    for (int i = 0; i < 8; i++) {
        w[i] = ((uint32_t)first_hash[i*4] << 24) | ((uint32_t)first_hash[i*4+1] << 16) |
               ((uint32_t)first_hash[i*4+2] << 8) | (uint32_t)first_hash[i*4+3];
    }
    w[8] = 0x80000000;
    w[15] = 256;
    
    for (int i = 16; i < 64; i++) {
        w[i] = sig1(w[i-2]) + w[i-7] + sig0(w[i-15]) + w[i-16];
    }
    
    a = h[0]; b = h[1]; c = h[2]; d = h[3];
    e = h[4]; f = h[5]; g = h[6]; h0 = h[7];
    
    for (int i = 0; i < 64; i++) {
        uint32_t t1 = h0 + SIG1(e) + CH(e, f, g) + k[i] + w[i];
        uint32_t t2 = SIG0(a) + MAJ(a, b, c);
        h0 = g; g = f; f = e; e = d + t1;
        d = c; c = b; b = a; a = t1 + t2;
    }
    
    h[0] += a; h[1] += b; h[2] += c; h[3] += d;
    h[4] += e; h[5] += f; h[6] += g; h[7] += h0;
    
    for (int i = 0; i < 8; i++) {
        hash[i*4] = (h[i] >> 24) & 0xff;
        hash[i*4+1] = (h[i] >> 16) & 0xff;
        hash[i*4+2] = (h[i] >> 8) & 0xff;
        hash[i*4+3] = h[i] & 0xff;
    }
}

#endif

//==============================================================================
// Supporting Components (Buffer, Core State, etc.) - Same as v1.0
//==============================================================================

struct NonceBuffer {
    uint32_t queue[NONCE_BUFFER_SIZE];
    uint8_t head, tail, count;
    
    NonceBuffer() : head(0), tail(0), count(0) {}
    
    bool push(uint32_t nonce) {
        if (count >= NONCE_BUFFER_SIZE) return false;
        queue[tail] = nonce;
        tail = (tail + 1) % NONCE_BUFFER_SIZE;
        count++;
        return true;
    }
    
    bool pop(uint32_t& nonce) {
        if (count == 0) return false;
        nonce = queue[head];
        head = (head + 1) % NONCE_BUFFER_SIZE;
        count--;
        return true;
    }
    
    bool empty() const { return count == 0; }
    bool full() const { return count >= NONCE_BUFFER_SIZE; }
};

struct ndas_core_state_t {
    std::atomic<CoreState> state;
    std::atomic<uint64_t> hash_counter;
    std::atomic<uint32_t> current_nonce;
    NonceBuffer nonce_buffer;
    float last_temp;
    uint32_t effective_freq;
    uint16_t cluster_id;
    
    ndas_core_state_t() : 
        state(IDLE), hash_counter(0), current_nonce(0), 
        last_temp(25.0f), effective_freq(HARMONIC_BASE_FREQ) {}
};

class NDASScheduler {
private:
    std::atomic<uint32_t> global_nonce_counter;
    std::atomic<bool> solution_found;
    uint8_t winning_hash[32];
    uint32_t winning_nonce;
    
public:
    NDASScheduler() : global_nonce_counter(0), solution_found(false), winning_nonce(0) {
        memset(winning_hash, 0, sizeof(winning_hash));
    }
    
    uint32_t get_next_nonce_range(uint16_t core_id, uint32_t range_size) {
        uint32_t start_nonce = global_nonce_counter.fetch_add(range_size);
        return start_nonce;
    }
    
    void report_solution(uint16_t core_id, uint32_t nonce, const uint8_t* hash) {
        if (!solution_found.exchange(true)) {
            winning_nonce = nonce;
            memcpy(winning_hash, hash, 32);
            std::cout << "Solution found by core " << core_id << " with nonce: " << nonce << std::endl;
        }
    }
    
    bool is_solution_found() const {
        return solution_found.load();
    }
    
    void reset_search() {
        solution_found = false;
        global_nonce_counter = 0;
        memset(winning_hash, 0, sizeof(winning_hash));
        winning_nonce = 0;
    }
};

class HashVerifier {
public:
    static bool verify_hash_target(const uint8_t* hash, const uint8_t* target) {
        for (int i = 0; i < 32; i++) {
            if (hash[i] < target[i]) return true;
            if (hash[i] > target[i]) return false;
        }
        return false;
    }
};

//==============================================================================
// Global Variables & Core Mining Logic
//==============================================================================

ndas_core_state_t ndas_core_states[NDAS_CORE_COUNT];
std::atomic<uint64_t> ndas_counter[NDAS_CORE_COUNT];
NDASScheduler global_scheduler;

uint8_t target_hash[32] = {
    0x00, 0x00, 0x00, 0x0F, 0xFF, 0xFF, 0xFF, 0xFF,
    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
    0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF
};

void ndas_core_worker(uint16_t core_id, const uint8_t* block_header) {
    uint32_t nonce;
    uint8_t hash[32];
    uint32_t local_hash_count = 0;
    
    while (!global_scheduler.is_solution_found() && !shutdown_requested.load()) {
        uint32_t start_nonce = global_scheduler.get_next_nonce_range(core_id, 1000);
        
        for (uint32_t offset = 0; offset < 1000 && !shutdown_requested.load(); offset++) {
            nonce = start_nonce + offset;
            
            if (ndas_core_states[core_id].state == THROTTLED) {
                std::this_thread::sleep_for(std::chrono::milliseconds(10));
                continue;
            }
            
            ndas_sha256_double(block_header, nonce, hash);
            local_hash_count++;
            ndas_counter[core_id]++;
            
            if (HashVerifier::verify_hash_target(hash, target_hash)) {
                global_scheduler.report_solution(core_id, nonce, hash);
                return;
            }
            
            if (local_hash_count % 1000 == 0) {
                float temp = NDAS_HAL::hal_get_temp(core_id);
                if (temp > MAX_TEMP_THRESHOLD) {
                    ndas_core_states[core_id].state = THROTTLED;
                }
            }
        }
    }
}

//==============================================================================
// Main Entry Point - Enhanced with Fixes
//==============================================================================

int main() {
    std::cout << "NDAS_963 v1.1 - IBM Production Grade Mining System (FIXED)" << std::endl;
    
    register_shutdown_handler();
    
    if (!NDAS_HAL::validate_pcie_hardware()) {
        std::cerr << "CRITICAL: PCIe hardware validation failed. Exiting." << std::endl;
        return -1;
    }
    
    if (!NUMAManager::initialize_numa()) {
        std::cout << "Warning: NUMA not available. Continuing without NUMA optimization." << std::endl;
    }
    
    std::cout << "Initializing " << NDAS_CORE_COUNT << " cores..." << std::endl;
    
    uint8_t block_header[80] = {
        0x01, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00,
        0x3B, 0xA3, 0xED, 0xFD, 0x7A, 0x7B, 0x12, 0xB2, 0x7A, 0xC7, 0x2C, 0x3E,
        0x67, 0x76, 0x8F, 0x61, 0x7F, 0xC8, 0x1B, 0xC3, 0x88, 0x8A, 0x51, 0x32,
        0x3A, 0x9F, 0xB8, 0xAA, 0x4B, 0x1E, 0x5E, 0x4A,
        0x29, 0xAB, 0x5F, 0x49,
        0xFF, 0xFF, 0x00, 0x1D,
    };
    
    std::vector<std::thread> worker_threads;
    
    for (int i = 0; i < NDAS_CORE_COUNT; i++) {
        ndas_core_states[i].cluster_id = i / CLUSTER_SIZE;
        ndas_core_states[i].state = ACTIVE;
    }
    
    std::cout << "Launching " << NDAS_CORE_COUNT << " NUMA-aware mining threads..." << std::endl;
    
    for (uint16_t i = 0; i < NDAS_CORE_COUNT; i++) {
        worker_threads.emplace_back(ndas_core_worker, i, block_header);
        all_threads.push_back(&worker_threads.back());
        
        NUMAManager::bind_thread_to_cluster(i, worker_threads.back());
    }
    
    std::cout << "All cores active with NUMA binding. Mining started..." << std::endl;
    
    auto start_time = std::chrono::high_resolution_clock::now();
    const int TIMEOUT_SECONDS = 300;
    
    while (!global_scheduler.is_solution_found() && !shutdown_requested.load()) {
        auto current_time = std::chrono::high_resolution_clock::now();
        auto elapsed = std::chrono::duration_cast<std::chrono::seconds>(current_time - start_time);
        
        if (elapsed.count() > TIMEOUT_SECONDS) {
            std::cout << "Timeout reached. Initiating shutdown..." << std::endl;
            shutdown_requested.store(true);
            break;
        }
        
        std::this_thread::sleep_for(std::chrono::milliseconds(100));
    }
    
    wait_for_threads_completion();
    
    uint64_t total_hashes = 0;
    for (int i = 0; i < NDAS_CORE_COUNT; i++) {
        total_hashes += ndas_counter[i].load();
    }
    
    std::cout << "\n=== NDAS_963 MINING SUMMARY ===" << std::endl;
    std::cout << "Total hashes computed: " << total_hashes << std::endl;
    
    if (global_scheduler.is_solution_found()) {
        std::cout << "SOLUTION FOUND! Mining completed successfully." << std::endl;
    } else {
        std::cout << "Mining stopped gracefully." << std::endl;
    }
    
    cleanup_resources();
    std::cout << "NDAS_963 shutdown complete." << std::endl;
    return 0;
}