--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    2.989(R)|   -0.381(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<0>|   -2.107(F)|    4.076(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<1>|   -1.381(F)|    3.494(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<2>|   -1.565(F)|    3.641(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |   -1.513(F)|    3.603(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |   -1.249(F)|    3.837(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<0>|   -1.060(F)|    3.196(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<1>|   -1.226(F)|    3.327(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<2>|   -1.628(F)|    3.646(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |   -1.535(F)|    3.571(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |   -1.416(F)|    3.980(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<0>|   -0.716(F)|    2.471(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<1>|   -0.654(F)|    2.421(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<2>|   -0.893(F)|    2.619(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |   -0.887(F)|    2.614(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |    0.446(F)|    1.548(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<0>|    1.803(F)|   -0.199(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<1>|    1.595(F)|   -0.031(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<2>|    1.011(F)|    0.438(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    0.987(F)|    0.442(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    2.011(F)|   -0.097(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   16.503(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   16.967(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   18.765(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   15.041(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.050(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   12.568(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   13.889(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   11.429(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   15.484(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   15.810(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.357(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.293(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   18.233(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.494(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.441(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.360(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   15.467(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   15.793(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.340(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.276(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   18.216(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.477(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.424(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.343(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    7.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    8.319|         |         |         |
clkcam         |    5.917|         |         |         |
sw             |    5.917|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    5.617|    3.336|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    5.634|    3.655|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    5.900|    3.754|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    5.807|    3.679|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    8.319|         |         |         |
clkcam         |    5.917|         |         |         |
sw             |    5.917|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.706|
clkcam         |ov7670_xclk2   |   11.224|
clkcam         |ov7670_xclk3   |   12.545|
clkcam         |ov7670_xclk4   |   10.085|
ov7670_data1<0>|led1           |    9.673|
ov7670_data1<1>|led1           |    8.352|
ov7670_data1<2>|led1           |    9.655|
ov7670_data2<0>|led2           |    8.534|
ov7670_data2<1>|led2           |    7.517|
ov7670_data2<2>|led2           |    7.971|
ov7670_data3<0>|led3           |    7.617|
ov7670_data3<1>|led3           |    7.803|
ov7670_data3<2>|led3           |    7.896|
ov7670_data4<0>|led4           |    6.481|
ov7670_data4<1>|led4           |    6.570|
ov7670_data4<2>|led4           |    6.590|
sw             |ov7670_xclk1   |    9.689|
sw             |ov7670_xclk2   |   11.207|
sw             |ov7670_xclk3   |   12.528|
sw             |ov7670_xclk4   |   10.068|
---------------+---------------+---------+


Analysis completed Fri Jul 29 23:09:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



