// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_1_val,
        x_7_val,
        x_12_val,
        x_17_val,
        x_21_val,
        x_22_val,
        x_23_val,
        x_24_val,
        x_25_val,
        x_26_val,
        x_27_val,
        x_28_val,
        x_32_val,
        x_33_val,
        x_34_val,
        x_39_val,
        x_40_val,
        x_43_val,
        x_45_val,
        x_46_val,
        x_52_val,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] x_1_val;
input  [17:0] x_7_val;
input  [17:0] x_12_val;
input  [17:0] x_17_val;
input  [17:0] x_21_val;
input  [17:0] x_22_val;
input  [17:0] x_23_val;
input  [17:0] x_24_val;
input  [17:0] x_25_val;
input  [17:0] x_26_val;
input  [17:0] x_27_val;
input  [17:0] x_28_val;
input  [17:0] x_32_val;
input  [17:0] x_33_val;
input  [17:0] x_34_val;
input  [17:0] x_39_val;
input  [17:0] x_40_val;
input  [17:0] x_43_val;
input  [17:0] x_45_val;
input  [17:0] x_46_val;
input  [17:0] x_52_val;
output  [12:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln86_fu_398_p2;
reg   [0:0] icmp_ln86_reg_1458;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_287_fu_410_p2;
reg   [0:0] icmp_ln86_287_reg_1467;
wire   [0:0] icmp_ln86_288_fu_416_p2;
reg   [0:0] icmp_ln86_288_reg_1473;
wire   [0:0] icmp_ln86_290_fu_428_p2;
reg   [0:0] icmp_ln86_290_reg_1478;
wire   [0:0] icmp_ln86_291_fu_434_p2;
reg   [0:0] icmp_ln86_291_reg_1484;
wire   [0:0] icmp_ln86_296_fu_464_p2;
reg   [0:0] icmp_ln86_296_reg_1490;
wire   [0:0] icmp_ln86_297_fu_470_p2;
reg   [0:0] icmp_ln86_297_reg_1496;
wire   [0:0] icmp_ln86_298_fu_476_p2;
reg   [0:0] icmp_ln86_298_reg_1502;
wire   [0:0] icmp_ln86_299_fu_482_p2;
reg   [0:0] icmp_ln86_299_reg_1508;
wire   [0:0] icmp_ln86_308_fu_536_p2;
reg   [0:0] icmp_ln86_308_reg_1514;
wire   [0:0] icmp_ln86_309_fu_542_p2;
reg   [0:0] icmp_ln86_309_reg_1519;
wire   [0:0] icmp_ln86_310_fu_548_p2;
reg   [0:0] icmp_ln86_310_reg_1524;
wire   [0:0] icmp_ln86_311_fu_554_p2;
reg   [0:0] icmp_ln86_311_reg_1529;
wire   [0:0] icmp_ln86_312_fu_560_p2;
reg   [0:0] icmp_ln86_312_reg_1534;
wire   [0:0] icmp_ln86_313_fu_566_p2;
reg   [0:0] icmp_ln86_313_reg_1539;
wire   [0:0] icmp_ln86_314_fu_572_p2;
reg   [0:0] icmp_ln86_314_reg_1544;
wire   [4:0] select_ln117_292_fu_952_p3;
reg   [4:0] select_ln117_292_reg_1549;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_286_fu_404_p2;
wire   [0:0] xor_ln104_137_fu_584_p2;
wire   [0:0] and_ln102_fu_578_p2;
wire   [0:0] xor_ln104_139_fu_602_p2;
wire   [0:0] icmp_ln86_289_fu_422_p2;
wire   [0:0] and_ln104_fu_590_p2;
wire   [0:0] xor_ln104_140_fu_620_p2;
wire   [0:0] icmp_ln86_292_fu_440_p2;
wire   [0:0] and_ln102_275_fu_596_p2;
wire   [0:0] icmp_ln86_293_fu_446_p2;
wire   [0:0] and_ln104_55_fu_608_p2;
wire   [0:0] icmp_ln86_294_fu_452_p2;
wire   [0:0] and_ln102_276_fu_614_p2;
wire   [0:0] icmp_ln86_295_fu_458_p2;
wire   [0:0] and_ln104_56_fu_626_p2;
wire   [0:0] icmp_ln86_300_fu_488_p2;
wire   [0:0] and_ln102_279_fu_632_p2;
wire   [0:0] icmp_ln86_301_fu_494_p2;
wire   [0:0] xor_ln104_143_fu_638_p2;
wire   [0:0] and_ln102_303_fu_686_p2;
wire   [0:0] icmp_ln86_302_fu_500_p2;
wire   [0:0] and_ln102_280_fu_644_p2;
wire   [0:0] icmp_ln86_303_fu_506_p2;
wire   [0:0] xor_ln104_144_fu_650_p2;
wire   [0:0] and_ln102_304_fu_704_p2;
wire   [0:0] icmp_ln86_304_fu_512_p2;
wire   [0:0] and_ln102_281_fu_656_p2;
wire   [0:0] icmp_ln86_305_fu_518_p2;
wire   [0:0] xor_ln104_145_fu_662_p2;
wire   [0:0] and_ln102_305_fu_722_p2;
wire   [0:0] icmp_ln86_306_fu_524_p2;
wire   [0:0] and_ln102_282_fu_668_p2;
wire   [0:0] icmp_ln86_307_fu_530_p2;
wire   [0:0] xor_ln104_146_fu_674_p2;
wire   [0:0] and_ln102_306_fu_740_p2;
wire   [0:0] and_ln102_287_fu_680_p2;
wire   [0:0] xor_ln117_fu_752_p2;
wire   [0:0] and_ln102_288_fu_692_p2;
wire   [1:0] zext_ln117_fu_758_p1;
wire   [0:0] or_ln117_fu_762_p2;
wire   [1:0] select_ln117_fu_768_p3;
wire   [1:0] select_ln117_279_fu_776_p3;
wire   [0:0] and_ln102_289_fu_698_p2;
wire   [2:0] zext_ln117_30_fu_784_p1;
wire   [0:0] or_ln117_266_fu_788_p2;
wire   [2:0] select_ln117_280_fu_794_p3;
wire   [0:0] or_ln117_267_fu_802_p2;
wire   [0:0] and_ln102_290_fu_710_p2;
wire   [2:0] select_ln117_281_fu_808_p3;
wire   [0:0] or_ln117_268_fu_816_p2;
wire   [2:0] select_ln117_282_fu_822_p3;
wire   [2:0] select_ln117_283_fu_830_p3;
wire   [0:0] and_ln102_291_fu_716_p2;
wire   [3:0] zext_ln117_31_fu_838_p1;
wire   [0:0] or_ln117_269_fu_842_p2;
wire   [3:0] select_ln117_284_fu_848_p3;
wire   [0:0] or_ln117_270_fu_856_p2;
wire   [0:0] and_ln102_292_fu_728_p2;
wire   [3:0] select_ln117_285_fu_862_p3;
wire   [0:0] or_ln117_271_fu_870_p2;
wire   [3:0] select_ln117_286_fu_876_p3;
wire   [0:0] or_ln117_272_fu_884_p2;
wire   [0:0] and_ln102_293_fu_734_p2;
wire   [3:0] select_ln117_287_fu_890_p3;
wire   [0:0] or_ln117_273_fu_898_p2;
wire   [3:0] select_ln117_288_fu_904_p3;
wire   [0:0] or_ln117_274_fu_912_p2;
wire   [0:0] and_ln102_294_fu_746_p2;
wire   [3:0] select_ln117_289_fu_918_p3;
wire   [0:0] or_ln117_275_fu_926_p2;
wire   [3:0] select_ln117_290_fu_932_p3;
wire   [3:0] select_ln117_291_fu_940_p3;
wire   [4:0] zext_ln117_32_fu_948_p1;
wire   [0:0] xor_ln104_fu_960_p2;
wire   [0:0] xor_ln104_138_fu_970_p2;
wire   [0:0] and_ln102_274_fu_965_p2;
wire   [0:0] xor_ln104_141_fu_986_p2;
wire   [0:0] and_ln104_54_fu_975_p2;
wire   [0:0] xor_ln104_142_fu_1002_p2;
wire   [0:0] and_ln102_277_fu_981_p2;
wire   [0:0] and_ln104_57_fu_991_p2;
wire   [0:0] and_ln102_278_fu_997_p2;
wire   [0:0] and_ln104_58_fu_1007_p2;
wire   [0:0] and_ln102_283_fu_1013_p2;
wire   [0:0] xor_ln104_147_fu_1018_p2;
wire   [0:0] and_ln102_307_fu_1058_p2;
wire   [0:0] and_ln102_284_fu_1023_p2;
wire   [0:0] xor_ln104_148_fu_1028_p2;
wire   [0:0] and_ln102_308_fu_1074_p2;
wire   [0:0] and_ln102_285_fu_1033_p2;
wire   [0:0] xor_ln104_149_fu_1038_p2;
wire   [0:0] and_ln102_309_fu_1090_p2;
wire   [0:0] and_ln102_286_fu_1043_p2;
wire   [0:0] xor_ln104_150_fu_1048_p2;
wire   [0:0] and_ln102_310_fu_1106_p2;
wire   [0:0] and_ln102_295_fu_1053_p2;
wire   [0:0] or_ln117_276_fu_1117_p2;
wire   [0:0] or_ln117_277_fu_1122_p2;
wire   [0:0] and_ln102_296_fu_1063_p2;
wire   [4:0] select_ln117_293_fu_1127_p3;
wire   [0:0] or_ln117_278_fu_1134_p2;
wire   [4:0] select_ln117_294_fu_1140_p3;
wire   [0:0] or_ln117_279_fu_1148_p2;
wire   [0:0] and_ln102_297_fu_1069_p2;
wire   [4:0] select_ln117_295_fu_1153_p3;
wire   [0:0] or_ln117_280_fu_1161_p2;
wire   [4:0] select_ln117_296_fu_1167_p3;
wire   [0:0] or_ln117_281_fu_1175_p2;
wire   [0:0] and_ln102_298_fu_1079_p2;
wire   [4:0] select_ln117_297_fu_1181_p3;
wire   [0:0] or_ln117_282_fu_1189_p2;
wire   [4:0] select_ln117_298_fu_1195_p3;
wire   [0:0] or_ln117_283_fu_1203_p2;
wire   [0:0] and_ln102_299_fu_1085_p2;
wire   [4:0] select_ln117_299_fu_1208_p3;
wire   [0:0] or_ln117_284_fu_1216_p2;
wire   [4:0] select_ln117_300_fu_1222_p3;
wire   [0:0] or_ln117_285_fu_1230_p2;
wire   [0:0] and_ln102_300_fu_1095_p2;
wire   [4:0] select_ln117_301_fu_1236_p3;
wire   [0:0] or_ln117_286_fu_1244_p2;
wire   [4:0] select_ln117_302_fu_1250_p3;
wire   [0:0] or_ln117_287_fu_1258_p2;
wire   [0:0] and_ln102_301_fu_1101_p2;
wire   [4:0] select_ln117_303_fu_1264_p3;
wire   [0:0] or_ln117_288_fu_1272_p2;
wire   [4:0] select_ln117_304_fu_1278_p3;
wire   [0:0] or_ln117_289_fu_1286_p2;
wire   [0:0] and_ln102_302_fu_1111_p2;
wire   [4:0] select_ln117_305_fu_1292_p3;
wire   [0:0] or_ln117_290_fu_1300_p2;
wire   [4:0] select_ln117_306_fu_1306_p3;
wire   [12:0] agg_result_fu_1322_p65;
wire   [4:0] agg_result_fu_1322_p66;
wire   [12:0] agg_result_fu_1322_p67;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [4:0] agg_result_fu_1322_p1;
wire   [4:0] agg_result_fu_1322_p3;
wire   [4:0] agg_result_fu_1322_p5;
wire   [4:0] agg_result_fu_1322_p7;
wire   [4:0] agg_result_fu_1322_p9;
wire   [4:0] agg_result_fu_1322_p11;
wire   [4:0] agg_result_fu_1322_p13;
wire   [4:0] agg_result_fu_1322_p15;
wire   [4:0] agg_result_fu_1322_p17;
wire   [4:0] agg_result_fu_1322_p19;
wire   [4:0] agg_result_fu_1322_p21;
wire   [4:0] agg_result_fu_1322_p23;
wire   [4:0] agg_result_fu_1322_p25;
wire   [4:0] agg_result_fu_1322_p27;
wire   [4:0] agg_result_fu_1322_p29;
wire   [4:0] agg_result_fu_1322_p31;
wire  signed [4:0] agg_result_fu_1322_p33;
wire  signed [4:0] agg_result_fu_1322_p35;
wire  signed [4:0] agg_result_fu_1322_p37;
wire  signed [4:0] agg_result_fu_1322_p39;
wire  signed [4:0] agg_result_fu_1322_p41;
wire  signed [4:0] agg_result_fu_1322_p43;
wire  signed [4:0] agg_result_fu_1322_p45;
wire  signed [4:0] agg_result_fu_1322_p47;
wire  signed [4:0] agg_result_fu_1322_p49;
wire  signed [4:0] agg_result_fu_1322_p51;
wire  signed [4:0] agg_result_fu_1322_p53;
wire  signed [4:0] agg_result_fu_1322_p55;
wire  signed [4:0] agg_result_fu_1322_p57;
wire  signed [4:0] agg_result_fu_1322_p59;
wire  signed [4:0] agg_result_fu_1322_p61;
wire  signed [4:0] agg_result_fu_1322_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_13_1_1_x9 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x9_U1889(
    .din0(13'd6),
    .din1(13'd183),
    .din2(13'd8168),
    .din3(13'd7992),
    .din4(13'd7913),
    .din5(13'd348),
    .din6(13'd8134),
    .din7(13'd433),
    .din8(13'd8096),
    .din9(13'd528),
    .din10(13'd112),
    .din11(13'd389),
    .din12(13'd8178),
    .din13(13'd7969),
    .din14(13'd105),
    .din15(13'd8),
    .din16(13'd8065),
    .din17(13'd11),
    .din18(13'd7984),
    .din19(13'd2048),
    .din20(13'd7925),
    .din21(13'd7577),
    .din22(13'd7687),
    .din23(13'd396),
    .din24(13'd1065),
    .din25(13'd3),
    .din26(13'd635),
    .din27(13'd150),
    .din28(13'd8146),
    .din29(13'd7917),
    .din30(13'd601),
    .din31(13'd8183),
    .def(agg_result_fu_1322_p65),
    .sel(agg_result_fu_1322_p66),
    .dout(agg_result_fu_1322_p67)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln86_287_reg_1467 <= icmp_ln86_287_fu_410_p2;
        icmp_ln86_288_reg_1473 <= icmp_ln86_288_fu_416_p2;
        icmp_ln86_290_reg_1478 <= icmp_ln86_290_fu_428_p2;
        icmp_ln86_291_reg_1484 <= icmp_ln86_291_fu_434_p2;
        icmp_ln86_296_reg_1490 <= icmp_ln86_296_fu_464_p2;
        icmp_ln86_297_reg_1496 <= icmp_ln86_297_fu_470_p2;
        icmp_ln86_298_reg_1502 <= icmp_ln86_298_fu_476_p2;
        icmp_ln86_299_reg_1508 <= icmp_ln86_299_fu_482_p2;
        icmp_ln86_308_reg_1514 <= icmp_ln86_308_fu_536_p2;
        icmp_ln86_309_reg_1519 <= icmp_ln86_309_fu_542_p2;
        icmp_ln86_310_reg_1524 <= icmp_ln86_310_fu_548_p2;
        icmp_ln86_311_reg_1529 <= icmp_ln86_311_fu_554_p2;
        icmp_ln86_312_reg_1534 <= icmp_ln86_312_fu_560_p2;
        icmp_ln86_313_reg_1539 <= icmp_ln86_313_fu_566_p2;
        icmp_ln86_314_reg_1544 <= icmp_ln86_314_fu_572_p2;
        icmp_ln86_reg_1458 <= icmp_ln86_fu_398_p2;
        select_ln117_292_reg_1549 <= select_ln117_292_fu_952_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_fu_1322_p65 = 'bx;

assign agg_result_fu_1322_p66 = ((or_ln117_290_fu_1300_p2[0:0] == 1'b1) ? select_ln117_306_fu_1306_p3 : 5'd31);

assign and_ln102_274_fu_965_p2 = (xor_ln104_fu_960_p2 & icmp_ln86_287_reg_1467);

assign and_ln102_275_fu_596_p2 = (icmp_ln86_288_fu_416_p2 & and_ln102_fu_578_p2);

assign and_ln102_276_fu_614_p2 = (icmp_ln86_289_fu_422_p2 & and_ln104_fu_590_p2);

assign and_ln102_277_fu_981_p2 = (icmp_ln86_290_reg_1478 & and_ln102_274_fu_965_p2);

assign and_ln102_278_fu_997_p2 = (icmp_ln86_291_reg_1484 & and_ln104_54_fu_975_p2);

assign and_ln102_279_fu_632_p2 = (icmp_ln86_292_fu_440_p2 & and_ln102_275_fu_596_p2);

assign and_ln102_280_fu_644_p2 = (icmp_ln86_293_fu_446_p2 & and_ln104_55_fu_608_p2);

assign and_ln102_281_fu_656_p2 = (icmp_ln86_294_fu_452_p2 & and_ln102_276_fu_614_p2);

assign and_ln102_282_fu_668_p2 = (icmp_ln86_295_fu_458_p2 & and_ln104_56_fu_626_p2);

assign and_ln102_283_fu_1013_p2 = (icmp_ln86_296_reg_1490 & and_ln102_277_fu_981_p2);

assign and_ln102_284_fu_1023_p2 = (icmp_ln86_297_reg_1496 & and_ln104_57_fu_991_p2);

assign and_ln102_285_fu_1033_p2 = (icmp_ln86_298_reg_1502 & and_ln102_278_fu_997_p2);

assign and_ln102_286_fu_1043_p2 = (icmp_ln86_299_reg_1508 & and_ln104_58_fu_1007_p2);

assign and_ln102_287_fu_680_p2 = (icmp_ln86_300_fu_488_p2 & and_ln102_279_fu_632_p2);

assign and_ln102_288_fu_692_p2 = (and_ln102_303_fu_686_p2 & and_ln102_275_fu_596_p2);

assign and_ln102_289_fu_698_p2 = (icmp_ln86_302_fu_500_p2 & and_ln102_280_fu_644_p2);

assign and_ln102_290_fu_710_p2 = (and_ln104_55_fu_608_p2 & and_ln102_304_fu_704_p2);

assign and_ln102_291_fu_716_p2 = (icmp_ln86_304_fu_512_p2 & and_ln102_281_fu_656_p2);

assign and_ln102_292_fu_728_p2 = (and_ln102_305_fu_722_p2 & and_ln102_276_fu_614_p2);

assign and_ln102_293_fu_734_p2 = (icmp_ln86_306_fu_524_p2 & and_ln102_282_fu_668_p2);

assign and_ln102_294_fu_746_p2 = (and_ln104_56_fu_626_p2 & and_ln102_306_fu_740_p2);

assign and_ln102_295_fu_1053_p2 = (icmp_ln86_308_reg_1514 & and_ln102_283_fu_1013_p2);

assign and_ln102_296_fu_1063_p2 = (and_ln102_307_fu_1058_p2 & and_ln102_277_fu_981_p2);

assign and_ln102_297_fu_1069_p2 = (icmp_ln86_310_reg_1524 & and_ln102_284_fu_1023_p2);

assign and_ln102_298_fu_1079_p2 = (and_ln104_57_fu_991_p2 & and_ln102_308_fu_1074_p2);

assign and_ln102_299_fu_1085_p2 = (icmp_ln86_311_reg_1529 & and_ln102_285_fu_1033_p2);

assign and_ln102_300_fu_1095_p2 = (and_ln102_309_fu_1090_p2 & and_ln102_278_fu_997_p2);

assign and_ln102_301_fu_1101_p2 = (icmp_ln86_313_reg_1539 & and_ln102_286_fu_1043_p2);

assign and_ln102_302_fu_1111_p2 = (and_ln104_58_fu_1007_p2 & and_ln102_310_fu_1106_p2);

assign and_ln102_303_fu_686_p2 = (xor_ln104_143_fu_638_p2 & icmp_ln86_301_fu_494_p2);

assign and_ln102_304_fu_704_p2 = (xor_ln104_144_fu_650_p2 & icmp_ln86_303_fu_506_p2);

assign and_ln102_305_fu_722_p2 = (xor_ln104_145_fu_662_p2 & icmp_ln86_305_fu_518_p2);

assign and_ln102_306_fu_740_p2 = (xor_ln104_146_fu_674_p2 & icmp_ln86_307_fu_530_p2);

assign and_ln102_307_fu_1058_p2 = (xor_ln104_147_fu_1018_p2 & icmp_ln86_309_reg_1519);

assign and_ln102_308_fu_1074_p2 = (xor_ln104_148_fu_1028_p2 & icmp_ln86_288_reg_1473);

assign and_ln102_309_fu_1090_p2 = (xor_ln104_149_fu_1038_p2 & icmp_ln86_312_reg_1534);

assign and_ln102_310_fu_1106_p2 = (xor_ln104_150_fu_1048_p2 & icmp_ln86_314_reg_1544);

assign and_ln102_fu_578_p2 = (icmp_ln86_fu_398_p2 & icmp_ln86_286_fu_404_p2);

assign and_ln104_54_fu_975_p2 = (xor_ln104_fu_960_p2 & xor_ln104_138_fu_970_p2);

assign and_ln104_55_fu_608_p2 = (xor_ln104_139_fu_602_p2 & and_ln102_fu_578_p2);

assign and_ln104_56_fu_626_p2 = (xor_ln104_140_fu_620_p2 & and_ln104_fu_590_p2);

assign and_ln104_57_fu_991_p2 = (xor_ln104_141_fu_986_p2 & and_ln102_274_fu_965_p2);

assign and_ln104_58_fu_1007_p2 = (xor_ln104_142_fu_1002_p2 & and_ln104_54_fu_975_p2);

assign and_ln104_fu_590_p2 = (xor_ln104_137_fu_584_p2 & icmp_ln86_fu_398_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = agg_result_fu_1322_p67;

assign icmp_ln86_286_fu_404_p2 = (($signed(x_40_val) < $signed(18'd635)) ? 1'b1 : 1'b0);

assign icmp_ln86_287_fu_410_p2 = (($signed(x_21_val) < $signed(18'd257)) ? 1'b1 : 1'b0);

assign icmp_ln86_288_fu_416_p2 = (($signed(x_17_val) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_289_fu_422_p2 = (($signed(x_45_val) < $signed(18'd238)) ? 1'b1 : 1'b0);

assign icmp_ln86_290_fu_428_p2 = (($signed(x_52_val) < $signed(18'd82433)) ? 1'b1 : 1'b0);

assign icmp_ln86_291_fu_434_p2 = (($signed(x_22_val) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_292_fu_440_p2 = (($signed(x_32_val) < $signed(18'd670)) ? 1'b1 : 1'b0);

assign icmp_ln86_293_fu_446_p2 = (($signed(x_21_val) < $signed(18'd232)) ? 1'b1 : 1'b0);

assign icmp_ln86_294_fu_452_p2 = (($signed(x_52_val) < $signed(18'd44545)) ? 1'b1 : 1'b0);

assign icmp_ln86_295_fu_458_p2 = (($signed(x_21_val) < $signed(18'd179)) ? 1'b1 : 1'b0);

assign icmp_ln86_296_fu_464_p2 = (($signed(x_1_val) < $signed(18'd241113)) ? 1'b1 : 1'b0);

assign icmp_ln86_297_fu_470_p2 = (($signed(x_33_val) < $signed(18'd822)) ? 1'b1 : 1'b0);

assign icmp_ln86_298_fu_476_p2 = (($signed(x_34_val) < $signed(18'd453)) ? 1'b1 : 1'b0);

assign icmp_ln86_299_fu_482_p2 = (($signed(x_39_val) < $signed(18'd1223)) ? 1'b1 : 1'b0);

assign icmp_ln86_300_fu_488_p2 = (($signed(x_7_val) < $signed(18'd23901)) ? 1'b1 : 1'b0);

assign icmp_ln86_301_fu_494_p2 = (($signed(x_23_val) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_302_fu_500_p2 = (($signed(x_28_val) < $signed(18'd4452)) ? 1'b1 : 1'b0);

assign icmp_ln86_303_fu_506_p2 = (($signed(x_43_val) < $signed(18'd86)) ? 1'b1 : 1'b0);

assign icmp_ln86_304_fu_512_p2 = (($signed(x_12_val) < $signed(18'd260490)) ? 1'b1 : 1'b0);

assign icmp_ln86_305_fu_518_p2 = (($signed(x_33_val) < $signed(18'd871)) ? 1'b1 : 1'b0);

assign icmp_ln86_306_fu_524_p2 = (($signed(x_27_val) < $signed(18'd30858)) ? 1'b1 : 1'b0);

assign icmp_ln86_307_fu_530_p2 = (($signed(x_24_val) < $signed(18'd307)) ? 1'b1 : 1'b0);

assign icmp_ln86_308_fu_536_p2 = (($signed(x_46_val) < $signed(18'd233)) ? 1'b1 : 1'b0);

assign icmp_ln86_309_fu_542_p2 = (($signed(x_25_val) < $signed(18'd287)) ? 1'b1 : 1'b0);

assign icmp_ln86_310_fu_548_p2 = (($signed(x_17_val) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_311_fu_554_p2 = (($signed(x_23_val) < $signed(18'd21)) ? 1'b1 : 1'b0);

assign icmp_ln86_312_fu_560_p2 = (($signed(x_45_val) < $signed(18'd318)) ? 1'b1 : 1'b0);

assign icmp_ln86_313_fu_566_p2 = (($signed(x_34_val) < $signed(18'd485)) ? 1'b1 : 1'b0);

assign icmp_ln86_314_fu_572_p2 = (($signed(x_26_val) < $signed(18'd4004)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_398_p2 = (($signed(x_24_val) < $signed(18'd363)) ? 1'b1 : 1'b0);

assign or_ln117_266_fu_788_p2 = (and_ln102_289_fu_698_p2 | and_ln102_275_fu_596_p2);

assign or_ln117_267_fu_802_p2 = (and_ln102_280_fu_644_p2 | and_ln102_275_fu_596_p2);

assign or_ln117_268_fu_816_p2 = (or_ln117_267_fu_802_p2 | and_ln102_290_fu_710_p2);

assign or_ln117_269_fu_842_p2 = (and_ln102_fu_578_p2 | and_ln102_291_fu_716_p2);

assign or_ln117_270_fu_856_p2 = (and_ln102_fu_578_p2 | and_ln102_281_fu_656_p2);

assign or_ln117_271_fu_870_p2 = (or_ln117_270_fu_856_p2 | and_ln102_292_fu_728_p2);

assign or_ln117_272_fu_884_p2 = (and_ln102_fu_578_p2 | and_ln102_276_fu_614_p2);

assign or_ln117_273_fu_898_p2 = (or_ln117_272_fu_884_p2 | and_ln102_293_fu_734_p2);

assign or_ln117_274_fu_912_p2 = (or_ln117_272_fu_884_p2 | and_ln102_282_fu_668_p2);

assign or_ln117_275_fu_926_p2 = (or_ln117_274_fu_912_p2 | and_ln102_294_fu_746_p2);

assign or_ln117_276_fu_1117_p2 = (icmp_ln86_reg_1458 | and_ln102_295_fu_1053_p2);

assign or_ln117_277_fu_1122_p2 = (icmp_ln86_reg_1458 | and_ln102_283_fu_1013_p2);

assign or_ln117_278_fu_1134_p2 = (or_ln117_277_fu_1122_p2 | and_ln102_296_fu_1063_p2);

assign or_ln117_279_fu_1148_p2 = (icmp_ln86_reg_1458 | and_ln102_277_fu_981_p2);

assign or_ln117_280_fu_1161_p2 = (or_ln117_279_fu_1148_p2 | and_ln102_297_fu_1069_p2);

assign or_ln117_281_fu_1175_p2 = (or_ln117_279_fu_1148_p2 | and_ln102_284_fu_1023_p2);

assign or_ln117_282_fu_1189_p2 = (or_ln117_281_fu_1175_p2 | and_ln102_298_fu_1079_p2);

assign or_ln117_283_fu_1203_p2 = (icmp_ln86_reg_1458 | and_ln102_274_fu_965_p2);

assign or_ln117_284_fu_1216_p2 = (or_ln117_283_fu_1203_p2 | and_ln102_299_fu_1085_p2);

assign or_ln117_285_fu_1230_p2 = (or_ln117_283_fu_1203_p2 | and_ln102_285_fu_1033_p2);

assign or_ln117_286_fu_1244_p2 = (or_ln117_285_fu_1230_p2 | and_ln102_300_fu_1095_p2);

assign or_ln117_287_fu_1258_p2 = (or_ln117_283_fu_1203_p2 | and_ln102_278_fu_997_p2);

assign or_ln117_288_fu_1272_p2 = (or_ln117_287_fu_1258_p2 | and_ln102_301_fu_1101_p2);

assign or_ln117_289_fu_1286_p2 = (or_ln117_287_fu_1258_p2 | and_ln102_286_fu_1043_p2);

assign or_ln117_290_fu_1300_p2 = (or_ln117_289_fu_1286_p2 | and_ln102_302_fu_1111_p2);

assign or_ln117_fu_762_p2 = (and_ln102_288_fu_692_p2 | and_ln102_279_fu_632_p2);

assign select_ln117_279_fu_776_p3 = ((or_ln117_fu_762_p2[0:0] == 1'b1) ? select_ln117_fu_768_p3 : 2'd3);

assign select_ln117_280_fu_794_p3 = ((and_ln102_275_fu_596_p2[0:0] == 1'b1) ? zext_ln117_30_fu_784_p1 : 3'd4);

assign select_ln117_281_fu_808_p3 = ((or_ln117_266_fu_788_p2[0:0] == 1'b1) ? select_ln117_280_fu_794_p3 : 3'd5);

assign select_ln117_282_fu_822_p3 = ((or_ln117_267_fu_802_p2[0:0] == 1'b1) ? select_ln117_281_fu_808_p3 : 3'd6);

assign select_ln117_283_fu_830_p3 = ((or_ln117_268_fu_816_p2[0:0] == 1'b1) ? select_ln117_282_fu_822_p3 : 3'd7);

assign select_ln117_284_fu_848_p3 = ((and_ln102_fu_578_p2[0:0] == 1'b1) ? zext_ln117_31_fu_838_p1 : 4'd8);

assign select_ln117_285_fu_862_p3 = ((or_ln117_269_fu_842_p2[0:0] == 1'b1) ? select_ln117_284_fu_848_p3 : 4'd9);

assign select_ln117_286_fu_876_p3 = ((or_ln117_270_fu_856_p2[0:0] == 1'b1) ? select_ln117_285_fu_862_p3 : 4'd10);

assign select_ln117_287_fu_890_p3 = ((or_ln117_271_fu_870_p2[0:0] == 1'b1) ? select_ln117_286_fu_876_p3 : 4'd11);

assign select_ln117_288_fu_904_p3 = ((or_ln117_272_fu_884_p2[0:0] == 1'b1) ? select_ln117_287_fu_890_p3 : 4'd12);

assign select_ln117_289_fu_918_p3 = ((or_ln117_273_fu_898_p2[0:0] == 1'b1) ? select_ln117_288_fu_904_p3 : 4'd13);

assign select_ln117_290_fu_932_p3 = ((or_ln117_274_fu_912_p2[0:0] == 1'b1) ? select_ln117_289_fu_918_p3 : 4'd14);

assign select_ln117_291_fu_940_p3 = ((or_ln117_275_fu_926_p2[0:0] == 1'b1) ? select_ln117_290_fu_932_p3 : 4'd15);

assign select_ln117_292_fu_952_p3 = ((icmp_ln86_fu_398_p2[0:0] == 1'b1) ? zext_ln117_32_fu_948_p1 : 5'd16);

assign select_ln117_293_fu_1127_p3 = ((or_ln117_276_fu_1117_p2[0:0] == 1'b1) ? select_ln117_292_reg_1549 : 5'd17);

assign select_ln117_294_fu_1140_p3 = ((or_ln117_277_fu_1122_p2[0:0] == 1'b1) ? select_ln117_293_fu_1127_p3 : 5'd18);

assign select_ln117_295_fu_1153_p3 = ((or_ln117_278_fu_1134_p2[0:0] == 1'b1) ? select_ln117_294_fu_1140_p3 : 5'd19);

assign select_ln117_296_fu_1167_p3 = ((or_ln117_279_fu_1148_p2[0:0] == 1'b1) ? select_ln117_295_fu_1153_p3 : 5'd20);

assign select_ln117_297_fu_1181_p3 = ((or_ln117_280_fu_1161_p2[0:0] == 1'b1) ? select_ln117_296_fu_1167_p3 : 5'd21);

assign select_ln117_298_fu_1195_p3 = ((or_ln117_281_fu_1175_p2[0:0] == 1'b1) ? select_ln117_297_fu_1181_p3 : 5'd22);

assign select_ln117_299_fu_1208_p3 = ((or_ln117_282_fu_1189_p2[0:0] == 1'b1) ? select_ln117_298_fu_1195_p3 : 5'd23);

assign select_ln117_300_fu_1222_p3 = ((or_ln117_283_fu_1203_p2[0:0] == 1'b1) ? select_ln117_299_fu_1208_p3 : 5'd24);

assign select_ln117_301_fu_1236_p3 = ((or_ln117_284_fu_1216_p2[0:0] == 1'b1) ? select_ln117_300_fu_1222_p3 : 5'd25);

assign select_ln117_302_fu_1250_p3 = ((or_ln117_285_fu_1230_p2[0:0] == 1'b1) ? select_ln117_301_fu_1236_p3 : 5'd26);

assign select_ln117_303_fu_1264_p3 = ((or_ln117_286_fu_1244_p2[0:0] == 1'b1) ? select_ln117_302_fu_1250_p3 : 5'd27);

assign select_ln117_304_fu_1278_p3 = ((or_ln117_287_fu_1258_p2[0:0] == 1'b1) ? select_ln117_303_fu_1264_p3 : 5'd28);

assign select_ln117_305_fu_1292_p3 = ((or_ln117_288_fu_1272_p2[0:0] == 1'b1) ? select_ln117_304_fu_1278_p3 : 5'd29);

assign select_ln117_306_fu_1306_p3 = ((or_ln117_289_fu_1286_p2[0:0] == 1'b1) ? select_ln117_305_fu_1292_p3 : 5'd30);

assign select_ln117_fu_768_p3 = ((and_ln102_279_fu_632_p2[0:0] == 1'b1) ? zext_ln117_fu_758_p1 : 2'd2);

assign xor_ln104_137_fu_584_p2 = (icmp_ln86_286_fu_404_p2 ^ 1'd1);

assign xor_ln104_138_fu_970_p2 = (icmp_ln86_287_reg_1467 ^ 1'd1);

assign xor_ln104_139_fu_602_p2 = (icmp_ln86_288_fu_416_p2 ^ 1'd1);

assign xor_ln104_140_fu_620_p2 = (icmp_ln86_289_fu_422_p2 ^ 1'd1);

assign xor_ln104_141_fu_986_p2 = (icmp_ln86_290_reg_1478 ^ 1'd1);

assign xor_ln104_142_fu_1002_p2 = (icmp_ln86_291_reg_1484 ^ 1'd1);

assign xor_ln104_143_fu_638_p2 = (icmp_ln86_292_fu_440_p2 ^ 1'd1);

assign xor_ln104_144_fu_650_p2 = (icmp_ln86_293_fu_446_p2 ^ 1'd1);

assign xor_ln104_145_fu_662_p2 = (icmp_ln86_294_fu_452_p2 ^ 1'd1);

assign xor_ln104_146_fu_674_p2 = (icmp_ln86_295_fu_458_p2 ^ 1'd1);

assign xor_ln104_147_fu_1018_p2 = (icmp_ln86_296_reg_1490 ^ 1'd1);

assign xor_ln104_148_fu_1028_p2 = (icmp_ln86_297_reg_1496 ^ 1'd1);

assign xor_ln104_149_fu_1038_p2 = (icmp_ln86_298_reg_1502 ^ 1'd1);

assign xor_ln104_150_fu_1048_p2 = (icmp_ln86_299_reg_1508 ^ 1'd1);

assign xor_ln104_fu_960_p2 = (icmp_ln86_reg_1458 ^ 1'd1);

assign xor_ln117_fu_752_p2 = (1'd1 ^ and_ln102_287_fu_680_p2);

assign zext_ln117_30_fu_784_p1 = select_ln117_279_fu_776_p3;

assign zext_ln117_31_fu_838_p1 = select_ln117_283_fu_830_p3;

assign zext_ln117_32_fu_948_p1 = select_ln117_291_fu_940_p3;

assign zext_ln117_fu_758_p1 = xor_ln117_fu_752_p2;

endmodule //my_prj_decision_function_11
