INFO: [VRFC 10-163] Analyzing VHDL file "/home/tutel/DigitalDesign/round_robin_arbiter/round_robin_arbiter.srcs/sources_1/new/round_robin_arbiter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'round_robin_arbiter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tutel/DigitalDesign/round_robin_arbiter/round_robin_arbiter.srcs/sim_1/new/rra_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rra_tb'
