

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 21:48:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17260543|  17261206|  0.173 sec|  0.173 sec|  17260543|  17261206|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c3_fu_205              |load_input_buffer_c3              |    73739|    73739|  0.737 ms|  0.737 ms|   73739|   73739|       no|
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_conv3_Pipeline_IN_ROW_COL1_fu_226        |conv3_Pipeline_IN_ROW_COL1        |   258433|   258433|  2.584 ms|  2.584 ms|  258433|  258433|       no|
        |grp_conv3_Pipeline_RELU_fu_240               |conv3_Pipeline_RELU               |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv3_Pipeline_4_fu_251                  |conv3_Pipeline_4                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_RELU1_fu_264              |conv3_Pipeline_RELU1              |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv3_Pipeline_6_fu_274                  |conv3_Pipeline_6                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_CLEARW_fu_286             |conv3_Pipeline_CLEARW             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW2_fu_296            |conv3_Pipeline_CLEARW2            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW3_fu_305            |conv3_Pipeline_CLEARW3            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17260542|  17261205|  338442 ~ 338455|          -|          -|    51|        no|
        | + EXPORTH  |      4701|      4709|             1567|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 38 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_30, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_31, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_5, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 42 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 43 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 44 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 45 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i62 %trunc_ln" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 47 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln120" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 48 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 0, i8 %h_1" [src/conv3.cpp:33]   --->   Operation 49 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h_1" [src/conv3.cpp:33]   --->   Operation 51 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:33]   --->   Operation 52 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %TILE_IN.split, void %for.end77" [src/conv3.cpp:33]   --->   Operation 53 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [src/conv3.cpp:69]   --->   Operation 54 'ret' 'ret_ln69' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 55 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 57 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 58 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 59 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 60 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 61 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 62 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 63 [2/2] (4.44ns)   --->   "%call_ln36 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i" [src/conv3.cpp:36]   --->   Operation 63 'call' 'call_ln36' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln120 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 64 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln36 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i" [src/conv3.cpp:36]   --->   Operation 65 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %weight_buffer_0" [src/conv3.cpp:120->src/conv3.cpp:37]   --->   Operation 66 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %weight_buffer_0, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %h_2" [src/conv3.cpp:133->src/conv3.cpp:66]   --->   Operation 68 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:33]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv3.cpp:33]   --->   Operation 70 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %weight_buffer_0, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln137 = br void %RELU.0.i" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 72 'br' 'br_ln137' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln137, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 73 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.67ns)   --->   "%icmp_ln137 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 74 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 75 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i3 %bh" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 76 'zext' 'zext_ln137' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 77 [2/2] (1.23ns)   --->   "%call_ln137 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 77 'call' 'call_ln137' <Predicate = (icmp_ln137)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 78 [1/1] (0.76ns)   --->   "%add_ln140 = add i9 %zext_ln137, i9 %zext_ln133" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 78 'add' 'add_ln140' <Predicate = (icmp_ln137)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln140, i10 0" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i19 %shl_ln" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 80 'zext' 'zext_ln140' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln140_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln140, i2 0" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 81 'bitconcatenate' 'shl_ln140_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i11 %shl_ln140_1" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 82 'zext' 'zext_ln140_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.88ns)   --->   "%sub_ln140 = sub i20 %zext_ln140, i20 %zext_ln140_1" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 83 'sub' 'sub_ln140' <Predicate = (icmp_ln137)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i20 %sub_ln140" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 84 'sext' 'sext_ln140' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln140_1 = add i64 %sext_ln140, i64 %output_ftmap_read" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 85 'add' 'add_ln140_1' <Predicate = (icmp_ln137)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln140_1, i32 2, i32 63" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 86 'partselect' 'trunc_ln4' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln140 = or i3 %bh, i3 1" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 87 'or' 'or_ln140' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i3 %or_ln140" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 88 'zext' 'zext_ln140_2' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln140_2 = add i9 %zext_ln140_2, i9 %zext_ln133" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 89 'add' 'add_ln140_2' <Predicate = (icmp_ln137)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln140_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln140_2, i10 0" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 90 'bitconcatenate' 'shl_ln140_2' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i19 %shl_ln140_2" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 91 'zext' 'zext_ln140_3' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln140_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln140_2, i2 0" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 92 'bitconcatenate' 'shl_ln140_3' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i11 %shl_ln140_3" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 93 'zext' 'zext_ln140_4' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.88ns)   --->   "%sub_ln140_1 = sub i20 %zext_ln140_3, i20 %zext_ln140_4" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 94 'sub' 'sub_ln140_1' <Predicate = (icmp_ln137)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i20 %sub_ln140_1" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 95 'sext' 'sext_ln140_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (1.08ns)   --->   "%add_ln140_3 = add i64 %sext_ln140_1, i64 %output_ftmap_read" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 96 'add' 'add_ln140_3' <Predicate = (icmp_ln137)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln137 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 97 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i62 %trunc_ln4" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 98 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln150" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 99 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (7.30ns)   --->   "%empty_205 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 100 'writereq' 'empty_205' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 101 [2/2] (1.23ns)   --->   "%call_ln150 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 101 'call' 'call_ln150' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln150 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 102 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 103 [5/5] (7.30ns)   --->   "%empty_206 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 103 'writeresp' 'empty_206' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 104 [4/5] (7.30ns)   --->   "%empty_206 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 104 'writeresp' 'empty_206' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 105 [3/5] (7.30ns)   --->   "%empty_206 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 105 'writeresp' 'empty_206' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 106 [2/5] (7.30ns)   --->   "%empty_206 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 106 'writeresp' 'empty_206' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 108 'specloopname' 'specloopname_ln137' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_23 : Operation 109 [1/5] (7.30ns)   --->   "%empty_206 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 109 'writeresp' 'empty_206' <Predicate = (icmp_ln137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 110 [1/1] (0.67ns)   --->   "%icmp_ln137_1 = icmp_ult  i3 %or_ln140, i3 5" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 110 'icmp' 'icmp_ln137_1' <Predicate = (icmp_ln137)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 111 'br' 'br_ln137' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_23 : Operation 112 [2/2] (1.23ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU1, i3 %or_ln140, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 112 'call' 'call_ln140' <Predicate = (icmp_ln137 & icmp_ln137_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln140_3, i32 2, i32 63" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 113 'partselect' 'trunc_ln150_1' <Predicate = (icmp_ln137 & icmp_ln137_1)> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.67ns)   --->   "%add_ln137 = add i3 %bh, i3 2" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 114 'add' 'add_ln137' <Predicate = (icmp_ln137 & icmp_ln137_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln73 = br void %CLEARW.0.i.i" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 115 'br' 'br_ln73' <Predicate = (!icmp_ln137_1) | (!icmp_ln137)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU1, i3 %or_ln140, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:140->src/conv3.cpp:66]   --->   Operation 116 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln150_1 = sext i62 %trunc_ln150_1" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 117 'sext' 'sext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln150_1" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 118 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (7.30ns)   --->   "%empty_207 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 119 'writereq' 'empty_207' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 120 [2/2] (1.23ns)   --->   "%call_ln150 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln150_1, i3 %or_ln140, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 120 'call' 'call_ln150' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln150 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln150_1, i3 %or_ln140, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:150->src/conv3.cpp:66]   --->   Operation 121 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 122 [5/5] (7.30ns)   --->   "%empty_208 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 122 'writeresp' 'empty_208' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 123 [4/5] (7.30ns)   --->   "%empty_208 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 123 'writeresp' 'empty_208' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 124 [3/5] (7.30ns)   --->   "%empty_208 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 124 'writeresp' 'empty_208' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 125 [2/5] (7.30ns)   --->   "%empty_208 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 125 'writeresp' 'empty_208' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 126 [1/5] (7.30ns)   --->   "%empty_208 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 126 'writeresp' 'empty_208' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln137 = br void %RELU.0.i" [src/conv3.cpp:137->src/conv3.cpp:66]   --->   Operation 127 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 128 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln73_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 128 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 129 [1/1] (0.67ns)   --->   "%icmp_ln73 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 129 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 130 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 131 [2/2] (1.23ns)   --->   "%call_ln73 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 131 'call' 'call_ln73' <Predicate = (icmp_ln73)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 132 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 133 [1/1] (0.67ns)   --->   "%add_ln73 = add i3 %h, i3 1" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 133 'add' 'add_ln73' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 134 [2/2] (1.23ns)   --->   "%call_ln73 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln73, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 134 'call' 'call_ln73' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 136 'specloopname' 'specloopname_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_35 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln73, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 137 'call' 'call_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 138 [1/1] (0.67ns)   --->   "%add_ln73_1 = add i3 %h, i3 2" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 138 'add' 'add_ln73_1' <Predicate = (icmp_ln73)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 139 [1/1] (0.67ns)   --->   "%icmp_ln73_1 = icmp_ult  i3 %add_ln73_1, i3 5" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 139 'icmp' 'icmp_ln73_1' <Predicate = (icmp_ln73)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 140 'br' 'br_ln73' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_35 : Operation 141 [1/1] (0.67ns)   --->   "%add_ln73_2 = add i3 %h, i3 3" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 141 'add' 'add_ln73_2' <Predicate = (icmp_ln73 & icmp_ln73_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln33 = add i8 %h_2, i8 5" [src/conv3.cpp:33]   --->   Operation 142 'add' 'add_ln33' <Predicate = (!icmp_ln73_1) | (!icmp_ln73)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 %add_ln33, i8 %h_1" [src/conv3.cpp:33]   --->   Operation 143 'store' 'store_ln33' <Predicate = (!icmp_ln73_1) | (!icmp_ln73)> <Delay = 0.42>
ST_35 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 144 'br' 'br_ln33' <Predicate = (!icmp_ln73_1) | (!icmp_ln73)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 145 [2/2] (1.23ns)   --->   "%call_ln73 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln73_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 145 'call' 'call_ln73' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln73_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 146 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln73 = br void %CLEARW.0.i.i" [src/conv3.cpp:73->src/conv3.cpp:153->src/conv3.cpp:66]   --->   Operation 147 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_1                       (alloca           ) [ 01111111111111111111111111111111111111]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 00111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 00111111111111111111111111111111111111]
conv3_weights_read        (read             ) [ 00000000000000000000000000000000000000]
input_ftmap_read          (read             ) [ 00111111111111111111111111111111111111]
trunc_ln                  (partselect       ) [ 00111111111111111111111111111111111111]
sext_ln120                (sext             ) [ 00000000000000000000000000000000000000]
w3_addr                   (getelementptr    ) [ 00111111111111111111111111111111111111]
store_ln33                (store            ) [ 00000000000000000000000000000000000000]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000]
h_2                       (load             ) [ 00011111111111111111111111111111111111]
icmp_ln33                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000]
ret_ln69                  (ret              ) [ 00000000000000000000000000000000000000]
empty                     (readreq          ) [ 00000000000000000000000000000000000000]
call_ln36                 (call             ) [ 00000000000000000000000000000000000000]
call_ln120                (call             ) [ 00000000000000000000000000000000000000]
zext_ln133                (zext             ) [ 00000000000000011111111111111111000000]
speclooptripcount_ln33    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln33         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln0                  (call             ) [ 00000000000000000000000000000000000000]
br_ln137                  (br               ) [ 00111111111111111111111111111111111111]
bh                        (phi              ) [ 00000000000000011111111100000000000000]
icmp_ln137                (icmp             ) [ 00111111111111111111111111111111111111]
br_ln137                  (br               ) [ 00000000000000000000000000000000000000]
zext_ln137                (zext             ) [ 00000000000000000000000000000000000000]
add_ln140                 (add              ) [ 00000000000000000000000000000000000000]
shl_ln                    (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln140                (zext             ) [ 00000000000000000000000000000000000000]
shl_ln140_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln140_1              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln140                 (sub              ) [ 00000000000000000000000000000000000000]
sext_ln140                (sext             ) [ 00000000000000000000000000000000000000]
add_ln140_1               (add              ) [ 00000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 00000000000000001110000000000000000000]
or_ln140                  (or               ) [ 00000000000000001111111111100000000000]
zext_ln140_2              (zext             ) [ 00000000000000000000000000000000000000]
add_ln140_2               (add              ) [ 00000000000000000000000000000000000000]
shl_ln140_2               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln140_3              (zext             ) [ 00000000000000000000000000000000000000]
shl_ln140_3               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln140_4              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln140_1               (sub              ) [ 00000000000000000000000000000000000000]
sext_ln140_1              (sext             ) [ 00000000000000000000000000000000000000]
add_ln140_3               (add              ) [ 00000000000000001111111100000000000000]
call_ln137                (call             ) [ 00000000000000000000000000000000000000]
sext_ln150                (sext             ) [ 00000000000000000000000000000000000000]
o_addr                    (getelementptr    ) [ 00111111111111110111111111111111111111]
empty_205                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln150                (call             ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln137   (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln137        (specloopname     ) [ 00000000000000000000000000000000000000]
empty_206                 (writeresp        ) [ 00000000000000000000000000000000000000]
icmp_ln137_1              (icmp             ) [ 00111111111111111111111111111111111111]
br_ln137                  (br               ) [ 00000000000000000000000000000000000000]
trunc_ln150_1             (partselect       ) [ 00000000000000000000000011100000000000]
add_ln137                 (add              ) [ 00111111111111110000000011111111111111]
br_ln73                   (br               ) [ 00111111111111111111111111111111111111]
call_ln140                (call             ) [ 00000000000000000000000000000000000000]
sext_ln150_1              (sext             ) [ 00000000000000000000000000000000000000]
o_addr_1                  (getelementptr    ) [ 00000000000000000000000001111111000000]
empty_207                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln150                (call             ) [ 00000000000000000000000000000000000000]
empty_208                 (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln137                  (br               ) [ 00111111111111111111111111111111111111]
h                         (phi              ) [ 00000000000000000000000000000000111100]
icmp_ln73                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln73                   (br               ) [ 00000000000000000000000000000000000000]
call_ln73                 (call             ) [ 00000000000000000000000000000000000000]
add_ln73                  (add              ) [ 00111111111111111111111111111111100111]
speclooptripcount_ln73    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln73         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln73                 (call             ) [ 00000000000000000000000000000000000000]
add_ln73_1                (add              ) [ 00000000000000000000000000000000000011]
icmp_ln73_1               (icmp             ) [ 00111111111111111111111111111111111111]
br_ln73                   (br               ) [ 00000000000000000000000000000000000000]
add_ln73_2                (add              ) [ 00111111111111111111111111111111100011]
add_ln33                  (add              ) [ 00000000000000000000000000000000000000]
store_ln33                (store            ) [ 00000000000000000000000000000000000000]
br_ln33                   (br               ) [ 00000000000000000000000000000000000000]
call_ln73                 (call             ) [ 00000000000000000000000000000000000000]
br_ln73                   (br               ) [ 00111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_ROW_COL1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="h_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_ftmap_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv3_biases_0_0_val_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv3_weights_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_ftmap_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_writeresp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="9" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_205/16 empty_206/19 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_writeresp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_207/24 empty_208/27 "/>
</bind>
</comp>

<comp id="181" class="1005" name="bh_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="bh_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/15 "/>
</bind>
</comp>

<comp id="193" class="1005" name="h_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="h_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/32 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_load_input_buffer_c3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="64" slack="10"/>
<pin id="209" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="4" bw="32" slack="0"/>
<pin id="211" dir="0" index="5" bw="32" slack="0"/>
<pin id="212" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="62" slack="10"/>
<pin id="221" dir="0" index="3" bw="32" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_conv3_Pipeline_IN_ROW_COL1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="32" slack="0"/>
<pin id="231" dir="0" index="4" bw="32" slack="0"/>
<pin id="232" dir="0" index="5" bw="32" slack="0"/>
<pin id="233" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_conv3_Pipeline_RELU_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="14"/>
<pin id="244" dir="0" index="3" bw="32" slack="0"/>
<pin id="245" dir="0" index="4" bw="32" slack="0"/>
<pin id="246" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln137/15 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_conv3_Pipeline_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="62" slack="2"/>
<pin id="255" dir="0" index="3" bw="3" slack="2"/>
<pin id="256" dir="0" index="4" bw="32" slack="0"/>
<pin id="257" dir="0" index="5" bw="32" slack="0"/>
<pin id="258" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/17 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_conv3_Pipeline_RELU1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="8"/>
<pin id="267" dir="0" index="2" bw="32" slack="22"/>
<pin id="268" dir="0" index="3" bw="32" slack="0"/>
<pin id="269" dir="0" index="4" bw="32" slack="0"/>
<pin id="270" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/23 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_conv3_Pipeline_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="62" slack="2"/>
<pin id="278" dir="0" index="3" bw="3" slack="10"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="0" index="5" bw="32" slack="0"/>
<pin id="281" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/25 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="32" slack="0"/>
<pin id="291" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/32 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_conv3_Pipeline_CLEARW2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="0" index="3" bw="32" slack="0"/>
<pin id="301" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/34 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_conv3_Pipeline_CLEARW3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="1"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="32" slack="0"/>
<pin id="310" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/36 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="62" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln120_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="62" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="w3_addr_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="62" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln33_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="h_2_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln33_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln133_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="350" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/14 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln137_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/15 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln137_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/15 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln140_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="1"/>
<pin id="364" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/15 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="19" slack="0"/>
<pin id="368" dir="0" index="1" bw="9" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln140_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="19" slack="0"/>
<pin id="376" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/15 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln140_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1/15 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln140_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/15 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln140_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="19" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/15 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln140_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="20" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/15 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln140_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="20" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="14"/>
<pin id="403" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/15 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="62" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="0" index="2" bw="3" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln140_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln140/15 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln140_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/15 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln140_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="1"/>
<pin id="428" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_2/15 "/>
</bind>
</comp>

<comp id="430" class="1004" name="shl_ln140_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_2/15 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln140_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="0"/>
<pin id="440" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/15 "/>
</bind>
</comp>

<comp id="442" class="1004" name="shl_ln140_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_3/15 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln140_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/15 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln140_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="19" slack="0"/>
<pin id="456" dir="0" index="1" bw="11" slack="0"/>
<pin id="457" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/15 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln140_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="20" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln140_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="20" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="14"/>
<pin id="467" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_3/15 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln150_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="62" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/16 "/>
</bind>
</comp>

<comp id="472" class="1004" name="o_addr_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="62" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/16 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln137_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="8"/>
<pin id="481" dir="0" index="1" bw="3" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137_1/23 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln150_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="62" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="8"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln150_1/23 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln137_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="8"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/23 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln150_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="62" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150_1/24 "/>
</bind>
</comp>

<comp id="502" class="1004" name="o_addr_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="62" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/24 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln73_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/32 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln73_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="2"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/34 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln73_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="3"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/35 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln73_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="3" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/35 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln73_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="3"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/35 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln33_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/35 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln33_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="26"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/35 "/>
</bind>
</comp>

<comp id="550" class="1005" name="h_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="output_ftmap_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="14"/>
<pin id="559" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="conv3_biases_0_0_val_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="14"/>
<pin id="565" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="569" class="1005" name="input_ftmap_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="10"/>
<pin id="571" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="62" slack="10"/>
<pin id="576" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="579" class="1005" name="w3_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="2"/>
<pin id="581" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="zext_ln133_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="1"/>
<pin id="592" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln137_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="8"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln137 "/>
</bind>
</comp>

<comp id="600" class="1005" name="trunc_ln4_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="62" slack="1"/>
<pin id="602" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="or_ln140_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="8"/>
<pin id="608" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln140 "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln140_3_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="8"/>
<pin id="615" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln140_3 "/>
</bind>
</comp>

<comp id="618" class="1005" name="o_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="3"/>
<pin id="620" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln150_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="1"/>
<pin id="628" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln150_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="add_ln137_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="637" class="1005" name="o_addr_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="3"/>
<pin id="639" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="icmp_ln73_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="3"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln73_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="1"/>
<pin id="648" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln73_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="1"/>
<pin id="653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="add_ln73_2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="1"/>
<pin id="661" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="98" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="100" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="104" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="178"><net_src comp="98" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="100" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="104" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="205" pin=4"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="205" pin=5"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="247"><net_src comp="86" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="185" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="259"><net_src comp="102" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="181" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="251" pin=5"/></net>

<net id="271"><net_src comp="110" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="282"><net_src comp="114" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="292"><net_src comp="116" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="197" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="118" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="311"><net_src comp="128" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="146" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="185" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="84" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="185" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="88" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="90" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="92" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="361" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="374" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="400" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="419"><net_src comp="185" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="88" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="90" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="425" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="94" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="438" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="476"><net_src comp="10" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="483"><net_src comp="84" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="181" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="112" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="506"><net_src comp="10" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="513"><net_src comp="197" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="84" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="193" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="96" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="526"><net_src comp="193" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="112" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="193" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="124" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="126" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="130" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="560"><net_src comp="134" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="566"><net_src comp="140" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="572"><net_src comp="152" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="577"><net_src comp="314" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="582"><net_src comp="328" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="593"><net_src comp="348" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="599"><net_src comp="351" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="405" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="609"><net_src comp="415" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="616"><net_src comp="464" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="621"><net_src comp="472" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="629"><net_src comp="484" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="635"><net_src comp="493" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="640"><net_src comp="502" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="645"><net_src comp="509" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="515" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="654"><net_src comp="522" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="662"><net_src comp="534" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o | {16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {11 12 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i | {11 12 }
	Port: weight_buffer_0 | {11 12 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {13 14 15 16 23 24 32 33 34 35 36 37 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o | {13 14 15 16 23 24 32 33 34 35 36 37 }
 - Input state : 
	Port: conv3 : i3 | {11 12 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {13 14 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_i | {13 14 }
	Port: conv3 : weight_buffer_0 | {13 14 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {13 14 15 16 17 18 23 24 25 26 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_o | {13 14 15 16 17 18 23 24 25 26 }
  - Chain level:
	State 1
		sext_ln120 : 1
		w3_addr : 2
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		br_ln33 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln137 : 1
		br_ln137 : 2
		zext_ln137 : 1
		call_ln137 : 1
		add_ln140 : 2
		shl_ln : 3
		zext_ln140 : 4
		shl_ln140_1 : 3
		zext_ln140_1 : 4
		sub_ln140 : 5
		sext_ln140 : 6
		add_ln140_1 : 7
		trunc_ln4 : 8
		or_ln140 : 1
		zext_ln140_2 : 1
		add_ln140_2 : 2
		shl_ln140_2 : 3
		zext_ln140_3 : 4
		shl_ln140_3 : 3
		zext_ln140_4 : 4
		sub_ln140_1 : 5
		sext_ln140_1 : 6
		add_ln140_3 : 7
	State 16
		o_addr : 1
		empty_205 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		br_ln137 : 1
	State 24
		o_addr_1 : 1
		empty_207 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln73 : 1
		br_ln73 : 2
		call_ln73 : 1
	State 33
	State 34
		call_ln73 : 1
	State 35
		icmp_ln73_1 : 1
		br_ln73 : 2
		store_ln33 : 1
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       grp_load_input_buffer_c3_fu_205       |    1    | 7.04964 |   8436  |   5589  |
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217 |    0    |    0    |   125   |   203   |
|          |    grp_conv3_Pipeline_IN_ROW_COL1_fu_226    |    27   | 21.9339 |   7742  |   6332  |
|          |        grp_conv3_Pipeline_RELU_fu_240       |    2    |  1.708  |   355   |   338   |
|   call   |         grp_conv3_Pipeline_4_fu_251         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_RELU1_fu_264       |    2    |  1.708  |   355   |   338   |
|          |         grp_conv3_Pipeline_6_fu_274         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_CLEARW_fu_286      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW2_fu_296      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW3_fu_305      |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln140_fu_361              |    0    |    0    |    0    |    15   |
|          |              add_ln140_1_fu_400             |    0    |    0    |    0    |    71   |
|          |              add_ln140_2_fu_425             |    0    |    0    |    0    |    15   |
|          |              add_ln140_3_fu_464             |    0    |    0    |    0    |    71   |
|    add   |               add_ln137_fu_493              |    0    |    0    |    0    |    10   |
|          |               add_ln73_fu_515               |    0    |    0    |    0    |    10   |
|          |              add_ln73_1_fu_522              |    0    |    0    |    0    |    10   |
|          |              add_ln73_2_fu_534              |    0    |    0    |    0    |    10   |
|          |               add_ln33_fu_540               |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln33_fu_342              |    0    |    0    |    0    |    15   |
|          |              icmp_ln137_fu_351              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln137_1_fu_479             |    0    |    0    |    0    |    10   |
|          |               icmp_ln73_fu_509              |    0    |    0    |    0    |    10   |
|          |              icmp_ln73_1_fu_528             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln140_fu_390              |    0    |    0    |    0    |    26   |
|          |              sub_ln140_1_fu_454             |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_134        |    0    |    0    |    0    |    0    |
|   read   |    conv3_biases_0_0_val_read_read_fu_140    |    0    |    0    |    0    |    0    |
|          |        conv3_weights_read_read_fu_146       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_152        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_158             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_165            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_173            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_314               |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln4_fu_405              |    0    |    0    |    0    |    0    |
|          |             trunc_ln150_1_fu_484            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln120_fu_324              |    0    |    0    |    0    |    0    |
|          |              sext_ln140_fu_396              |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln140_1_fu_460             |    0    |    0    |    0    |    0    |
|          |              sext_ln150_fu_469              |    0    |    0    |    0    |    0    |
|          |             sext_ln150_1_fu_499             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln133_fu_348              |    0    |    0    |    0    |    0    |
|          |              zext_ln137_fu_357              |    0    |    0    |    0    |    0    |
|          |              zext_ln140_fu_374              |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln140_1_fu_386             |    0    |    0    |    0    |    0    |
|          |             zext_ln140_2_fu_421             |    0    |    0    |    0    |    0    |
|          |             zext_ln140_3_fu_438             |    0    |    0    |    0    |    0    |
|          |             zext_ln140_4_fu_450             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_366                |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln140_1_fu_378             |    0    |    0    |    0    |    0    |
|          |              shl_ln140_2_fu_430             |    0    |    0    |    0    |    0    |
|          |              shl_ln140_3_fu_442             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln140_fu_415               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    32   | 34.1075 |  17353  |  13338  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln137_reg_632        |    3   |
|       add_ln140_3_reg_613       |   64   |
|        add_ln73_1_reg_651       |    3   |
|        add_ln73_2_reg_659       |    3   |
|         add_ln73_reg_646        |    3   |
|            bh_reg_181           |    3   |
|conv3_biases_0_0_val_read_reg_563|   32   |
|           h_1_reg_550           |    8   |
|            h_reg_193            |    3   |
|        icmp_ln137_reg_596       |    1   |
|        icmp_ln73_reg_642        |    1   |
|     input_ftmap_read_reg_569    |   64   |
|         o_addr_1_reg_637        |   32   |
|          o_addr_reg_618         |   32   |
|         or_ln140_reg_606        |    3   |
|    output_ftmap_read_reg_557    |   64   |
|      trunc_ln150_1_reg_626      |   62   |
|        trunc_ln4_reg_600        |   62   |
|         trunc_ln_reg_574        |   62   |
|         w3_addr_reg_579         |   32   |
|        zext_ln133_reg_590       |    9   |
+---------------------------------+--------+
|              Total              |   546  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|        grp_writeresp_fu_165       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_165       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_writeresp_fu_173       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_173       |  p1  |   2  |  32  |   64   ||    9    |
|             bh_reg_181            |  p0  |   2  |   3  |    6   ||    9    |
|             h_reg_193             |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_CLEARW2_fu_296 |  p1  |   2  |   3  |    6   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   150  ||  2.989  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |   34   |  17353 |  13338 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   546  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   37   |  17899 |  13383 |
+-----------+--------+--------+--------+--------+
