{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1614240384321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1614240384326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 17:06:24 2021 " "Processing started: Thu Feb 25 17:06:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1614240384326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1614240384326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1614240384326 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240384915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/easy_charlcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/easy_charlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 easy_charlcd " "Found entity 1: easy_charlcd" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1614240385165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1614240385165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "easy_charlcd " "Elaborating entity \"easy_charlcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1614240385228 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_i easy_charlcd.v(99) " "Verilog HDL or VHDL warning at easy_charlcd.v(99): object \"reg_i\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_j easy_charlcd.v(100) " "Verilog HDL or VHDL warning at easy_charlcd.v(100): object \"reg_j\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 easy_charlcd.v(156) " "Verilog HDL assignment warning at easy_charlcd.v(156): truncated value with size 32 to match size of target (24)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 easy_charlcd.v(163) " "Verilog HDL assignment warning at easy_charlcd.v(163): truncated value with size 32 to match size of target (16)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetn easy_charlcd.v(234) " "Verilog HDL Always Construct warning at easy_charlcd.v(234): variable \"resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_pwron easy_charlcd.v(239) " "Verilog HDL Always Construct warning at easy_charlcd.v(239): variable \"mode_pwron\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_fnset easy_charlcd.v(240) " "Verilog HDL Always Construct warning at easy_charlcd.v(240): variable \"mode_fnset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_onoff easy_charlcd.v(241) " "Verilog HDL Always Construct warning at easy_charlcd.v(241): variable \"mode_onoff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr1 easy_charlcd.v(242) " "Verilog HDL Always Construct warning at easy_charlcd.v(242): variable \"mode_entr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr2 easy_charlcd.v(243) " "Verilog HDL Always Construct warning at easy_charlcd.v(243): variable \"mode_entr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr3 easy_charlcd.v(244) " "Verilog HDL Always Construct warning at easy_charlcd.v(244): variable \"mode_entr3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta1 easy_charlcd.v(245) " "Verilog HDL Always Construct warning at easy_charlcd.v(245): variable \"mode_seta1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr1st easy_charlcd.v(246) " "Verilog HDL Always Construct warning at easy_charlcd.v(246): variable \"mode_wr1st\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(249) " "Verilog HDL Always Construct warning at easy_charlcd.v(249): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(250) " "Verilog HDL Always Construct warning at easy_charlcd.v(250): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(251) " "Verilog HDL Always Construct warning at easy_charlcd.v(251): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385228 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(252) " "Verilog HDL Always Construct warning at easy_charlcd.v(252): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(253) " "Verilog HDL Always Construct warning at easy_charlcd.v(253): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(254) " "Verilog HDL Always Construct warning at easy_charlcd.v(254): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(255) " "Verilog HDL Always Construct warning at easy_charlcd.v(255): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(256) " "Verilog HDL Always Construct warning at easy_charlcd.v(256): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(257) " "Verilog HDL Always Construct warning at easy_charlcd.v(257): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(258) " "Verilog HDL Always Construct warning at easy_charlcd.v(258): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(259) " "Verilog HDL Always Construct warning at easy_charlcd.v(259): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(260) " "Verilog HDL Always Construct warning at easy_charlcd.v(260): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(261) " "Verilog HDL Always Construct warning at easy_charlcd.v(261): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(262) " "Verilog HDL Always Construct warning at easy_charlcd.v(262): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(263) " "Verilog HDL Always Construct warning at easy_charlcd.v(263): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(264) " "Verilog HDL Always Construct warning at easy_charlcd.v(264): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(248) " "Verilog HDL Case Statement warning at easy_charlcd.v(248): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 248 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta2 easy_charlcd.v(268) " "Verilog HDL Always Construct warning at easy_charlcd.v(268): variable \"mode_seta2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr2nd easy_charlcd.v(269) " "Verilog HDL Always Construct warning at easy_charlcd.v(269): variable \"mode_wr2nd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(272) " "Verilog HDL Always Construct warning at easy_charlcd.v(272): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(273) " "Verilog HDL Always Construct warning at easy_charlcd.v(273): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(274) " "Verilog HDL Always Construct warning at easy_charlcd.v(274): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(275) " "Verilog HDL Always Construct warning at easy_charlcd.v(275): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(276) " "Verilog HDL Always Construct warning at easy_charlcd.v(276): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(277) " "Verilog HDL Always Construct warning at easy_charlcd.v(277): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(278) " "Verilog HDL Always Construct warning at easy_charlcd.v(278): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(279) " "Verilog HDL Always Construct warning at easy_charlcd.v(279): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(280) " "Verilog HDL Always Construct warning at easy_charlcd.v(280): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(281) " "Verilog HDL Always Construct warning at easy_charlcd.v(281): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(282) " "Verilog HDL Always Construct warning at easy_charlcd.v(282): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(283) " "Verilog HDL Always Construct warning at easy_charlcd.v(283): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(284) " "Verilog HDL Always Construct warning at easy_charlcd.v(284): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(285) " "Verilog HDL Always Construct warning at easy_charlcd.v(285): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(286) " "Verilog HDL Always Construct warning at easy_charlcd.v(286): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(287) " "Verilog HDL Always Construct warning at easy_charlcd.v(287): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(271) " "Verilog HDL Case Statement warning at easy_charlcd.v(271): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 271 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_delay easy_charlcd.v(291) " "Verilog HDL Always Construct warning at easy_charlcd.v(291): variable \"mode_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_actcm easy_charlcd.v(292) " "Verilog HDL Always Construct warning at easy_charlcd.v(292): variable \"mode_actcm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_data easy_charlcd.v(232) " "Verilog HDL Always Construct warning at easy_charlcd.v(232): inferring latch(es) for variable \"set_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1614240385243 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[0\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[0\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[1\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[1\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[2\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[2\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[3\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[3\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[4\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[4\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[5\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[5\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[6\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[6\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[7\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[7\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[8\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[8\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[9\] easy_charlcd.v(232) " "Inferred latch for \"set_data\[9\]\" at easy_charlcd.v(232)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1614240385259 "|easy_charlcd"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[9\] " "Latch set_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 238 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[0\] " "Latch set_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00110 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[1\] " "Latch set_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[2\] " "Latch set_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[3\] " "Latch set_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[4\] " "Latch set_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[5\] " "Latch set_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[6\] " "Latch set_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.01001 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "set_data\[7\] " "Latch set_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00111 " "Ports D and ENA on the latch are fed by the same signal lcd_mode.00111" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 177 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1614240386009 ""}  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1614240386009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/Users/yunwl/Desktop/Prac/e08_easy_charlcd_verilog/rtl/easy_charlcd.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1614240386166 "|easy_charlcd|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1614240386166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1614240386463 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1 1614240386728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1614240386853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1614240386853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1614240387030 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1614240387030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1614240387030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1614240387030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1614240387108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 17:06:27 2021 " "Processing ended: Thu Feb 25 17:06:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1614240387108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1614240387108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1614240387108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1614240387108 ""}
