# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDR_TT.srcs/sources_1/new/cdelay.vhd" \
"../../../../DDR_TT.srcs/sources_1/ip/ph_ctr/sim/ph_ctr.vhd" \
"../../../../DDR_TT.srcs/sources_1/new/PH_CT.vhd" \
"../../../../DDR_TT.ip_user_files/bd/test/ip/test_cdelay_0_0/sim/test_cdelay_0_0.vhd" \
"../../../../DDR_TT.ip_user_files/bd/test/ip/test_cdelay_0_1/sim/test_cdelay_0_1.vhd" \
"../../../../DDR_TT.ip_user_files/bd/test/ip/test_PH_CT_0_0/sim/test_PH_CT_0_0.vhd" \
"../../../../DDR_TT.ip_user_files/bd/test/sim/test.vhd" \
"../../../../DDR_TT.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" \
"../../../../DDR_TT.srcs/sim_1/new/test_tb.vhd" \

# Do not sort compile order
nosort
