Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 18 12:50 2019
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 0000000000000555 : 1365
@@@
@@@
@@                  1420 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  11 cycles / 0 instrs = inf CPI
@@
@@  300.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 274.
$finish at simulation time                 2420
           V C S   S i m u l a t i o n   R e p o r t 
Time: 242000 ps
CPU Time:      0.270 seconds;       Data structure size:   0.1Mb
Thu Apr 18 12:50:39 2019
