[{"DBLP title": "Clock domain crossing aware sequential clock gating.", "DBLP authors": ["Jianfeng Liu", "Mi-Suk Hong", "Kyung Tae Do", "Jung Yun Choi", "Jaehong Park", "Mohit Kumar", "Manish Kumar", "Nikhil Tripathi", "Abhishek Ranjan"], "year": 2015, "MAG papers": [{"PaperId": 2087736520, "PaperTitle": "clock domain crossing aware sequential clock gating", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"samsung": 5.0}}], "source": "ES"}, {"DBLP title": "An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes.", "DBLP authors": ["Hehe Li", "Yongpan Liu", "Qinghang Zhao", "Yizi Gu", "Xiao Sheng", "Guangyu Sun", "Chao Zhang", "Meng-Fan Chang", "Rong Luo", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 1972848977, "PaperTitle": "an energy efficient backup scheme with low inrush current for nonvolatile sram in energy harvesting sensor nodes", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"tsinghua university": 7.0, "peking university": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Race to idle or not: balancing the memory sleep time with DVS for energy minimization.", "DBLP authors": ["Chenchen Fu", "Minming Li", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 2182909546, "PaperTitle": "race to idle or not balancing the memory sleep time with dvs for energy minimization", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2072344168, "PaperTitle": "race to idle or not balancing the memory sleep time with dvs for energy minimization", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Event-driven and sensorless photovoltaic system reconfiguration for electric vehicles.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Massoud Pedram", "Jaemin Kim", "Naehyuck Chang"], "year": 2015, "MAG papers": [{"PaperId": 2028594060, "PaperTitle": "event driven and sensorless photovoltaic system reconfiguration for electric vehicles", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 3.0, "seoul national university": 1.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Online binding of applications to multiple clock domains in shared FPGA-based systems.", "DBLP authors": ["Farzad Samie", "Lars Bauer", "Chih-Ming Hsieh", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 1967450156, "PaperTitle": "online binding of applications to multiple clock domains in shared fpga based systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Profiling-driven multi-cycling in FPGA high-level synthesis.", "DBLP authors": ["Stefan Hadjis", "Andrew Canis", "Ryoya Sobue", "Yuko Hara-Azumi", "Hiroyuki Tomiyama", "Jason Helge Anderson"], "year": 2015, "MAG papers": [{"PaperId": 2029299120, "PaperTitle": "profiling driven multi cycling in fpga high level synthesis", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of toronto": 3.0, "tokyo institute of technology": 1.0, "ritsumeikan university": 2.0}}], "source": "ES"}, {"DBLP title": "Schedulability bound for integrated modular avionics partitions.", "DBLP authors": ["Jung-Eun Kim", "Tarek F. Abdelzaher", "Lui Sha"], "year": 2015, "MAG papers": [{"PaperId": 2067614200, "PaperTitle": "schedulability bound for integrated modular avionics partitions", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Workload uncertainty characterization and adaptive frequency scaling for energy minimization of embedded systems.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli", "Rishad Ahmed Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2015, "MAG papers": [{"PaperId": 2092919737, "PaperTitle": "workload uncertainty characterization and adaptive frequency scaling for energy minimization of embedded systems", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national university of singapore": 3.0, "university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Formal analysis of the startup delay of SOME/IP service discovery.", "DBLP authors": ["Jan R. Seyler", "Thilo Streichert", "Michael Gla\u00df", "Nicolas Navet", "J\u00fcrgen Teich"], "year": 2015, "MAG papers": [{"PaperId": 2050886672, "PaperTitle": "formal analysis of the startup delay of some ip service discovery", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"mercedes benz": 2.0, "university of luxembourg": 1.0, "university of erlangen nuremberg": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of ethernet-switch traffic shapers for in-vehicle networking applications.", "DBLP authors": ["Sivakumar Thangamuthu", "Nicola Concer", "Pieter J. L. Cuijpers", "Johan J. Lukkien"], "year": 2015, "MAG papers": [{"PaperId": 2037495870, "PaperTitle": "analysis of ethernet switch traffic shapers for in vehicle networking applications", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 66, "Affiliations": {"eindhoven university of technology": 2.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Real-time capable CAN to AVB ethernet gateway using frame aggregation and scheduling.", "DBLP authors": ["Christian Herber", "Andre Richter", "Thomas Wild", "Andreas Herkersdorf"], "year": 2015, "MAG papers": [{"PaperId": 2080313035, "PaperTitle": "real time capable can to avb ethernet gateway using frame aggregation and scheduling", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Automatic extraction of assertions from execution traces of behavioural models.", "DBLP authors": ["Alessandro Danese", "Tara Ghasempouri", "Graziano Pravadelli"], "year": 2015, "MAG papers": [{"PaperId": 1979345835, "PaperTitle": "automatic extraction of assertions from execution traces of behavioural models", "Year": 2015, "CitationCount": 38, "EstimatedCitation": 58, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "A methodology for automated design of embedded bit-flips detectors in post-silicon validation.", "DBLP authors": ["Pouya Taatizadeh", "Nicola Nicolici"], "year": 2015, "MAG papers": [{"PaperId": 2031432351, "PaperTitle": "a methodology for automated design of embedded bit flips detectors in post silicon validation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Data mining diagnostics and bug MRIs for HW bug localization.", "DBLP authors": ["Monica Farkash", "Bryan G. Hickerson", "Balavinayagam Samynathan"], "year": 2015, "MAG papers": [{"PaperId": 2040253466, "PaperTitle": "data mining diagnostics and bug mris for hw bug localization", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "RTL property abstraction for TLM assertion-based verification.", "DBLP authors": ["Nicola Bombieri", "Riccardo Filippozzi", "Graziano Pravadelli", "Francesco Stefanni"], "year": 2015, "MAG papers": [{"PaperId": 2088062396, "PaperTitle": "rtl property abstraction for tlm assertion based verification", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of verona": 4.0}}], "source": "ES"}, {"DBLP title": "Low-cost checkpointing in automotive safety-relevant systems.", "DBLP authors": ["Carles Hern\u00e1ndez", "Jaume Abella"], "year": 2015, "MAG papers": [{"PaperId": 2016215376, "PaperTitle": "low cost checkpointing in automotive safety relevant systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Uncertainty-aware reliability analysis and optimization.", "DBLP authors": ["Faramarz Khosravi", "Malte M\u00fcller", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2015, "MAG papers": [{"PaperId": 2011913858, "PaperTitle": "uncertainty aware reliability analysis and optimization", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Efficient soft error vulnerability estimation of complex designs.", "DBLP authors": ["Shahrzad Mirkhani", "Subhasish Mitra", "Chen-Yong Cher", "Jacob A. Abraham"], "year": 2015, "MAG papers": [{"PaperId": 2084108549, "PaperTitle": "efficient soft error vulnerability estimation of complex designs", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of texas at austin": 2.0, "ibm": 1.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Detection of illegitimate access to JTAG via statistical learning in chip.", "DBLP authors": ["Xuanle Ren", "V\u00edtor Grade Tavares", "R. D. (Shawn) Blanton"], "year": 2015, "MAG papers": [{"PaperId": 1991390128, "PaperTitle": "detection of illegitimate access to jtag via statistical learning in chip", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"carnegie mellon university": 2.0, "university of porto": 1.0}}], "source": "ES"}, {"DBLP title": "Joint affine transformation and loop pipelining for mapping nested loop on CGRAs.", "DBLP authors": ["Shouyi Yin", "Dajiang Liu", "Leibo Liu", "Shaojun Wei", "Yike Guo"], "year": 2015, "MAG papers": [{"PaperId": 1993227264, "PaperTitle": "joint affine transformation and loop pipelining for mapping nested loop on cgras", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 4.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Path selection based acceleration of conditionals in CGRAs.", "DBLP authors": ["ShriHari RajendranRadhika", "Aviral Shrivastava", "Mahdi Hamzeh"], "year": 2015, "MAG papers": [{"PaperId": 2059626842, "PaperTitle": "path selection based acceleration of conditionals in cgras", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-assisted code obfuscation for FPGA soft microprocessors.", "DBLP authors": ["Meha Kainth", "Lekshmi Krishnan", "Chaitra Narayana", "Sandesh Gubbi Virupaksha", "Russell Tessier"], "year": 2015, "MAG papers": [{"PaperId": 2002340699, "PaperTitle": "hardware assisted code obfuscation for fpga soft microprocessors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of massachusetts amherst": 5.0}}], "source": "ES"}, {"DBLP title": "Reliable information extraction for single trace attacks.", "DBLP authors": ["Valentina Banciu", "Elisabeth Oswald", "Carolyn Whitnall"], "year": 2015, "MAG papers": [{"PaperId": 1983705402, "PaperTitle": "reliable information extraction for single trace attacks", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of bristol": 3.0}}, {"PaperId": 3031479812, "PaperTitle": "reliable information extraction for single trace attacks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bristol": 3.0}}], "source": "ES"}, {"DBLP title": "Scandalee: a side-channel-based disassembler using local electromagnetic emanations.", "DBLP authors": ["Daehyun Strobel", "Florian Bache", "David F. Oswald", "Falk Schellenberg", "Christof Paar"], "year": 2015, "MAG papers": [{"PaperId": 2018860387, "PaperTitle": "scandalee a side channel based disassembler using local electromagnetic emanations", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"ruhr university bochum": 5.0}}], "source": "ES"}, {"DBLP title": "Side-channel attacks from static power: when should we care?", "DBLP authors": ["Santos Merino Del Pozo", "Fran\u00e7ois-Xavier Standaert", "Dina Kamel", "Amir Moradi"], "year": 2015, "MAG papers": [{"PaperId": 2021658647, "PaperTitle": "side channel attacks from static power when should we care", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"ruhr university bochum": 1.0, "universite catholique de louvain": 3.0}}], "source": "ES"}, {"DBLP title": "Extrax: security extension to extract cache resident information for snoop-based external monitors.", "DBLP authors": ["Jinyong Lee", "Yongje Lee", "Hyungon Moon", "Ingoo Heo", "Yunheung Paek"], "year": 2015, "MAG papers": [{"PaperId": 2088598785, "PaperTitle": "extrax security extension to extract cache resident information for snoop based external monitors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis.", "DBLP authors": ["Pham Nam Khanh", "Amit Kumar Singh", "Akash Kumar", "Khin Mi Mi Aung"], "year": 2015, "MAG papers": [{"PaperId": 2041183895, "PaperTitle": "exploiting loop array dependencies to accelerate the design space exploration with high level synthesis", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national university of singapore": 2.0, "university of york": 1.0, "data storage institute": 1.0}}], "source": "ES"}, {"DBLP title": "Interplay of loop unrolling and multidimensional memory partitioning in HLS.", "DBLP authors": ["Alessandro Cilardo", "Luca Gallo"], "year": 2015, "MAG papers": [{"PaperId": 2038985591, "PaperTitle": "interplay of loop unrolling and multidimensional memory partitioning in hls", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of naples federico ii": 2.0}}], "source": "ES"}, {"DBLP title": "Inter-tile reuse optimization applied to bandwidth constrained embedded accelerators.", "DBLP authors": ["Maurice Peemen", "Bart Mesman", "Henk Corporaal"], "year": 2015, "MAG papers": [{"PaperId": 2122989035, "PaperTitle": "inter tile reuse optimization applied to bandwidth constrained embedded accelerators", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "SelectDirectory: a selective directory for cache coherence in many-core architectures.", "DBLP authors": ["Yuan Yao", "Guanhua Wang", "Zhiguo Ge", "Tulika Mitra", "Wenzhi Chen", "Naxin Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2057078289, "PaperTitle": "selectdirectory a selective directory for cache coherence in many core architectures", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"huawei": 2.0, "national university of singapore": 2.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "DyReCTape: a <u>dy</u>namically <u>re</u>configurable <u>c</u>ache using domain wall memory <u>tape</u>s.", "DBLP authors": ["Ashish Ranjan", "Shankar Ganesh Ramasubramanian", "Rangharajan Venkatesan", "Vijay S. Pai", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Cooperatively managing dynamic writeback and insertion policies in a last-level DRAM cache.", "DBLP authors": ["Shouyi Yin", "Jiakun Li", "Leibo Liu", "Shaojun Wei", "Yike Guo"], "year": 2015, "MAG papers": [{"PaperId": 1968966841, "PaperTitle": "cooperatively managing dynamic writeback and insertion policies in a last level dram cache", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 4.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "A generic, scalable and globally arbitrated memory tree for shared DRAM access in real-time systems.", "DBLP authors": ["Manil Dev Gomony", "Jamie Garside", "Benny Akesson", "Neil C. Audsley", "Kees Goossens"], "year": 2015, "MAG papers": [{"PaperId": 2089538111, "PaperTitle": "a generic scalable and globally arbitrated memory tree for shared dram access in real time systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"czech technical university in prague": 1.0, "university of york": 2.0, "eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Variation-aware evaluation of MPSoC task allocation and scheduling strategies using statistical model checking.", "DBLP authors": ["Mingsong Chen", "Daian Yue", "Xiaoke Qin", "Xin Fu", "Prabhat Mishra"], "year": 2015, "MAG papers": [{"PaperId": 2038211318, "PaperTitle": "variation aware evaluation of mpsoc task allocation and scheduling strategies using statistical model checking", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of florida": 2.0, "east china normal university": 2.0, "university of houston": 1.0}}], "source": "ES"}, {"DBLP title": "A fast parallel sparse solver for SPICE-based circuit simulators.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2036492779, "PaperTitle": "a fast parallel sparse solver for spice based circuit simulators", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "MRP: mix real cores and pseudo cores for FPGA-based chip-multiprocessor simulation.", "DBLP authors": ["Xinke Chen", "Guangfei Zhang", "Huandong Wang", "Ruiyang Wu", "Peng Wu", "Longbing Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2057954321, "PaperTitle": "mrp mix real cores and pseudo cores for fpga based chip multiprocessor simulation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"huawei": 1.0}}], "source": "ES"}, {"DBLP title": "Source level performance simulation of GPU cores.", "DBLP authors": ["Christoph Gerum", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2015, "MAG papers": [{"PaperId": 1994272002, "PaperTitle": "source level performance simulation of gpu cores", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of tubingen": 3.0}}], "source": "ES"}, {"DBLP title": "Delay analysis of structural real-time workload.", "DBLP authors": ["Nan Guan", "Yue Tang", "Yang Wang", "Wang Yi"], "year": 2015, "MAG papers": [{"PaperId": 1997238672, "PaperTitle": "delay analysis of structural real time workload", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 3.0, "uppsala university": 1.0}}], "source": "ES"}, {"DBLP title": "Effective verification of low-level software with nested interrupts.", "DBLP authors": ["Daniel Kroening", "Lihao Liang", "Tom Melham", "Peter Schrammel", "Michael Tautschnig"], "year": 2015, "MAG papers": [{"PaperId": 2036194677, "PaperTitle": "effective verification of low level software with nested interrupts", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of oxford": 4.0, "queen mary university of london": 1.0}}], "source": "ES"}, {"DBLP title": "Platform-specific timing verification framework in model-based implementation.", "DBLP authors": ["BaekGyu Kim", "Lu Feng", "Linh T. X. Phan", "Oleg Sokolsky", "Insup Lee"], "year": 2015, "MAG papers": [{"PaperId": 2116185951, "PaperTitle": "platform specific timing verification framework in model based implementation", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of pennsylvania": 5.0}}], "source": "ES"}, {"DBLP title": "Architecture description language based retargetable symbolic execution.", "DBLP authors": ["Andreas Ibing"], "year": 2015, "MAG papers": [{"PaperId": 2006306818, "PaperTitle": "architecture description language based retargetable symbolic execution", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "High-resolution online power monitoring for modern microprocessors.", "DBLP authors": ["Fabian Oboril", "Jos Ewert", "Mehdi Baradaran Tahoori"], "year": 2015, "MAG papers": [{"PaperId": 2053283005, "PaperTitle": "high resolution online power monitoring for modern microprocessors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing energy consumption in microcontroller-based platforms with low design margin co-processors.", "DBLP authors": ["Andres Gomez", "Christian Pinto", "Andrea Bartolini", "Davide Rossi", "Luca Benini", "Hamed Fatemi", "Jos\u00e9 Pineda de Gyvez"], "year": 2015, "MAG papers": [{"PaperId": 2077175171, "PaperTitle": "reducing energy consumption in microcontroller based platforms with low design margin co processors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"nxp semiconductors": 2.0, "university of bologna": 4.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "De-elastisation: from asynchronous dataflows to synchronous circuits.", "DBLP authors": ["Mahdi Jelodari Mamaghani", "Jim D. Garside", "Doug A. Edwards"], "year": 2015, "MAG papers": [{"PaperId": 2027554235, "PaperTitle": "de elastisation from asynchronous dataflows to synchronous circuits", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of manchester": 3.0}}], "source": "ES"}, {"DBLP title": "Automated feature localization for dynamically generated SystemC designs.", "DBLP authors": ["Jannis Stoppe", "Robert Wille", "Rolf Drechsler"], "year": 2015, "MAG papers": [{"PaperId": 2007892863, "PaperTitle": "automated feature localization for dynamically generated systemc designs", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Inductor optimization for active cell balancing using geometric programming.", "DBLP authors": ["Matthias Kauer", "Swaminathan Narayanaswamy", "Martin Lukasiewycz", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2015, "MAG papers": [{"PaperId": 2094217516, "PaperTitle": "inductor optimization for active cell balancing using geometric programming", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Lightweight authentication for secure automotive networks.", "DBLP authors": ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "year": 2015, "MAG papers": [{"PaperId": 2092954550, "PaperTitle": "lightweight authentication for secure automotive networks", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"nanyang technological university": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing the number of process corner simulations during design verification.", "DBLP authors": ["Michael Shoniker", "Bruce F. Cockburn", "Jie Han", "Witold Pedrycz"], "year": 2015, "MAG papers": [{"PaperId": 1994872806, "PaperTitle": "minimizing the number of process corner simulations during design verification", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of alberta": 4.0}}], "source": "ES"}, {"DBLP title": "An approximate voting scheme for reliable computing.", "DBLP authors": ["Ke Chen", "Fabrizio Lombardi", "Jie Han"], "year": 2015, "MAG papers": [{"PaperId": 2076608821, "PaperTitle": "an approximate voting scheme for reliable computing", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northeastern university": 2.0, "university of alberta": 1.0}}], "source": "ES"}, {"DBLP title": "FLINT: layout-oriented FPGA-based methodology for fault tolerant ASIC design.", "DBLP authors": ["Rochus Nowosielski", "Lukas Gerlach", "Stephan Bieband", "Guillermo Pay\u00e1 Vay\u00e1", "Holger Blume"], "year": 2015, "MAG papers": [{"PaperId": 1975579687, "PaperTitle": "flint layout oriented fpga based methodology for fault tolerant asic design", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"leibniz university of hanover": 5.0}}], "source": "ES"}, {"DBLP title": "A unified hardware/software MPSoC system construction and run-time framework.", "DBLP authors": ["Sam Skalicky", "Andrew G. Schmidt", "Sonia L\u00f3pez", "Matthew French"], "year": 2015, "MAG papers": [{"PaperId": 2153024233, "PaperTitle": "a unified hardware software mpsoc system construction and run time framework", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 3.0, "rochester institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "(AS)2: accelerator synthesis using algorithmic skeletons for rapid design space exploration.", "DBLP authors": ["Shakith Fernando", "Mark Wijtvliet", "Cedric Nugteren", "Akash Kumar", "Henk Corporaal"], "year": 2015, "MAG papers": [{"PaperId": 2045130142, "PaperTitle": "as 2 accelerator synthesis using algorithmic skeletons for rapid design space exploration", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eindhoven university of technology": 4.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Assisted generation of frame conditions for formal models.", "DBLP authors": ["Philipp Niemann", "Frank Hilken", "Martin Gogolla", "Robert Wille"], "year": 2015, "MAG papers": [{"PaperId": 2025105185, "PaperTitle": "assisted generation of frame conditions for formal models", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "Towards a meta-language for the concurrency concern in DSLs.", "DBLP authors": ["Julien Deantoni", "Papa Issa Diallo", "Ciprian Teodorov", "Jo\u00ebl Champeau", "Beno\u00eet Combemale"], "year": 2015, "MAG papers": [{"PaperId": 1969437010, "PaperTitle": "towards a meta language for the concurrency concern in dsls", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of rennes": 1.0, "university of nice sophia antipolis": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate branch predictor simulation.", "DBLP authors": ["Antoine Faravelon", "Nicolas Fournel", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2015, "MAG papers": [{"PaperId": 2072389417, "PaperTitle": "fast and accurate branch predictor simulation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "Comparative study of test generation methods for simulation accelerators.", "DBLP authors": ["Wisam Kadry", "Dmitry Krestyashyn", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin", "Jin Sung Park", "Sung-Boem Park", "Wookyeong Jeong", "Jae-Cheol Son"], "year": 2015, "MAG papers": [{"PaperId": 2046062258, "PaperTitle": "comparative study of test generation methods for simulation accelerators", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 5.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Using structural relations for checking combinationality of cyclic circuits.", "DBLP authors": ["Wan-Chen Weng", "Yung-Chih Chen", "Jui-Hung Chen", "Ching-Yi Huang", "Chun-Yao Wang"], "year": 2015, "MAG papers": [{"PaperId": 2089303278, "PaperTitle": "using structural relations for checking combinationality of cyclic circuits", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national tsing hua university": 4.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "NFRs early estimation through software metrics.", "DBLP authors": ["Andrws Vieira", "Pedro Faustini", "Luigi Carro", "\u00c9rika F. Cota"], "year": 2015, "MAG papers": [{"PaperId": 2001176567, "PaperTitle": "nfrs early estimation through software metrics", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "Comparison of multi-purpose cores of Keccak and AES.", "DBLP authors": ["Panasayya Yalla", "Ekawat Homsirikamol", "Jens-Peter Kaps"], "year": 2015, "MAG papers": [{"PaperId": 2074280121, "PaperTitle": "comparison of multi purpose cores of keccak and aes", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"george mason university": 3.0}}], "source": "ES"}, {"DBLP title": "On-line prediction of NBTI-induced aging rates.", "DBLP authors": ["Rafal Baranowski", "Farshad Firouzi", "Saman Kiamehr", "Chang Liu", "Mehdi Baradaran Tahoori", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2020295113, "PaperTitle": "on line prediction of nbti induced aging rates", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of stuttgart": 3.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Retraining-based timing error mitigation for hardware neural networks.", "DBLP authors": ["Jiachao Deng", "Yuntan Fang", "Zidong Du", "Ying Wang", "Huawei Li", "Olivier Temam", "Paolo Ienne", "David Novo", "Xiaowei Li", "Yunji Chen", "Chengyong Wu"], "year": 2015, "MAG papers": [{"PaperId": 2009354889, "PaperTitle": "retraining based timing error mitigation for hardware neural networks", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"chinese academy of sciences": 7.0, "ecole polytechnique federale de lausanne": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Dictionary-based sparse representation for resolution improvement in laser voltage imaging of CMOS integrated circuits.", "DBLP authors": ["T. Berkin Cilingiroglu", "Mahmoud Zangeneh", "Aydan Uyar", "W. Clem Karl", "Janusz Konrad", "Ajay Joshi", "Bennett B. Goldberg", "M. Selim \u00dcnl\u00fc"], "year": 2015, "MAG papers": [{"PaperId": 1971802165, "PaperTitle": "dictionary based sparse representation for resolution improvement in laser voltage imaging of cmos integrated circuits", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"boston university": 1.0}}], "source": "ES"}, {"DBLP title": "Fault-based attacks on the Bel-T block cipher family.", "DBLP authors": ["Philipp Jovanovic", "Ilia Polian"], "year": 2015, "MAG papers": [{"PaperId": 2008461479, "PaperTitle": "fault based attacks on the bel t block cipher family", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "On the premises and prospects of timing speculation.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Jie Zhang", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 1985884546, "PaperTitle": "on the premises and prospects of timing speculation", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "Impact of interconnect multiple-patterning variability on SRAMs.", "DBLP authors": ["Ioannis Karageorgos", "Michele Stucchi", "Praveen Raghavan", "Julien Ryckaert", "Zsolt Tokei", "Diederik Verkest", "Rogier Baert", "Sushil Sakhare", "Wim Dehaene"], "year": 2015, "MAG papers": [{"PaperId": 2073550230, "PaperTitle": "impact of interconnect multiple patterning variability on srams", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"katholieke universiteit leuven": 9.0}}], "source": "ES"}, {"DBLP title": "Coherence based message prediction for optically interconnected chip multiprocessors.", "DBLP authors": ["Anouk Van Laer", "Chamath Ellawala", "Muhammad Ridwan Madarbux", "Philip M. Watts", "Timothy M. Jones"], "year": 2015, "MAG papers": [{"PaperId": 2074851809, "PaperTitle": "coherence based message prediction for optically interconnected chip multiprocessors", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cambridge": 1.0, "university college london": 4.0}}], "source": "ES"}, {"DBLP title": "OpenMP and timing predictability: a possible union?", "DBLP authors": ["Roberto Vargas", "Eduardo Qui\u00f1ones", "Andrea Marongiu"], "year": 2015, "MAG papers": [{"PaperId": 2030648927, "PaperTitle": "openmp and timing predictability a possible union", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "SAHARA: a security-aware hazard and risk analysis method.", "DBLP authors": ["Georg Macher", "Harald Sporer", "Reinhard Berlach", "Eric Armengaud", "Christian Kreiner"], "year": 2015, "MAG papers": [{"PaperId": 2063784951, "PaperTitle": "sahara a security aware hazard and risk analysis method", "Year": 2015, "CitationCount": 91, "EstimatedCitation": 137, "Affiliations": {"graz university of technology": 4.0, "avl": 1.0}}], "source": "ES"}, {"DBLP title": "Cyberphysical-system-on-chip (CPSoC): a self-aware MPSoC paradigm with cross-layer virtual sensing and actuation.", "DBLP authors": ["Santanu Sarma", "Nikil D. Dutt", "Puneet Gupta", "Nalini Venkatasubramanian", "Alexandru Nicolau"], "year": 2015, "MAG papers": [{"PaperId": 1991889194, "PaperTitle": "cyberphysical system on chip cpsoc a self aware mpsoc paradigm with cross layer virtual sensing and actuation", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california los angeles": 1.0, "university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "Occupancy detection via iBeacon on Android devices for smart building management.", "DBLP authors": ["Andrea Corna", "L. Fontana", "A. A. Nacci", "Donatella Sciuto"], "year": 2015, "MAG papers": [{"PaperId": 2016160677, "PaperTitle": "occupancy detection via ibeacon on android devices for smart building management", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 88, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "A neural machine interface architecture for real-time artificial lower limb control.", "DBLP authors": ["Jason Kane", "Qing Yang", "Robert Hernandez", "Willard Simoneau", "Matthew Seaton"], "year": 2015, "MAG papers": [{"PaperId": 2017000648, "PaperTitle": "a neural machine interface architecture for real time artificial lower limb control", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rhode island": 5.0}}], "source": "ES"}, {"DBLP title": "STT MRAM-Based PUFs.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Marco Indaco", "Paolo Prinetto"], "year": 2015, "MAG papers": [{"PaperId": 2084263394, "PaperTitle": "stt mram based pufs", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Spatial and temporal granularity limits of body biasing in UTBB-FDSOI.", "DBLP authors": ["Johannes Maximilian K\u00fchn", "Dustin Peterson", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2015, "MAG papers": [{"PaperId": 2095166499, "PaperTitle": "spatial and temporal granularity limits of body biasing in utbb fdsoi", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tubingen": 4.0, "keio university": 1.0}}], "source": "ES"}, {"DBLP title": "A hardware implementation of a radial basis function neural network using stochastic logic.", "DBLP authors": ["Yuan Ji", "Feng Ran", "Cong Ma", "David J. Lilja"], "year": 2015, "MAG papers": [{"PaperId": 2029356595, "PaperTitle": "a hardware implementation of a radial basis function neural network using stochastic logic", "Year": 2015, "CitationCount": 48, "EstimatedCitation": 65, "Affiliations": {"shanghai university": 2.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "SODA: software defined FPGA based accelerators for big data.", "DBLP authors": ["Chao Wang", "Xi Li", "Xuehai Zhou"], "year": 2015, "MAG papers": [{"PaperId": 2060465989, "PaperTitle": "soda software defined fpga based accelerators for big data", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of science and technology of china": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic reconfigurable puncturing for secure wireless communication.", "DBLP authors": ["Liang Tang", "Jude Angelo Ambrose", "Akash Kumar", "Sri Parameswaran"], "year": 2015, "MAG papers": [{"PaperId": 1969082195, "PaperTitle": "dynamic reconfigurable puncturing for secure wireless communication", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of new south wales": 2.0, "national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "QR-decomposition architecture based on two-variable numeric function approximation.", "DBLP authors": ["Jochen Rust", "Frank Ludwig", "Steffen Paul"], "year": 2015, "MAG papers": [{"PaperId": 2009579620, "PaperTitle": "qr decomposition architecture based on two variable numeric function approximation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "In-place memory mapping approach for optimized parallel hardware interleaver architectures.", "DBLP authors": ["Saeed Ur Reehman", "Cyrille Chavet", "Philippe Coussy", "Awais Sani"], "year": 2015, "MAG papers": [{"PaperId": 1988863586, "PaperTitle": "in place memory mapping approach for optimized parallel hardware interleaver architectures", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southern brittany": 4.0}}], "source": "ES"}, {"DBLP title": "Maximizing common idle time on multi-core processors with shared memory.", "DBLP authors": ["Chenchen Fu", "Yingchao Zhao", "Minming Li", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 1975001884, "PaperTitle": "maximizing common idle time on multi core processors with shared memory", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"city university of hong kong": 3.0, "caritas institute of higher education": 1.0}}], "source": "ES"}, {"DBLP title": "Maximizing IO performance via conflict reduction for flash memory storage systems.", "DBLP authors": ["Qiao Li", "Liang Shi", "Congming Gao", "Kaijie Wu", "Chun Jason Xue", "Qingfeng Zhuge", "Edwin Hsing-Mean Sha"], "year": 2015, "MAG papers": [{"PaperId": 2069780092, "PaperTitle": "maximizing io performance via conflict reduction for flash memory storage systems", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"chongqing university": 6.0, "city university of hong kong": 1.0}}, {"PaperId": 2567672989, "PaperTitle": "maximizing io performance via conflict reduction for flash memory storage systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A hybrid packet/circuit-switched router to accelerate memory access in NoC-based chip multiprocessors.", "DBLP authors": ["Abbas Mazloumi", "Mehdi Modarressi"], "year": 2015, "MAG papers": [{"PaperId": 2012843720, "PaperTitle": "a hybrid packet circuit switched router to accelerate memory access in noc based chip multiprocessors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores.", "DBLP authors": ["Julius von Rosen", "Markus Meissner", "Lars Hedrich"], "year": 2015, "MAG papers": [{"PaperId": 1999135813, "PaperTitle": "semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"goethe university frankfurt": 3.0}}], "source": "ES"}, {"DBLP title": "Power-efficient accelerator allocation in adaptive dark silicon many-core systems.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2040384687, "PaperTitle": "power efficient accelerator allocation in adaptive dark silicon many core systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware floorplanning for partially-reconfigurable FPGA-based systems.", "DBLP authors": ["Davide Pagano", "Mikel Vuka", "Marco Rabozzi", "Riccardo Cattaneo", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2015, "MAG papers": [{"PaperId": 2023223702, "PaperTitle": "thermal aware floorplanning for partially reconfigurable fpga based systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of milan": 6.0}}], "source": "ES"}, {"DBLP title": "Feedback-bus oscillation ring: a general architecture for delay characterization and test of interconnects.", "DBLP authors": ["Shi-Yu Huang", "Meng-Ting Tsai", "Kun-Han Hans Tsai", "Wu-Tung Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2058606593, "PaperTitle": "feedback bus oscillation ring a general architecture for delay characterization and test of interconnects", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 2.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Analog neuromorphic computing enabled by multi-gate programmable resistive devices.", "DBLP authors": ["Vehbi Calayir", "Mohamed Darwish", "Jeffrey A. Weldon", "Larry T. Pileggi"], "year": 2015, "MAG papers": [{"PaperId": 2081053632, "PaperTitle": "analog neuromorphic computing enabled by multi gate programmable resistive devices", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient non-volatile in-memory accelerator for sparse-representation based face recognition.", "DBLP authors": ["Yuhao Wang", "Hantao Huang", "Leibin Ni", "Hao Yu", "Mei Yan", "Chuliang Weng", "Wei Yang", "Junfeng Zhao"], "year": 2015, "MAG papers": [{"PaperId": 1982218266, "PaperTitle": "an energy efficient non volatile in memory accelerator for sparse representation based face recognition", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanyang technological university": 5.0, "huawei": 3.0}}], "source": "ES"}, {"DBLP title": "PWL: a progressive wear leveling to minimize data migration overheads for nand flash devices.", "DBLP authors": ["Fu-Hsin Chen", "Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2015, "MAG papers": [{"PaperId": 2058468518, "PaperTitle": "pwl a progressive wear leveling to minimize data migration overheads for nand flash devices", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national taiwan university": 3.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Towards trustable storage using SSDs with proprietary FTL.", "DBLP authors": ["Xiaotong Cui", "Minhui Zou", "Liang Shi", "Kaijie Wu"], "year": 2015, "MAG papers": [{"PaperId": 2069423972, "PaperTitle": "towards trustable storage using ssds with proprietary ftl", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chongqing university": 4.0}}], "source": "ES"}, {"DBLP title": "User-specific skin temperature-aware DVFS for smartphones.", "DBLP authors": ["Begum Egilmez", "Gokhan Memik", "Seda Ogrenci Memik", "Oguz Ergin"], "year": 2015, "MAG papers": [{"PaperId": 1963632839, "PaperTitle": "user specific skin temperature aware dvfs for smartphones", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"northwestern university": 3.0, "tobb university of economics and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Formal probabilistic analysis of distributed dynamic thermal management.", "DBLP authors": ["Shafaq Iqtedar", "Osman Hasan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 1991537489, "PaperTitle": "formal probabilistic analysis of distributed dynamic thermal management", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of the sciences": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A hybrid Quasi Monte Carlo method for yield aware analog circuit sizing tool.", "DBLP authors": ["Engin Afacan", "G\u00f6nen\u00e7 Berkol", "Ali Emre Pusane", "G\u00fcnhan D\u00fcndar", "I. Faik Baskaya"], "year": 2015, "MAG papers": [{"PaperId": 2069519600, "PaperTitle": "a hybrid quasi monte carlo method for yield aware analog circuit sizing tool", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"bogazici university": 5.0}}], "source": "ES"}, {"DBLP title": "Feature selection for alternate test using wrappers: application to an RF LNA case study.", "DBLP authors": ["Manuel J. Barragan", "Gildas L\u00e9ger"], "year": 2015, "MAG papers": [{"PaperId": 1987296627, "PaperTitle": "feature selection for alternate test using wrappers application to an rf lna case study", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of grenoble": 1.0, "university of seville": 1.0}}], "source": "ES"}, {"DBLP title": "Improving SIMD code generation in QEMU.", "DBLP authors": ["Sheng-Yu Fu", "Jan-Jan Wu", "Wei-Chung Hsu"], "year": 2015, "MAG papers": [{"PaperId": 2003690377, "PaperTitle": "improving simd code generation in qemu", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Reuse distance analysis for locality optimization in loop-dominated applications.", "DBLP authors": ["Christakis Lezos", "Grigoris Dimitroulakos", "Konstantinos Masselos"], "year": 2015, "MAG papers": [{"PaperId": 1997948137, "PaperTitle": "reuse distance analysis for locality optimization in loop dominated applications", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of peloponnese": 3.0}}], "source": "ES"}, {"DBLP title": "TAPP: temperature-aware application mapping for NoC-based many-core processors.", "DBLP authors": ["Di Zhu", "Lizhong Chen", "Timothy Mark Pinkston", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 1977316078, "PaperTitle": "tapp temperature aware application mapping for noc based many core processors", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of southern california": 3.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "Malleable NoC: dark silicon inspired adaptable Network-on-Chip.", "DBLP authors": ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2015, "MAG papers": [{"PaperId": 2065599437, "PaperTitle": "malleable noc dark silicon inspired adaptable network on chip", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of new south wales": 3.0, "google": 1.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Topology identification for smart cells in modular batteries.", "DBLP authors": ["Sebastian Steinhorst", "Martin Lukasiewycz"], "year": 2015, "MAG papers": [{"PaperId": 2095346297, "PaperTitle": "topology identification for smart cells in modular batteries", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "LVS check for photonic integrated circuits: curvilinear feature extraction and validation.", "DBLP authors": ["Ruping Cao", "Julien Billoudet", "John Ferguson", "Lionel Couder", "John Cayo", "Alexandre Arriordaz", "Ian O'Connor"], "year": 2015, "MAG papers": [{"PaperId": 1968246309, "PaperTitle": "lvs check for photonic integrated circuits curvilinear feature extraction and validation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mentor graphics": 6.0, "ecole centrale de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "FP-scheduling for mode-controlled dataflow: a case study.", "DBLP authors": ["Alok Lele", "Orlando Moreira", "Kees van Berkel"], "year": 2015, "MAG papers": [{"PaperId": 2015017054, "PaperTitle": "fp scheduling for mode controlled dataflow a case study", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ericsson": 2.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Ageing simulation of analogue circuits and systems using adaptive transient evaluation.", "DBLP authors": ["Felix Salfelder", "Lars Hedrich"], "year": 2015, "MAG papers": [{"PaperId": 2022440683, "PaperTitle": "ageing simulation of analogue circuits and systems using adaptive transient evaluation", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"goethe university frankfurt": 2.0}}], "source": "ES"}, {"DBLP title": "A tool for the assisted design of charge redistribution SAR ADCs.", "DBLP authors": ["Stefano Brenna", "Andrea Bonetti", "Andrea Bonfanti", "Andrea L. Lacaita"], "year": 2015, "MAG papers": [{"PaperId": 2171666820, "PaperTitle": "a tool for the assisted design of charge redistribution sar adcs", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"polytechnic university of milan": 3.0, "ecole normale superieure": 1.0}}], "source": "ES"}, {"DBLP title": "Detection of asymmetric aging-critical voltage conditions in analog power-down mode.", "DBLP authors": ["Michael Zwerger", "Helmut E. Graeb"], "year": 2015, "MAG papers": [{"PaperId": 1985458301, "PaperTitle": "detection of asymmetric aging critical voltage conditions in analog power down mode", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "High performance single supply CMOS inverter level up shifter for multi: supply voltages domains.", "DBLP authors": ["Jos\u00e9 C. Garc\u00eda", "Juan A. Montiel-Nelson", "Javier Sosa", "Saeid Nooshabadi"], "year": 2015, "MAG papers": [{"PaperId": 2008593981, "PaperTitle": "high performance single supply cmos inverter level up shifter for multi supply voltages domains", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of las palmas de gran canaria": 3.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring the impact of functional test programs re-used for power-aware testing.", "DBLP authors": ["Aymen Touati", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel", "Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2015, "MAG papers": [{"PaperId": 2090204421, "PaperTitle": "exploring the impact of functional test programs re used for power aware testing", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"centre national de la recherche scientifique": 5.0, "polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "A breakpoint-based silicon debug technique with cycle-granularity for handshake-based SoC.", "DBLP authors": ["Hsin-Chen Chen", "Cheng-Rong Wu", "Katherine Shu-Min Li", "Kuen-Jong Lee"], "year": 2015, "MAG papers": [{"PaperId": 1967690711, "PaperTitle": "a breakpoint based silicon debug technique with cycle granularity for handshake based soc", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national sun yat sen university": 1.0, "national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Fault diagnosis in designs with extreme low pin test data compressors.", "DBLP authors": ["Subhadip Kundu", "Parthajit Bhattacharya", "Rohit Kapur"], "year": 2015, "MAG papers": [{"PaperId": 2002203901, "PaperTitle": "fault diagnosis in designs with extreme low pin test data compressors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing dynamic trace signal selection using machine learning and linear programming.", "DBLP authors": ["Charlie Shucheng Zhu", "Sharad Malik"], "year": 2015, "MAG papers": [{"PaperId": 1999959507, "PaperTitle": "optimizing dynamic trace signal selection using machine learning and linear programming", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards systematic design of 3D pNML layouts.", "DBLP authors": ["Robert Perricone", "Yining Zhu", "Katherine M. Sanders", "Xiaobo Sharon Hu", "Michael T. Niemier"], "year": 2015, "MAG papers": [{"PaperId": 1996947426, "PaperTitle": "towards systematic design of 3d pnml layouts", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"zhejiang university": 1.0, "university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "DESTINY: a tool for modeling emerging 3D NVM and eDRAM caches.", "DBLP authors": ["Matt Poremba", "Sparsh Mittal", "Dong Li", "Jeffrey S. Vetter", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 2075960179, "PaperTitle": "destiny a tool for modeling emerging 3d nvm and edram caches", "Year": 2015, "CitationCount": 101, "EstimatedCitation": 144, "Affiliations": {"university of california santa barbara": 1.0, "oak ridge national laboratory": 2.0, "pennsylvania state university": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Big-data streaming applications scheduling with online learning and concept drift detection.", "DBLP authors": ["Karim Kanoun", "Mihaela van der Schaar"], "year": 2015, "MAG papers": [{"PaperId": 2052561612, "PaperTitle": "big data streaming applications scheduling with online learning and concept drift detection", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Design flow and run-time management for compressed FPGA configurations.", "DBLP authors": ["Christophe Huriaux", "Antoine Courtay", "Olivier Sentieys"], "year": 2015, "MAG papers": [{"PaperId": 2047370082, "PaperTitle": "design flow and run time management for compressed fpga configurations", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of rennes": 3.0}}], "source": "ES"}, {"DBLP title": "Empirical modelling of FDSOI CMOS inverter for signal/power integrity simulation.", "DBLP authors": ["Wael Dghais", "Jonathan Rodriguez"], "year": 2015, "MAG papers": [{"PaperId": 1980472667, "PaperTitle": "empirical modelling of fdsoi cmos inverter for signal power integrity simulation", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of aveiro": 2.0}}], "source": "ES"}, {"DBLP title": "On-chip measurement of bandgap reference voltage using a small form factor VCO based zoom-in ADC.", "DBLP authors": ["Osman Emir Erol", "Sule Ozev", "Chandra K. H. Suresh", "Rubin A. Parekhji", "Lakshmanan Balasubramanian"], "year": 2015, "MAG papers": [{"PaperId": 2015795064, "PaperTitle": "on chip measurement of bandgap reference voltage using a small form factor vco based zoom in adc", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"arizona state university": 2.0, "new york university abu dhabi": 1.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Logical equivalence checking of asynchronous circuits using commercial tools.", "DBLP authors": ["Arash Saifhashemi", "Hsin-Ho Huang", "Priyanka Bhalerao", "Peter A. Beerel"], "year": 2015, "MAG papers": [{"PaperId": 2031351902, "PaperTitle": "logical equivalence checking of asynchronous circuits using commercial tools", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 2.0, "yahoo": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "May-happen-in-parallel analysis of ESL models using UPPAAL model checking.", "DBLP authors": ["Che-Wei Chang", "Rainer D\u00f6mer"], "year": 2015, "MAG papers": [{"PaperId": 1995748565, "PaperTitle": "may happen in parallel analysis of esl models using uppaal model checking", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Verifying synchronous reactive systems using lazy abstraction.", "DBLP authors": ["Kumar Madhukar", "Mandayam K. Srivas", "Bj\u00f6rn Wachter", "Daniel Kroening", "Ravindra Metta"], "year": 2015, "MAG papers": [{"PaperId": 1998488283, "PaperTitle": "verifying synchronous reactive systems using lazy abstraction", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of oxford": 2.0, "chennai mathematical institute": 2.0}}], "source": "ES"}, {"DBLP title": "Spintastic: <u>spin</u>-based s<u>t</u>och<u>astic</u> logic for energy-efficient computing.", "DBLP authors": ["Rangharajan Venkatesan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique.", "DBLP authors": ["Ji Li", "Qing Xie", "Yanzhi Wang", "Shahin Nazarian", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 2049955736, "PaperTitle": "leakage power reduction for deeply scaled finfet circuits operating in multiple voltage regimes using fine grained gate length biasing technique", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southern california": 5.0}}], "source": "ES"}, {"DBLP title": "SubHunter: a high-performance and scalable sub-circuit recognition method with Pr\u00fcfer-encoding.", "DBLP authors": ["Hong-Yan Su", "Chih-Hao Hsu", "Yih-Lang Li"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Timing verification for adaptive integrated circuits.", "DBLP authors": ["Rohit Kumar", "Bing Li", "Yiren Shen", "Ulf Schlichtmann", "Jiang Hu"], "year": 2015, "MAG papers": [{"PaperId": 2080035745, "PaperTitle": "timing verification for adaptive integrated circuits", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas a m university": 3.0, "technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "A robust approach for process variation aware mask optimization.", "DBLP authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"], "year": 2015, "MAG papers": [{"PaperId": 2095030662, "PaperTitle": "a robust approach for process variation aware mask optimization", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "FastTree: a hardware KD-tree construction acceleration engine for real-time ray tracing.", "DBLP authors": ["Xingyu Liu", "Yangdong Deng", "Yufei Ni", "Zonghui Li"], "year": 2015, "MAG papers": [{"PaperId": 2043076593, "PaperTitle": "fasttree a hardware kd tree construction acceleration engine for real time ray tracing", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Reverse longstaff-schwartz american option pricing on hybrid CPU/FPGA systems.", "DBLP authors": ["Christian Brugger", "Javier Alejandro Varela", "Norbert Wehn", "Songyin Tang", "Ralf Korn"], "year": 2015, "MAG papers": [{"PaperId": 1964955695, "PaperTitle": "reverse longstaff schwartz american option pricing on hybrid cpu fpga systems", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kaiserslautern university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Accurate electrothermal modeling of thermoelectric generators.", "DBLP authors": ["Mohammad Javad Dousti", "Antonio Petraglia", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 1967803840, "PaperTitle": "accurate electrothermal modeling of thermoelectric generators", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southern california": 2.0, "federal university of rio de janeiro": 1.0}}], "source": "ES"}, {"DBLP title": "Efficiency-driven design time optimization of a hybrid energy storage system with networked charge transfer interconnect.", "DBLP authors": ["Qing Xie", "Younghyun Kim", "Donkyu Baek", "Yanzhi Wang", "Massoud Pedram", "Naehyuck Chang"], "year": 2015, "MAG papers": [{"PaperId": 2087021203, "PaperTitle": "efficiency driven design time optimization of a hybrid energy storage system with networked charge transfer interconnect", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0, "purdue university": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Privacy-preserving functional IP verification utilizing fully homomorphic encryption.", "DBLP authors": ["Charalambos Konstantinou", "Anastasis Keliris", "Michail Maniatakos"], "year": 2015, "MAG papers": [{"PaperId": 2007609817, "PaperTitle": "privacy preserving functional ip verification utilizing fully homomorphic encryption", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"new york university": 2.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient software implementation of ring-LWE encryption.", "DBLP authors": ["Ruan de Clercq", "Sujoy Sinha Roy", "Frederik Vercauteren", "Ingrid Verbauwhede"], "year": 2015, "MAG papers": [{"PaperId": 2058180416, "PaperTitle": "efficient software implementation of ring lwe encryption", "Year": 2015, "CitationCount": 63, "EstimatedCitation": 109, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "Embedded HW/SW platform for on-the-fly testing of true random number generators.", "DBLP authors": ["Bohan Yang", "Vladimir Rozic", "Nele Mentens", "Wim Dehaene", "Ingrid Verbauwhede"], "year": 2015, "MAG papers": [{"PaperId": 2056421869, "PaperTitle": "embedded hw sw platform for on the fly testing of true random number generators", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "An online thermal-constrained task scheduler for 3D multi-core processors.", "DBLP authors": ["Chien-Hui Liao", "Charles H.-P. Wen", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 2051119337, "PaperTitle": "an online thermal constrained task scheduler for 3d multi core processors", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national chiao tung university": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "A symbolic system synthesis approach for hard real-time systems based on coordinated SMT-solving.", "DBLP authors": ["Alexander Biewer", "Benjamin Andres", "Jens Gladigau", "Torsten Schaub", "Christian Haubelt"], "year": 2015, "MAG papers": [{"PaperId": 2012999037, "PaperTitle": "a symbolic system synthesis approach for hard real time systems based on coordinated smt solving", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"bosch": 2.0, "university of potsdam": 2.0, "university of rostock": 1.0}}], "source": "ES"}, {"DBLP title": "E-pipeline: elastic hardware/software pipelines on a many-core fabric.", "DBLP authors": ["Xi Zhang", "Haris Javaid", "Muhammad Shafique", "Jorgen Peddersen", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2015, "MAG papers": [{"PaperId": 1977098722, "PaperTitle": "e pipeline elastic hardware software pipelines on a many core fabric", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 2.0, "university of new south wales": 4.0}}], "source": "ES"}, {"DBLP title": "Soft-error reliability and power co-optimization for GPGPUS register file using resistive memory.", "DBLP authors": ["Jingweijia Tan", "Zhi Li", "Xin Fu"], "year": 2015, "MAG papers": [{"PaperId": 2019427687, "PaperTitle": "soft error reliability and power co optimization for gpgpus register file using resistive memory", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of kansas": 1.0, "university of houston": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient cache design in emerging mobile platforms: the implications and optimizations.", "DBLP authors": ["Kaige Yan", "Xin Fu"], "year": 2015, "MAG papers": [{"PaperId": 1986466221, "PaperTitle": "energy efficient cache design in emerging mobile platforms the implications and optimizations", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of houston": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment.", "DBLP authors": ["Jeremy Constantin", "Lai Wang", "Georgios Karakonstantis", "Anupam Chattopadhyay", "Andreas Burg"], "year": 2015, "MAG papers": [{"PaperId": 1991670063, "PaperTitle": "exploiting dynamic timing margins in microprocessors for frequency over scaling with instruction based clock adjustment", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 58, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "nanyang technological university": 1.0, "rwth aachen university": 1.0}}], "source": "ES"}, {"DBLP title": "Variability-aware dark silicon management in on-chip many-core systems.", "DBLP authors": ["Muhammad Shafique", "Dennis Gnad", "Siddharth Garg", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2036086318, "PaperTitle": "variability aware dark silicon management in on chip many core systems", "Year": 2015, "CitationCount": 49, "EstimatedCitation": 57, "Affiliations": {"karlsruhe institute of technology": 3.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Systematic application of ISO 26262 on a SEooC: Support by applying a systematic reuse approach.", "DBLP authors": ["Alejandra Ruiz", "Alberto Melzi", "Tim Kelly"], "year": 2015, "MAG papers": [{"PaperId": 1965861273, "PaperTitle": "systematic application of iso 26262 on a seooc support by applying a systematic reuse approach", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of york": 1.0, "fiat automobiles": 1.0}}], "source": "ES"}, {"DBLP title": "Timing analysis of an avionics case study on complex hardware/software platforms.", "DBLP authors": ["Franck Wartel", "Leonidas Kosmidis", "Adriana Gogonel", "Andrea Baldovin", "Zo\u00eb R. Stephenson", "Benoit Triquet", "Eduardo Qui\u00f1ones", "Code Lo", "Enrico Mezzetti", "Ian Broster", "Jaume Abella", "Liliana Cucu-Grosjean", "Tullio Vardanega", "Francisco J. Cazorla"], "year": 2015, "MAG papers": [{"PaperId": 2072501122, "PaperTitle": "timing analysis of an avionics case study on complex hardware software platforms", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"barcelona supercomputing center": 4.0, "university of padua": 3.0, "airbus": 2.0, "french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Fast optical simulation from a reduced set of impulse responses using SystemC-AMS.", "DBLP authors": ["Fabien Teysseyre", "David Navarro", "Ian O'Connor", "Francesco Cascio", "Fabio Cenni", "Olivier Guillaume"], "year": 2015, "MAG papers": [{"PaperId": 2075133251, "PaperTitle": "fast optical simulation from a reduced set of impulse responses using systemc ams", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"institut des nanotechnologies de lyon": 3.0, "stmicroelectronics": 3.0}}], "source": "ES"}, {"DBLP title": "Minimum current consumption transition time optimization methodology for low power CTS.", "DBLP authors": ["Vibhu Sharma"], "year": 2015, "MAG papers": [{"PaperId": 1965614659, "PaperTitle": "minimum current consumption transition time optimization methodology for low power cts", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "A defect-aware reconfigurable cache architecture for low-vccmin DVFS-enabled systems.", "DBLP authors": ["Michail Mavropoulos", "Georgios Keramidas", "Dimitris Nikolos"], "year": 2015, "MAG papers": [{"PaperId": 2025509515, "PaperTitle": "a defect aware reconfigurable cache architecture for low vccmin dvfs enabled systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of patras": 3.0}}], "source": "ES"}, {"DBLP title": "Temperature-aware software-based self-testing for delay faults.", "DBLP authors": ["Ying Zhang", "Zebo Peng", "Jianhui Jiang", "Huawei Li", "Masahiro Fujita"], "year": 2015, "MAG papers": [{"PaperId": 2098511610, "PaperTitle": "temperature aware software based self testing for delay faults", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"linkoping university": 1.0, "university of tokyo": 1.0, "chinese academy of sciences": 1.0, "tongji university": 2.0}}], "source": "ES"}, {"DBLP title": "Operational fault detection and monitoring of a memristor-based LUT.", "DBLP authors": ["T. Nandha Kumar", "Haider A. F. Almurib", "Fabrizio Lombardi"], "year": 2015, "MAG papers": [{"PaperId": 2014038142, "PaperTitle": "operational fault detection and monitoring of a memristor based lut", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"northeastern university": 1.0, "university of nottingham malaysia campus": 2.0}}], "source": "ES"}, {"DBLP title": "Power-aware online testing of manycore systems in the dark silicon era.", "DBLP authors": ["Mohammad Hashem Haghbayan", "Amir-Mohammad Rahmani", "Mohammad Fattah", "Pasi Liljeberg", "Juha Plosila", "Zainalabedin Navabi", "Hannu Tenhunen"], "year": 2015, "MAG papers": [{"PaperId": 1974658646, "PaperTitle": "power aware online testing of manycore systems in the dark silicon era", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tehran": 1.0, "information technology university": 5.0, "royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Digital circuits reliability with in-situ monitors in 28nm fully depleted SOI.", "DBLP authors": ["M. Saliva", "Florian Cacho", "Vincent Huard", "X. Federspiel", "D. Angot", "Ahmed Benhassain", "Alain Bravaix", "Lorena Anghel"], "year": 2015, "MAG papers": [{"PaperId": 2084578528, "PaperTitle": "digital circuits reliability with in situ monitors in 28nm fully depleted soi", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"stmicroelectronics": 6.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Read/write robustness estimation metrics for spin transfer torque (STT) MRAM cell.", "DBLP authors": ["Elena I. Vatajelu", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Marco Indaco", "Michel Renovell", "Paolo Prinetto", "Joan Figueras"], "year": 2015, "MAG papers": [{"PaperId": 2085278537, "PaperTitle": "read write robustness estimation metrics for spin transfer torque stt mram cell", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 3.0, "polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "Fault modeling in controllable polarity silicon nanowire circuits.", "DBLP authors": ["Hassan Ghasemzadeh Mohammadi", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 1996613319, "PaperTitle": "fault modeling in controllable polarity silicon nanowire circuits", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Improved practical differential fault analysis of grain-128.", "DBLP authors": ["Prakash Dey", "Abhishek Chakraborty", "Avishek Adhikari", "Debdeep Mukhopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2045369860, "PaperTitle": "improved practical differential fault analysis of grain 128", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of calcutta": 2.0, "indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "A score-based classification method for identifying hardware-trojans at gate-level netlists.", "DBLP authors": ["Masaru Oya", "Youhua Shi", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2015, "MAG papers": [{"PaperId": 2074123919, "PaperTitle": "a score based classification method for identifying hardware trojans at gate level netlists", "Year": 2015, "CitationCount": 65, "EstimatedCitation": 102, "Affiliations": {"waseda university": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan detection for gate-level ICs using signal correlation based clustering.", "DBLP authors": ["Bur\u00e7in \u00c7akir", "Sharad Malik"], "year": 2015, "MAG papers": [{"PaperId": 1998461107, "PaperTitle": "hardware trojan detection for gate level ics using signal correlation based clustering", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 69, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Coherent crosstalk noise analyses in ring-based optical interconnects.", "DBLP authors": ["Luan H. K. Duong", "Mahdi Nikdast", "Jiang Xu", "Zhehui Wang", "Yvain Thonnart", "S\u00e9bastien Le Beux", "Peng Yang", "Xiaowen Wu", "Zhifei Wang"], "year": 2015, "MAG papers": [{"PaperId": 1973615851, "PaperTitle": "coherent crosstalk noise analyses in ring based optical interconnects", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ecole polytechnique de montreal": 1.0, "hong kong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "Enabling vertical wormhole switching in 3D NoC-bus hybrid systems.", "DBLP authors": ["Changlin Chen", "Marius Enachescu", "Sorin Dan Cotofana"], "year": 2015, "MAG papers": [{"PaperId": 2071639007, "PaperTitle": "enabling vertical wormhole switching in 3d noc bus hybrid systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures.", "DBLP authors": ["Andrea Mineo", "Mohd Shahrizal Rusli", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania", "Muhammad N. Marsono"], "year": 2015, "MAG papers": [{"PaperId": 2000454078, "PaperTitle": "a closed loop transmitting power self calibration scheme for energy efficient winoc architectures", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of catania": 3.0, "universiti teknologi malaysia": 2.0}}], "source": "ES"}, {"DBLP title": "Sufficient response time analysis considering dependencies between rate-dependent tasks.", "DBLP authors": ["Timo Feld", "Frank Slomka"], "year": 2015, "MAG papers": [{"PaperId": 2085752303, "PaperTitle": "sufficient response time analysis considering dependencies between rate dependent tasks", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of ulm": 2.0}}], "source": "ES"}, {"DBLP title": "Engine control: task modeling and analysis.", "DBLP authors": ["Alessandro Biondi", "Giorgio C. Buttazzo"], "year": 2015, "MAG papers": [{"PaperId": 2090619262, "PaperTitle": "engine control task modeling and analysis", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"sant anna school of advanced studies": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of diverse compiling for software-fault detection.", "DBLP authors": ["Andrea H\u00f6ller", "Nermin Kajtazovic", "Tobias Rauter", "Kay R\u00f6mer", "Christian Kreiner"], "year": 2015, "MAG papers": [{"PaperId": 2043481571, "PaperTitle": "evaluation of diverse compiling for software fault detection", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"graz university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Worst-case communication time analysis of networks-on-chip with shared virtual channels.", "DBLP authors": ["Eberle A. Rambo", "Rolf Ernst"], "year": 2015, "MAG papers": [{"PaperId": 1976785975, "PaperTitle": "worst case communication time analysis of networks on chip with shared virtual channels", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "On the statistical memory architecture exploration and optimization.", "DBLP authors": ["Charalampos Antoniadis", "Georgios Karakonstantis", "Nestor E. Evmorfopoulos", "Andreas Peter Burg", "George I. Stamoulis"], "year": 2015, "MAG papers": [{"PaperId": 2017645301, "PaperTitle": "on the statistical memory architecture exploration and optimization", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of thessaly": 3.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "ECRIPSE: an efficient method for calculating RTN-induced failure probability of an SRAM cell.", "DBLP authors": ["Hiromitsu Awano", "Masayuki Hiromoto", "Takashi Sato"], "year": 2015, "MAG papers": [{"PaperId": 2024064318, "PaperTitle": "ecripse an efficient method for calculating rtn induced failure probability of an sram cell", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kyoto university": 3.0}}], "source": "ES"}, {"DBLP title": "Subpage programming for extending the lifetime of NAND flash memory.", "DBLP authors": ["Jung-Hoon Kim", "Sang-Hoon Kim", "Jin-Soo Kim"], "year": 2015, "MAG papers": [{"PaperId": 1970068500, "PaperTitle": "subpage programming for extending the lifetime of nand flash memory", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"kaist": 1.0, "samsung": 1.0, "sungkyunkwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimized selection of reliable and cost-effective cyber-physical system architectures.", "DBLP authors": ["Nikunj Bajaj", "Pierluigi Nuzzo", "Michael Masin", "Alberto L. Sangiovanni-Vincentelli"], "year": 2015, "MAG papers": [{"PaperId": 1986087146, "PaperTitle": "optimized selection of reliable and cost effective cyber physical system architectures", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california berkeley": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Software assisted non-volatile register reduction for energy harvesting based cyber-physical system.", "DBLP authors": ["Mengying Zhao", "Qing'an Li", "Mimi Xie", "Yongpan Liu", "Jingtong Hu", "Chun Jason Xue"], "year": 2015, "MAG papers": [{"PaperId": 2145809154, "PaperTitle": "software assisted non volatile register reduction for energy harvesting based cyber physical system", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"oklahoma state university stillwater": 2.0, "wuhan university": 1.0, "city university of hong kong": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "A re-entrant flowshop heuristic for online scheduling of the paper path in a large scale printer.", "DBLP authors": ["Umar Waqas", "Marc Geilen", "Jack Kandelaars", "Lou J. Somers", "Twan Basten", "Sander Stuijk", "Patrick Vestjens", "Henk Corporaal"], "year": 2015, "MAG papers": [{"PaperId": 2165282694, "PaperTitle": "a re entrant flowshop heuristic for online scheduling of the paper path in a large scale printer", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"eindhoven university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "MPIOV: scaling hardware-based I/O virtualization for mixed-criticality embedded real-time systems using non transparent bridges to (multi-core) multi-processor systems.", "DBLP authors": ["Daniel M\u00fcnch", "Michael Paulitsch", "Oliver Hanka", "Andreas Herkersdorf"], "year": 2015, "MAG papers": [{"PaperId": 2089216167, "PaperTitle": "mpiov scaling hardware based i o virtualization for mixed criticality embedded real time systems using non transparent bridges to multi core multi processor systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"airbus group": 3.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "The human intranet: where swarms and humans meet.", "DBLP authors": ["Jan M. Rabaey"], "year": 2015, "MAG papers": [{"PaperId": 2242838400, "PaperTitle": "the human intranet where swarms and humans meet", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2061365789, "PaperTitle": "the human intranet where swarms and humans meet", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california berkeley": 1.0}}, {"PaperId": 2217047792, "PaperTitle": "the human intranet where swarms and humans meet", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient attacks on robust ring oscillator PUF with enhanced challenge-response set.", "DBLP authors": ["Phuong Ha Nguyen", "Durga Prasad Sahoo", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2054668437, "PaperTitle": "efficient attacks on robust ring oscillator puf with enhanced challenge response set", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology kharagpur": 4.0}}], "source": "ES"}, {"DBLP title": "A robust authentication methodology using physically unclonable functions in DRAM arrays.", "DBLP authors": ["Maryam S. Hashemian", "Bhanu Pratap Singh", "Francis G. Wolff", "Daniel J. Weyer", "Steve Clay", "Christos A. Papachristou"], "year": 2015, "MAG papers": [{"PaperId": 2033300150, "PaperTitle": "a robust authentication methodology using physically unclonable functions in dram arrays", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"case western reserve university": 5.0}}], "source": "ES"}, {"DBLP title": "A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics.", "DBLP authors": ["Arunkumar Vijayakumar", "Sandip Kundu"], "year": 2015, "MAG papers": [{"PaperId": 2092858172, "PaperTitle": "a novel modeling attack resistant puf design based on non linear voltage transfer characteristics", "Year": 2015, "CitationCount": 57, "EstimatedCitation": 87, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Asymmetric underlapped FinFET based robust SRAM design at 7nm node.", "DBLP authors": ["A. Arun Goud", "Rangharajan Venkatesan", "Anand Raghunathan", "Kaushik Roy"], "year": 2015, "MAG papers": [{"PaperId": 2092169098, "PaperTitle": "asymmetric underlapped finfet based robust sram design at 7nm node", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Quality configurable reduce-and-rank for energy efficient approximate computing.", "DBLP authors": ["Arnab Raha", "Swagath Venkataramani", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 1974293795, "PaperTitle": "quality configurable reduce and rank for energy efficient approximate computing", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Ultra-low-power ECG front-end design based on compressed sensing.", "DBLP authors": ["Hossein Mamaghanian", "Pierre Vandergheynst"], "year": 2015, "MAG papers": [{"PaperId": 2061162118, "PaperTitle": "ultra low power ecg front end design based on compressed sensing", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "GTFUZZ: a novel algorithm for robust dynamic power optimization via gate sizing with fuzzy games.", "DBLP authors": ["Tony Casagrande", "Nagarajan Ranganathan"], "year": 2015, "MAG papers": [{"PaperId": 2006794793, "PaperTitle": "gtfuzz a novel algorithm for robust dynamic power optimization via gate sizing with fuzzy games", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters.", "DBLP authors": ["Francesco Conti", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 1981752636, "PaperTitle": "a ultra low energy convolution engine for fast brain inspired vision in multicore clusters", "Year": 2015, "CitationCount": 84, "EstimatedCitation": 103, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "Eliminating intra-warp conflict misses in GPU.", "DBLP authors": ["Bin Wang", "Zhuo Liu", "Xinning Wang", "Weikuan Yu"], "year": 2015, "MAG papers": [{"PaperId": 2012303498, "PaperTitle": "eliminating intra warp conflict misses in gpu", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"auburn university": 4.0}}], "source": "ES"}, {"DBLP title": "RNA: a reconfigurable architecture for hardware neural acceleration.", "DBLP authors": ["Fengbin Tu", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2036735143, "PaperTitle": "rna a reconfigurable architecture for hardware neural acceleration", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "ApproxANN: an approximate computing framework for artificial neural network.", "DBLP authors": ["Qian Zhang", "Ting Wang", "Ye Tian", "Feng Yuan", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 1974078116, "PaperTitle": "approxann an approximate computing framework for artificial neural network", "Year": 2015, "CitationCount": 138, "EstimatedCitation": 195, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "DRAM or no-DRAM?: exploring linear solver architectures for image domain warping in 28 nm CMOS.", "DBLP authors": ["Michael Schaffner", "Frank K. G\u00fcrkaynak", "Aljoscha Smolic", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 1974607091, "PaperTitle": "dram or no dram exploring linear solver architectures for image domain warping in 28 nm cmos", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"disney research": 2.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "A small non-volatile write buffer to reduce storage writes in smartphones.", "DBLP authors": ["Mungyu Son", "Sungkwang Lee", "Kyungho Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2015, "MAG papers": [{"PaperId": 2008765967, "PaperTitle": "a small non volatile write buffer to reduce storage writes in smartphones", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"pohang university of science and technology": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Clustering-based multi-touch algorithm framework for the tracking problem with a large number of points.", "DBLP authors": ["Shih-Lun Huang", "Sheng-Yi Hung", "Chung-Ping Chen"], "year": 2015, "MAG papers": [{"PaperId": 2078300388, "PaperTitle": "clustering based multi touch algorithm framework for the tracking problem with a large number of points", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A low energy 2D adaptive median filter hardware.", "DBLP authors": ["Ercan Kalali", "Ilker Hamzaoglu"], "year": 2015, "MAG papers": [{"PaperId": 2002764323, "PaperTitle": "a low energy 2d adaptive median filter hardware", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sabanci university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive on-the-fly application performance modeling for many cores.", "DBLP authors": ["Sebastian Kobbe", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 1990007442, "PaperTitle": "adaptive on the fly application performance modeling for many cores", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Customization of OpenCL applications for efficient task mapping under heterogeneous platform constraints.", "DBLP authors": ["Edoardo Paone", "Francesco Robino", "Gianluca Palermo", "Vittorio Zaccaria", "Ingo Sander", "Cristina Silvano"], "year": 2015, "MAG papers": [{"PaperId": 2072407403, "PaperTitle": "customization of opencl applications for efficient task mapping under heterogeneous platform constraints", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"polytechnic university of milan": 4.0, "royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling multi-threaded applications on hybrid shared memory manycore architectures.", "DBLP authors": ["Tushar Rawat", "Aviral Shrivastava"], "year": 2015, "MAG papers": [{"PaperId": 2131557467, "PaperTitle": "enabling multi threaded applications on hybrid shared memory manycore architectures", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Computing approximately, and efficiently.", "DBLP authors": ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 2023025532, "PaperTitle": "computing approximately and efficiently", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Novel inexact memory aware algorithm co-design for energy efficient computation: algorithmic principles.", "DBLP authors": ["Guru Prakash Arumugam", "Prashanth Srikanthan", "John Augustine", "Krishna V. Palem", "Eli Upfal", "Ayush Bhargava", "Parishkrati", "Sreelatha Yenugula"], "year": 2015, "MAG papers": [{"PaperId": 2009086469, "PaperTitle": "novel inexact memory aware algorithm co design for energy efficient computation algorithmic principles", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 1.0, "indian institute of technology madras": 6.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Designing inexact systems efficiently using elimination heuristics.", "DBLP authors": ["Shyamsundar Venkataraman", "Akash Kumar", "Jeremy Schlachter", "Christian C. Enz"], "year": 2015, "MAG papers": [{"PaperId": 2066677085, "PaperTitle": "designing inexact systems efficiently using elimination heuristics", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Opportunities for energy efficient computing: a study of inexact general purpose processors for high-performance and big-data applications.", "DBLP authors": ["Peter D. D\u00fcben", "Jeremy Schlachter", "Parishkrati", "Sreelatha Yenugula", "John Augustine", "Christian C. Enz", "Krishna V. Palem", "Tim N. Palmer"], "year": 2015, "MAG papers": [{"PaperId": 2093122508, "PaperTitle": "opportunities for energy efficient computing a study of inexact general purpose processors for high performance and big data applications", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "rice university": 1.0, "indian institute of technology madras": 3.0, "university of oxford": 2.0}}], "source": "ES"}, {"DBLP title": "Introduction to hardware trojan detection methods.", "DBLP authors": ["Julien Francq", "Florian Frick"], "year": 2015, "MAG papers": [{"PaperId": 1967864446, "PaperTitle": "introduction to hardware trojan detection methods", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 61, "Affiliations": {"university of stuttgart": 1.0, "airbus defence and space": 1.0}}], "source": "ES"}, {"DBLP title": "New testing procedure for finding insertion sites of stealthy hardware trojans.", "DBLP authors": ["Sophie Dupuis", "Papa-Sidi Ba", "Marie-Lise Flottes", "Giorgio Di Natale", "Bruno Rouzeyre"], "year": 2015, "MAG papers": [{"PaperId": 1970804696, "PaperTitle": "new testing procedure for finding insertion sites of stealthy hardware trojans", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of montpellier": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware trojan detection by delay and electromagnetic measurements.", "DBLP authors": ["Xuan Thuy Ngo", "Ingrid Exurville", "Shivam Bhasin", "Jean-Luc Danger", "Sylvain Guilley", "Zakaria Najm", "Jean-Baptiste Rigaud", "Bruno Robisson"], "year": 2015, "MAG papers": [{"PaperId": 2051348078, "PaperTitle": "hardware trojan detection by delay and electromagnetic measurements", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"telecom paristech": 5.0}}], "source": "ES"}, {"DBLP title": "A high efficiency hardware trojan detection technique based on fast SEM imaging.", "DBLP authors": ["Franck Courbon", "Philippe Loubet-Moundi", "Jacques J. A. Fournier", "Assia Tria"], "year": 2015, "MAG papers": [{"PaperId": 1989541173, "PaperTitle": "a high efficiency hardware trojan detection technique based on fast sem imaging", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 58, "Affiliations": {"mines paristech": 1.0, "gemalto": 1.0}}], "source": "ES"}, {"DBLP title": "Mixed wire and surface-wave communication fabrics for decentralized on-chip multicasting.", "DBLP authors": ["Ammar Karkar", "Kin-Fai Tong", "Terrence S. T. Mak", "Alexandre Yakovlev"], "year": 2015, "MAG papers": [{"PaperId": 2067889815, "PaperTitle": "mixed wire and surface wave communication fabrics for decentralized on chip multicasting", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"newcastle university": 2.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "d2-LBDR: distance-driven routing to handle permanent failures in 2D mesh NOCs.", "DBLP authors": ["Rimpy Bishnoi", "Vijay Laxmi", "Manoj Singh Gaur", "Jos\u00e9 Flich"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration.", "DBLP authors": ["Marco Balboni", "Jos\u00e9 Flich", "Davide Bertozzi"], "year": 2015, "MAG papers": [{"PaperId": 2000854314, "PaperTitle": "synergistic use of multiple on chip networks for ultra low latency and scalable distributed routing reconfiguration", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of ferrara": 2.0, "polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "Axilog: language support for approximate hardware design.", "DBLP authors": ["Amir Yazdanbakhsh", "Divya Mahajan", "Bradley Thwaites", "Jongse Park", "Anandhavel Nagendrakumar", "Sindhuja Sethuraman", "Kartik Ramkrishnan", "Nishanthi Ravindran", "Rudra Jariwala", "Abbas Rahimi", "Hadi Esmaeilzadeh", "Kia Bazargan"], "year": 2015, "MAG papers": [{"PaperId": 1967519200, "PaperTitle": "axilog language support for approximate hardware design", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 82, "Affiliations": {"university of minnesota": 4.0, "university of california san diego": 1.0, "georgia institute of technology": 7.0}}], "source": "ES"}, {"DBLP title": "Improving MPSoC reliability through adapting runtime task schedule based on time-correlated fault behavior.", "DBLP authors": ["Laura A. Rozo Duque", "Jose Manuel Monsalve Diaz", "Chengmo Yang"], "year": 2015, "MAG papers": [{"PaperId": 2090445739, "PaperTitle": "improving mpsoc reliability through adapting runtime task schedule based on time correlated fault behavior", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of delaware": 3.0}}], "source": "ES"}, {"DBLP title": "ACSEM: accuracy-configurable fast soft error masking analysis in combinatorial circuits.", "DBLP authors": ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Pau Vilimelis Aceituno", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 1985534647, "PaperTitle": "acsem accuracy configurable fast soft error masking analysis in combinatorial circuits", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"karlsruhe institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Energy minimization for fault tolerant scheduling of periodic fixed-priority applications on multiprocessor platforms.", "DBLP authors": ["Qiushi Han", "Ming Fan", "Linwei Niu", "Gang Quan"], "year": 2015, "MAG papers": [{"PaperId": 2077652843, "PaperTitle": "energy minimization for fault tolerant scheduling of periodic fixed priority applications on multiprocessor platforms", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"broadcom": 1.0, "florida international university": 2.0, "west virginia state university": 1.0}}], "source": "ES"}, {"DBLP title": "DP-fill: a dynamic programming approach to X-filling for minimizing peak test power in scan tests.", "DBLP authors": ["Satya Trinadh", "Ch. Sobhan Babu", "Shiv Govind Singh", "Seetal Potluri", "V. Kamakoti"], "year": 2015, "MAG papers": [{"PaperId": 2051339649, "PaperTitle": "dp fill a dynamic programming approach to x filling for minimizing peak test power in scan tests", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology hyderabad": 3.0, "indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "A scan partitioning algorithm for reducing capture power of delay-fault LBIST.", "DBLP authors": ["Nan Li", "Elena Dubrova", "Gunnar Carlsson"], "year": 2015, "MAG papers": [{"PaperId": 2020192576, "PaperTitle": "a scan partitioning algorithm for reducing capture power of delay fault lbist", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ericsson": 1.0, "royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture of ring-based redundant TSV for clustered faults.", "DBLP authors": ["Wei-Hen Lo", "Kang Chi", "TingTing Hwang"], "year": 2015, "MAG papers": [{"PaperId": 2039742323, "PaperTitle": "architecture of ring based redundant tsv for clustered faults", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip.", "DBLP authors": ["Pai-Yu Chen", "Deepak Kadetotad", "Zihan Xu", "Abinash Mohanty", "Binbin Lin", "Jieping Ye", "Sarma B. K. Vrudhula", "Jae-sun Seo", "Yu Cao", "Shimeng Yu"], "year": 2015, "MAG papers": [{"PaperId": 2057055374, "PaperTitle": "technology design co optimization of resistive cross point array for accelerating learning algorithms on chip", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 81, "Affiliations": {"arizona state university": 10.0}}], "source": "ES"}, {"DBLP title": "Spiking neural network with RRAM: can we use it for real-world application?", "DBLP authors": ["Tianqi Tang", "Lixue Xia", "Boxun Li", "Rong Luo", "Yiran Chen", "Yu Wang", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2083640863, "PaperTitle": "spiking neural network with rram can we use it for real world application", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"tsinghua university": 6.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology.", "DBLP authors": ["Yusuke Shuto", "Shuu'ichirou Yamamoto", "Satoshi Sugahara"], "year": 2015, "MAG papers": [{"PaperId": 2005405601, "PaperTitle": "comparative study of power gating architectures for nonvolatile finfet sram using spintronics based retention technology", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tokyo institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "HLC: software-based half-level-cell flash memory.", "DBLP authors": ["Han-Yi Lin", "Jen-Wei Hsieh"], "year": 2015, "MAG papers": [{"PaperId": 2020351995, "PaperTitle": "hlc software based half level cell flash memory", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university of science and technology": 1.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "AHEAD: automated framework for hardware accelerated iterative data analysis.", "DBLP authors": ["Ebrahim M. Songhori", "Azalia Mirhoseini", "Xuyang Lu", "Farinaz Koushanfar"], "year": 2015, "MAG papers": [{"PaperId": 2026945390, "PaperTitle": "ahead automated framework for hardware accelerated iterative data analysis", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rice university": 4.0}}], "source": "ES"}, {"DBLP title": "Design method for multiplier-less two-variable numeric function approximation.", "DBLP authors": ["Jochen Rust", "Steffen Paul"], "year": 2015, "MAG papers": [{"PaperId": 2087716404, "PaperTitle": "design method for multiplier less two variable numeric function approximation", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "A thermal stress-aware algorithm for power and temperature management of MPSoCs.", "DBLP authors": ["Mehdi Kamal", "Arman Iranfar", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 2090692414, "PaperTitle": "a thermal stress aware algorithm for power and temperature management of mpsocs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 1.0, "university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Predictive dynamic thermal and power management for heterogeneous mobile platforms.", "DBLP authors": ["Gaurav Singla", "Gurinderjit Kaur", "Ali K. Unver", "\u00dcmit Y. Ogras"], "year": 2015, "MAG papers": [{"PaperId": 2006047055, "PaperTitle": "predictive dynamic thermal and power management for heterogeneous mobile platforms", "Year": 2015, "CitationCount": 75, "EstimatedCitation": 101, "Affiliations": {"arizona state university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Power-efficient control of thermoelectric coolers considering distributed hot spots.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 2068548137, "PaperTitle": "power efficient control of thermoelectric coolers considering distributed hot spots", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating complex brain-model simulations on GPU platforms.", "DBLP authors": ["Hoang Anh Du Nguyen", "Zaid Al-Ars", "Georgios Smaragdos", "Christos Strydis"], "year": 2015, "MAG papers": [{"PaperId": 2004435648, "PaperTitle": "accelerating complex brain model simulations on gpu platforms", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"delft university of technology": 2.0, "erasmus university rotterdam": 2.0}}], "source": "ES"}, {"DBLP title": "A packet-switched interconnect for many-core systems with BE and RT service.", "DBLP authors": ["Runan Ma", "Zhida Hui", "Axel Jantsch"], "year": 2015, "MAG papers": [{"PaperId": 1994692343, "PaperTitle": "a packet switched interconnect for many core systems with be and rt service", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 1.0, "fudan university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploration and design of embedded systems including neural algorithms.", "DBLP authors": ["Jean-Marc Philippe", "Alexandre Carbon", "Olivier Brousse", "Michel Paindavoine"], "year": 2015, "MAG papers": [{"PaperId": 2066130734, "PaperTitle": "exploration and design of embedded systems including neural algorithms", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Spintronic devices as key elements for energy-efficient neuroinspired architectures.", "DBLP authors": ["Nicolas Locatelli", "Adrien F. Vincent", "Alice Mizrahi", "Joseph S. Friedman", "Damir Vodenicarevic", "Joo-Von Kim", "Jacques-Olivier Klein", "Weisheng Zhao", "Julie Grollier", "Damien Querlioz"], "year": 2015, "MAG papers": [{"PaperId": 2072464543, "PaperTitle": "spintronic devices as key elements for energy efficient neuroinspired architectures", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"centre national de la recherche scientifique": 8.0, "university of paris sud": 2.0}}], "source": "ES"}, {"DBLP title": "Giant spin hall effect (GSHE) logic design for low power application.", "DBLP authors": ["Yaojun Zhang", "Bonan Yan", "Wenqing Wu", "Hai Li", "Yiran Chen"], "year": 2015, "MAG papers": [{"PaperId": 2024569531, "PaperTitle": "giant spin hall effect gshe logic design for low power application", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"qualcomm": 1.0, "university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm.", "DBLP authors": ["Takahiro Hanyu", "Daisuke Suzuki", "Naoya Onizawa", "Shoun Matsunaga", "Masanori Natsui", "Akira Mochizuki"], "year": 2015, "MAG papers": [{"PaperId": 2089441138, "PaperTitle": "spintronics based nonvolatile logic in memory architecture towards an ultra low power and highly reliable vlsi computing paradigm", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"tohoku university": 5.0}}], "source": "ES"}, {"DBLP title": "Potential applications based on NVM emerging technologies.", "DBLP authors": ["Sophiane Senni", "Raphael Martins Brum", "Lionel Torres", "Gilles Sassatelli", "Abdoulaye Gamati\u00e9", "Bruno Mussard"], "year": 2015, "MAG papers": [{"PaperId": 1999796074, "PaperTitle": "potential applications based on nvm emerging technologies", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"crocus technology": 1.0, "university of montpellier": 5.0}}], "source": "ES"}, {"DBLP title": "From device to system: cross-layer design exploration of racetrack memory.", "DBLP authors": ["Guangyu Sun", "Chao Zhang", "Hehe Li", "Yue Zhang", "Weiqi Zhang", "Yizi Gu", "Yinan Sun", "Jacques-Olivier Klein", "Dafine Ravelosona", "Yongpan Liu", "Weisheng Zhao", "Huazhong Yang"], "year": 2015, "MAG papers": [{"PaperId": 2047305534, "PaperTitle": "from device to system cross layer design exploration of racetrack memory", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tsinghua university": 5.0, "centre national de la recherche scientifique": 3.0, "beihang university": 1.0, "peking university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient bit error rate estimation for high-speed link by Bayesian model fusion.", "DBLP authors": ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Xin Li", "Chenjie Gu"], "year": 2015, "MAG papers": [{"PaperId": 2079965673, "PaperTitle": "efficient bit error rate estimation for high speed link by bayesian model fusion", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"fudan university": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Fast deployment of alternate analog test using Bayesian model fusion.", "DBLP authors": ["John Liaperdos", "Haralampos-G. D. Stratigopoulos", "Louay Abdallah", "Yiorgos Tsiatouhas", "Angela Arapoyanni", "Xin Li"], "year": 2015, "MAG papers": [{"PaperId": 2043199570, "PaperTitle": "fast deployment of alternate analog test using bayesian model fusion", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national and kapodistrian university of athens": 2.0, "university of grenoble": 2.0, "university of ioannina": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Bordersearch: an adaptive identification of failure regions.", "DBLP authors": ["Markus Dobler", "Manuel Harrant", "Monica Rafaila", "Georg Pelz", "Wolfgang Rosenstiel", "Martin Bogdan"], "year": 2015, "MAG papers": [{"PaperId": 2011455534, "PaperTitle": "bordersearch an adaptive identification of failure regions", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"infineon technologies": 3.0}}], "source": "ES"}, {"DBLP title": "A fast spatial variation modeling algorithm for efficient test cost reduction of analog/RF circuits.", "DBLP authors": ["Hugo R. Gon\u00e7alves", "Xin Li", "Miguel V. Correia", "V\u00edtor Tavares", "John M. Carulli Jr.", "Kenneth M. Butler"], "year": 2015, "MAG papers": [{"PaperId": 2067231861, "PaperTitle": "a fast spatial variation modeling algorithm for efficient test cost reduction of analog rf circuits", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"faculdade de engenharia da universidade do porto": 2.0, "university of porto": 1.0, "carnegie mellon university": 1.0, "texas instruments": 1.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Bytecode-to-C ahead-of-time compilation for Android Dalvik virtual machine.", "DBLP authors": ["Hyeong-Seok Oh", "Ji Hwan Yeo", "Soo-Mook Moon"], "year": 2015, "MAG papers": [{"PaperId": 2003917319, "PaperTitle": "bytecode to c ahead of time compilation for android dalvik virtual machine", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "A basic linear algebra compiler for embedded processors.", "DBLP authors": ["Nikolaos Kyrtatas", "Daniele G. Spampinato", "Markus P\u00fcschel"], "year": 2015, "MAG papers": [{"PaperId": 1993445765, "PaperTitle": "a basic linear algebra compiler for embedded processors", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "VARSHA: variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era.", "DBLP authors": ["Nishit Ashok Kapadia", "Sudeep Pasricha"], "year": 2015, "MAG papers": [{"PaperId": 2072115989, "PaperTitle": "varsha variation and reliability aware application scheduling with adaptive parallelism in the dark silicon era", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"colorado state university": 2.0}}], "source": "ES"}, {"DBLP title": "Transparent acceleration of program execution using reconfigurable hardware.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o Bispo", "Jo\u00e3o M. P. Cardoso"], "year": 2015, "MAG papers": [{"PaperId": 2041384801, "PaperTitle": "transparent acceleration of program execution using reconfigurable hardware", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of porto": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerating arithmetic kernels with coherent attached FPGA coprocessors.", "DBLP authors": ["Heiner Giefers", "Raphael Polig", "Christoph Hagleitner"], "year": 2015, "MAG papers": [{"PaperId": 2016808129, "PaperTitle": "accelerating arithmetic kernels with coherent attached fpga coprocessors", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Transparent offloading of computational hotspots from binary code to Xeon Phi.", "DBLP authors": ["Marvin Damschen", "Heinrich Riebler", "Gavin Vaz", "Christian Plessl"], "year": 2015, "MAG papers": [{"PaperId": 2069230794, "PaperTitle": "transparent offloading of computational hotspots from binary code to xeon phi", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of paderborn": 3.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Transparent linking of compiled software and synthesized hardware.", "DBLP authors": ["David B. Thomas", "Shane T. Fleming", "George A. Constantinides", "Dan R. Ghica"], "year": 2015, "MAG papers": [{"PaperId": 2025298117, "PaperTitle": "transparent linking of compiled software and synthesized hardware", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"imperial college london": 3.0, "university of birmingham": 1.0}}], "source": "ES"}, {"DBLP title": "PhaseNoC: TDM scheduling at the virtual-channel level for efficient network traffic isolation.", "DBLP authors": ["Anastasios Psarras", "I. Seitanidis", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2015, "MAG papers": [{"PaperId": 2110430598, "PaperTitle": "phasenoc tdm scheduling at the virtual channel level for efficient network traffic isolation", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"democritus university of thrace": 3.0, "university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "Rate-based vs delay-based control for DVFS in NoC.", "DBLP authors": ["Mario R. Casu", "Paolo Giaccone"], "year": 2015, "MAG papers": [{"PaperId": 2049546152, "PaperTitle": "rate based vs delay based control for dvfs in noc", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.", "DBLP authors": ["Turbo Majumder", "Xian Li", "Paul Bogdan", "Partha Pratim Pande"], "year": 2015, "MAG papers": [{"PaperId": 2092642667, "PaperTitle": "noc enabled multicore architectures for stochastic analysis of biomolecular reactions", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"indian institute of technology delhi": 1.0, "washington state university": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of quantum computer architecture using a resource-performance simulator.", "DBLP authors": ["Muhammad Ahsan", "Jungsang Kim"], "year": 2015, "MAG papers": [{"PaperId": 2030833850, "PaperTitle": "optimization of quantum computer architecture using a resource performance simulator", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Volume-oriented sample preparation for reactant minimization on flow-based microfluidic biochips with multi-segment mixers.", "DBLP authors": ["Chi-Mei Huang", "Chia-Hung Liu", "Juinn-Dar Huang"], "year": 2015, "MAG papers": [{"PaperId": 1993190122, "PaperTitle": "volume oriented sample preparation for reactant minimization on flow based microfluidic biochips with multi segment mixers", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal aware design method for VCSEL-based on-chip optical interconnect.", "DBLP authors": ["Hui Li", "Alain Fourmigue", "S\u00e9bastien Le Beux", "Xavier Letartre", "Ian O'Connor", "Gabriela Nicolescu"], "year": 2015, "MAG papers": [{"PaperId": 3099037526, "PaperTitle": "thermal aware design method for vcsel based on chip optical interconnect", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}, {"PaperId": 1975635276, "PaperTitle": "thermal aware design method for vcsel based on chip optical interconnect", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ecole centrale de lyon": 4.0, "ecole polytechnique de montreal": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic power and performance back-annotation for fast and accurate functional hardware simulation.", "DBLP authors": ["Dongwook Lee", "Lizy K. John", "Andreas Gerstlauer"], "year": 2015, "MAG papers": [{"PaperId": 2006026409, "PaperTitle": "dynamic power and performance back annotation for fast and accurate functional hardware simulation", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Fast and precise cache performance estimation for out-of-order execution.", "DBLP authors": ["Roeland Douma", "Sebastian Altmeyer", "Andy D. Pimentel"], "year": 2015, "MAG papers": [{"PaperId": 2075496654, "PaperTitle": "fast and precise cache performance estimation for out of order execution", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of amsterdam": 3.0}}], "source": "ES"}, {"DBLP title": "A calibration based thermal modeling technique for complex multicore systems.", "DBLP authors": ["Devendra Rai", "Lothar Thiele"], "year": 2015, "MAG papers": [{"PaperId": 2032801313, "PaperTitle": "a calibration based thermal modeling technique for complex multicore systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications.", "DBLP authors": ["Fanshu Jiao", "Sergio Montano", "Alex Doboli"], "year": 2015, "MAG papers": [{"PaperId": 2052741830, "PaperTitle": "knowledge intensive causal reasoning for analog circuit topology synthesis in emergent and innovative applications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"stony brook university": 3.0}}], "source": "ES"}, {"DBLP title": "A CNN-inspired mixed signal processor based on tunnel transistors.", "DBLP authors": ["Behnam Sedighi", "Indranil Palit", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2015, "MAG papers": [{"PaperId": 2022747604, "PaperTitle": "a cnn inspired mixed signal processor based on tunnel transistors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of notre dame": 5.0}}], "source": "ES"}, {"DBLP title": "Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction.", "DBLP authors": ["Nuno Louren\u00e7o", "Ricardo Martins", "Nuno Horta"], "year": 2015, "MAG papers": [{"PaperId": 2007278173, "PaperTitle": "layout aware sizing of analog ics using floorplan routing estimates for parasitic extraction", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"instituto superior tecnico": 3.0}}], "source": "ES"}, {"DBLP title": "Initial transient response of oscillators with long settling time.", "DBLP authors": ["Hans Georg Brachtendorf", "Kai Bittner"], "year": 2015, "MAG papers": [{"PaperId": 2000521689, "PaperTitle": "initial transient response of oscillators with long settling time", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Quick error detection tests with fast runtimes for effective post-silicon validation and debug.", "DBLP authors": ["David Lin", "Eswaran S", "Sharad Kumar", "Eric Rentschler", "Subhasish Mitra"], "year": 2015, "MAG papers": [{"PaperId": 2074741789, "PaperTitle": "quick error detection tests with fast runtimes for effective post silicon validation and debug", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"freescale semiconductor": 2.0, "stanford university": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "GPU-accelerated small delay fault simulation.", "DBLP authors": ["Eric Schneider", "Stefan Holst", "Michael A. Kochte", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 1982628661, "PaperTitle": "gpu accelerated small delay fault simulation", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"kyushu institute of technology": 2.0, "university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Fault simulation with parallel exact critical path tracing in multiple core environment.", "DBLP authors": ["Maksim Gorev", "Raimund Ubar", "Sergei Devadze"], "year": 2015, "MAG papers": [{"PaperId": 2049423177, "PaperTitle": "fault simulation with parallel exact critical path tracing in multiple core environment", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tallinn university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "On the automatic generation of SBST test programs for in-field test.", "DBLP authors": ["Andreas Riefert", "Riccardo Cantoro", "Matthias Sauer", "Matteo Sonza Reorda", "Bernd Becker"], "year": 2015, "MAG papers": [{"PaperId": 2127299204, "PaperTitle": "on the automatic generation of sbst test programs for in field test", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of freiburg": 3.0, "polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "A comprehensive study of monolithic 3D cell on cell design using commercial 2D tool.", "DBLP authors": ["Olivier Billoint", "Hossam Sarhan", "Iyad Rayane", "Maud Vinet", "Perrine Batude", "Claire Fenouillet-B\u00e9ranger", "Olivier Rozeau", "Gerald Cibrario", "Fabien Deprat", "A. Fustier", "Julien Michallet", "Olivier Faynot", "Ogun Turkyilmaz", "Jean-Fr\u00e9d\u00e9ric Christmann", "S\u00e9bastien Thuries", "Fabien Clermidy"], "year": 2015, "MAG papers": [{"PaperId": 2015952501, "PaperTitle": "a comprehensive study of monolithic 3d cell on cell design using commercial 2d tool", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of grenoble": 15.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Monolithic 3D integration: a path from concept to reality.", "DBLP authors": ["Max M. Shulaker", "Tony F. Wu", "Mohamed M. Sabry", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2015, "MAG papers": [{"PaperId": 1995969856, "PaperTitle": "monolithic 3d integration a path from concept to reality", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "A ultra-low-power FPGA based on monolithically integrated RRAMs.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Xifan Tang", "Jury Sandrini", "Maxime Thammasack", "Somayyeh Rahimian Omam", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 2032481385, "PaperTitle": "a ultra low power fpga based on monolithically integrated rrams", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ecole polytechnique federale de lausanne": 8.0}}], "source": "ES"}, {"DBLP title": "Gait analysis for fall prediction using hierarchical textile-based capacitive sensor arrays.", "DBLP authors": ["Rebecca Baldwin", "Stan Bobovych", "Ryan W. Robucci", "Chintan Patel", "Nilanjan Banerjee"], "year": 2015, "MAG papers": [{"PaperId": 2070337616, "PaperTitle": "gait analysis for fall prediction using hierarchical textile based capacitive sensor arrays", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of maryland baltimore county": 5.0}}], "source": "ES"}, {"DBLP title": "HReRAM: a hybrid reconfigurable resistive random-access memory.", "DBLP authors": ["Miguel Angel Lastras-Monta\u00f1o", "Amirali Ghofrani", "Kwang-Ting Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2000841638, "PaperTitle": "hreram a hybrid reconfigurable resistive random access memory", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "nCode: limiting harmful writes to emerging mobile NVRAM through code swapping.", "DBLP authors": ["Kan Zhong", "Duo Liu", "Linbo Long", "Xiao Zhu", "Weichen Liu", "Qingfeng Zhuge", "Edwin Hsing-Mean Sha"], "year": 2015, "MAG papers": [{"PaperId": 2060001690, "PaperTitle": "ncode limiting harmful writes to emerging mobile nvram through code swapping", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese ministry of education": 7.0}}], "source": "ES"}, {"DBLP title": "System level exploration of a STT-MRAM based level 1 data-cache.", "DBLP authors": ["Manu Perumkunnil Komalan", "Christian Tenllado", "Jos\u00e9 Ignacio G\u00f3mez P\u00e9rez", "Francisco Tirado Fern\u00e1ndez", "Francky Catthoor"], "year": 2015, "MAG papers": [{"PaperId": 2017838802, "PaperTitle": "system level exploration of a stt mram based level 1 data cache", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"complutense university of madrid": 4.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "High performance AXI-4.0 based interconnect for extensible smart memory cubes.", "DBLP authors": ["Erfan Azarkhish", "Davide Rossi", "Igor Loi", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2002740375, "PaperTitle": "high performance axi 4 0 based interconnect for extensible smart memory cubes", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of bologna": 3.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "The federated scheduling of constrained-deadline sporadic DAG task systems.", "DBLP authors": ["Sanjoy K. Baruah"], "year": 2015, "MAG papers": [{"PaperId": 1992715100, "PaperTitle": "the federated scheduling of constrained deadline sporadic dag task systems", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university of north carolina at chapel hill": 1.0}}], "source": "ES"}, {"DBLP title": "Run and be safe: mixed-criticality scheduling with temporary processor speedup.", "DBLP authors": ["Pengcheng Huang", "Pratyush Kumar", "Georgia Giannopoulou", "Lothar Thiele"], "year": 2015, "MAG papers": [{"PaperId": 2063820213, "PaperTitle": "run and be safe mixed criticality scheduling with temporary processor speedup", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-core fixed-priority scheduling of real-time tasks with statistical deadline guarantee.", "DBLP authors": ["Tianyi Wang", "Linwei Niu", "Shaolei Ren", "Gang Quan"], "year": 2015, "MAG papers": [{"PaperId": 2018244723, "PaperTitle": "multi core fixed priority scheduling of real time tasks with statistical deadline guarantee", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"florida international university": 3.0, "west virginia state university": 1.0}}], "source": "ES"}, {"DBLP title": "Memory fast-forward: a low cost special function unit to enhance energy efficiency in GPU for big data processing.", "DBLP authors": ["Eunhyeok Park", "Junwhan Ahn", "Sungpack Hong", "Sungjoo Yoo", "Sunggu Lee"], "year": 2015, "MAG papers": [{"PaperId": 1970162936, "PaperTitle": "memory fast forward a low cost special function unit to enhance energy efficiency in gpu for big data processing", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 3.0, "seoul national university": 1.0, "oracle corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Power minimization for data center with guaranteed QoS.", "DBLP authors": ["Shuo Liu", "Soamar Homsi", "Ming Fan", "Shaolei Ren", "Gang Quan", "Shangping Ren"], "year": 2015, "MAG papers": [{"PaperId": 1979122369, "PaperTitle": "power minimization for data center with guaranteed qos", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"florida international university": 4.0, "illinois institute of technology": 1.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-aware cooling for hot-water cooled supercomputers.", "DBLP authors": ["Christian Conficoni", "Andrea Bartolini", "Andrea Tilli", "Giampietro Tecchiolli", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2041583166, "PaperTitle": "energy aware cooling for hot water cooled supercomputers", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of bologna": 4.0}}], "source": "ES"}, {"DBLP title": "Hybrid adaptive clock management for FPGA processor acceleration.", "DBLP authors": ["Alexandru Gheolbanoiu", "Lucian Petrica", "Sorin Cotofana"], "year": 2015, "MAG papers": [{"PaperId": 2064153833, "PaperTitle": "hybrid adaptive clock management for fpga processor acceleration", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"politehnica university of bucharest": 2.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A scalable and high-density FPGA architecture with multi-level phase change memory.", "DBLP authors": ["Chunan Wei", "Ashutosh Dhar", "Deming Chen"], "year": 2015, "MAG papers": [{"PaperId": 1973146505, "PaperTitle": "a scalable and high density fpga architecture with multi level phase change memory", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA accelerated DNA error correction.", "DBLP authors": ["Anand Ramachandran", "Yun Heo", "Wen-mei W. Hwu", "Jian Ma", "Deming Chen"], "year": 2015, "MAG papers": [{"PaperId": 2064239220, "PaperTitle": "fpga accelerated dna error correction", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "Fast eye diagram analysis for high-speed CMOS circuits.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Chenjie Gu", "Suriyaprakash Natarajan", "Eli Chiprout", "Shobha Vasudevan"], "year": 2015, "MAG papers": [{"PaperId": 2060184678, "PaperTitle": "fast eye diagram analysis for high speed cmos circuits", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical library characterization using belief propagation across multiple technology nodes.", "DBLP authors": ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "year": 2015, "MAG papers": [{"PaperId": 2083468228, "PaperTitle": "statistical library characterization using belief propagation across multiple technology nodes", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pdf solutions": 2.0, "massachusetts institute of technology": 3.0, "masdar institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Combining adaptive alternate test and multi-site.", "DBLP authors": ["Gildas L\u00e9ger"], "year": 2015, "MAG papers": [{"PaperId": 2052114799, "PaperTitle": "combining adaptive alternate test and multi site", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of seville": 1.0}}], "source": "ES"}, {"DBLP title": "A method for the estimation of defect detection probability of analog/RF defect-oriented tests.", "DBLP authors": ["John Liaperdos", "Angela Arapoyanni", "Yiorgos Tsiatouhas"], "year": 2015, "MAG papers": [{"PaperId": 2010187163, "PaperTitle": "a method for the estimation of defect detection probability of analog rf defect oriented tests", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national and kapodistrian university of athens": 2.0, "university of ioannina": 1.0}}], "source": "ES"}, {"DBLP title": "Automated rectification methodologies to functional state-space unreachability.", "DBLP authors": ["Ryan Berryhill", "Andreas G. Veneris"], "year": 2015, "MAG papers": [{"PaperId": 2030960287, "PaperTitle": "automated rectification methodologies to functional state space unreachability", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Over-approximating loops to prove properties using bounded model checking.", "DBLP authors": ["Priyanka Darke", "Bharti Chimdyalwar", "R. Venkatesh", "Ulka Shrotri", "Ravindra Metta"], "year": 2015, "MAG papers": [{"PaperId": 2039850154, "PaperTitle": "over approximating loops to prove properties using bounded model checking", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tata research development and design centre": 5.0}}], "source": "ES"}, {"DBLP title": "Automatic extraction of micro-architectural models of communication fabrics from register transfer level designs.", "DBLP authors": ["Sebastiaan J. C. Joosten", "Julien Schmaltz"], "year": 2015, "MAG papers": [{"PaperId": 2035077185, "PaperTitle": "automatic extraction of micro architectural models of communication fabrics from register transfer level designs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "GALS synthesis and verification for xMAS models.", "DBLP authors": ["Frank P. Burns", "Danil Sokolov", "Alexandre Yakovlev"], "year": 2015, "MAG papers": [{"PaperId": 1969939389, "PaperTitle": "gals synthesis and verification for xmas models", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"newcastle university": 3.0}}], "source": "ES"}, {"DBLP title": "Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model.", "DBLP authors": ["Haitong Li", "Zizhen Jiang", "Peng Huang", "Y. Wu", "Hong-Yu Chen", "Bin Gao", "Xiaoyan Liu", "Jinfeng Kang", "H.-S. Philip Wong"], "year": 2015, "MAG papers": [{"PaperId": 1972477204, "PaperTitle": "variation aware reliability emphasized design and optimization of rram using spice model", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 75, "Affiliations": {"stanford university": 5.0, "peking university": 4.0}}], "source": "ES"}, {"DBLP title": "Impact of process-variations in STTRAM and adaptive boosting for robustness.", "DBLP authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh", "Nitin Rathi"], "year": 2015, "MAG papers": [{"PaperId": 2038079748, "PaperTitle": "impact of process variations in sttram and adaptive boosting for robustness", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Device/circuit/architecture co-design of reliable STT-MRAM.", "DBLP authors": ["Zoha Pajouhi", "Xuanyao Fong", "Kaushik Roy"], "year": 2015, "MAG papers": [{"PaperId": 1986553915, "PaperTitle": "device circuit architecture co design of reliable stt mram", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Sub-10 nm FinFETs and Tunnel-FETs: from devices to systems.", "DBLP authors": ["Ankit Sharma", "A. Arun Goud", "Kaushik Roy"], "year": 2015, "MAG papers": [{"PaperId": 1985154943, "PaperTitle": "sub 10 nm finfets and tunnel fets from devices to systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "A new approximate adder with low relative error and correct sign calculation.", "DBLP authors": ["Junjun Hu", "Weikang Qian"], "year": 2015, "MAG papers": [{"PaperId": 2077212538, "PaperTitle": "a new approximate adder with low relative error and correct sign calculation", "Year": 2015, "CitationCount": 55, "EstimatedCitation": 80, "Affiliations": {"shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards binary circuit models that faithfully capture physical solvability.", "DBLP authors": ["Matthias F\u00fcgger", "Robert Najvirt", "Thomas Nowak", "Ulrich Schmid"], "year": 2015, "MAG papers": [{"PaperId": 2011576292, "PaperTitle": "towards binary circuit models that faithfully capture physical solvability", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ecole normale superieure": 1.0, "vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A coupling area reduction technique applying ODC shifting.", "DBLP authors": ["Yi Diao", "Tak-Kei Lam", "Xing Wei", "Yu-Liang Wu"], "year": 2015, "MAG papers": [{"PaperId": 2061645440, "PaperTitle": "a coupling area reduction technique applying odc shifting", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A general design of stochastic circuit and its synthesis.", "DBLP authors": ["Zheng Zhao", "Weikang Qian"], "year": 2015, "MAG papers": [{"PaperId": 1990524183, "PaperTitle": "a general design of stochastic circuit and its synthesis", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"shanghai jiao tong university": 2.0}}], "source": "ES"}, {"DBLP title": "Paper, pen and ink: an innovative system and software framework to assist writing rehabilitation.", "DBLP authors": ["Leonardo Guardati", "Filippo Casamassima", "Elisabetta Farella", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2006933424, "PaperTitle": "paper pen and ink an innovative system and software framework to assist writing rehabilitation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "An all-digital spike-based ultra-low-power IR-UWB dynamic average threshold crossing scheme for muscle force wireless transmission.", "DBLP authors": ["Masoud Shahshahani Amirhossein", "Paolo Motto Ros", "Alberto Bonanno", "Marco Crepaldi", "Maurizio Martina", "Danilo Demarchi", "Guido Masera"], "year": 2015, "MAG papers": [{"PaperId": 2019734900, "PaperTitle": "an all digital spike based ultra low power ir uwb dynamic average threshold crossing scheme for muscle force wireless transmission", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"istituto italiano di tecnologia": 3.0, "polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "A pulsed-index technique for single-channel, low-power, dynamic signaling.", "DBLP authors": ["Shahzad Muzaffar", "Jerald Yoo", "Ayman Shabra", "Ibrahim Abe M. Elfadel"], "year": 2015, "MAG papers": [{"PaperId": 1981104854, "PaperTitle": "a pulsed index technique for single channel low power dynamic signaling", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"masdar institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "SAPPHIRE: an always-on context-aware computer vision system for portable devices.", "DBLP authors": ["Swagath Venkataramani", "Victor Bahl", "Xian-Sheng Hua", "Jie Liu", "Jin Li", "Matthai Philipose", "Bodhi Priyantha", "Mohammed Shoaib"], "year": 2015, "MAG papers": [{"PaperId": 1963626768, "PaperTitle": "sapphire an always on context aware computer vision system for portable devices", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"purdue university": 1.0, "microsoft": 7.0}}], "source": "ES"}, {"DBLP title": "Approximate associative memristive memory for energy-efficient GPUs.", "DBLP authors": ["Abbas Rahimi", "Amirali Ghofrani", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "year": 2015, "MAG papers": [{"PaperId": 1999293502, "PaperTitle": "approximate associative memristive memory for energy efficient gpus", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 74, "Affiliations": {"university of california santa barbara": 2.0, "university of california san diego": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Platform-aware dynamic configuration support for efficient text processing on heterogeneous system.", "DBLP authors": ["Mi Sun Park", "Omesh Tickoo", "Vijaykrishnan Narayanan", "Mary Jane Irwin", "Ravi Iyer"], "year": 2015, "MAG papers": [{"PaperId": 2092869871, "PaperTitle": "platform aware dynamic configuration support for efficient text processing on heterogeneous system", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 2.0, "pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "A deblocking filter hardware architecture for the high efficiency video coding standard.", "DBLP authors": ["Cl\u00e1udio Machado Diniz", "Muhammad Shafique", "Felipe Vogel Dalcin", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2004793181, "PaperTitle": "a deblocking filter hardware architecture for the high efficiency video coding standard", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "MatEx: efficient transient and peak temperature computation for compact thermal models.", "DBLP authors": ["Santiago Pagani", "Jian-Jia Chen", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 1984742613, "PaperTitle": "matex efficient transient and peak temperature computation for compact thermal models", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"technical university of dortmund": 1.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Distributed reinforcement learning for power limited many-core system performance optimization.", "DBLP authors": ["Zhuo Chen", "Diana Marculescu"], "year": 2015, "MAG papers": [{"PaperId": 2013388848, "PaperTitle": "distributed reinforcement learning for power limited many core system performance optimization", "Year": 2015, "CitationCount": 67, "EstimatedCitation": 83, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient virtual channel power-gating mechanism for on-chip networks.", "DBLP authors": ["Amirhossein Mirhosseini", "Mohammad Sadrosadati", "Ali Fakhrzadehgan", "Mehdi Modarressi", "Hamid Sarbazi-Azad"], "year": 2015, "MAG papers": [{"PaperId": 2014287990, "PaperTitle": "an energy efficient virtual channel power gating mechanism for on chip networks", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"sharif university of technology": 4.0, "university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "M-DTM: migration-based dynamic thermal management for heterogeneous mobile multi-core processors.", "DBLP authors": ["Young Geun Kim", "Minyong Kim", "Jae Min Kim", "Sung Woo Chung"], "year": 2015, "MAG papers": [{"PaperId": 2078136410, "PaperTitle": "m dtm migration based dynamic thermal management for heterogeneous mobile multi core processors", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "An ultra-low power dual-mode ECG monitor for healthcare and wellness.", "DBLP authors": ["Daniele Bortolotti", "Mauro Mangia", "Andrea Bartolini", "Riccardo Rovatti", "Gianluca Setti", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 2079543632, "PaperTitle": "an ultra low power dual mode ecg monitor for healthcare and wellness", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of bologna": 6.0}}], "source": "ES"}, {"DBLP title": "Solving DQBF through quantifier elimination.", "DBLP authors": ["Karina Gitina", "Ralf Wimmer", "Sven Reimer", "Matthias Sauer", "Christoph Scholl", "Bernd Becker"], "year": 2015, "MAG papers": [{"PaperId": 2054701903, "PaperTitle": "solving dqbf through quantifier elimination", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of freiburg": 6.0}}], "source": "ES"}, {"DBLP title": "Formal verification of sequential Galois field arithmetic circuits using algebraic geometry.", "DBLP authors": ["Xiaojun Sun", "Priyank Kalla", "Tim Pruss", "Florian Enescu"], "year": 2015, "MAG papers": [{"PaperId": 1984993577, "PaperTitle": "formal verification of sequential galois field arithmetic circuits using algebraic geometry", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of utah": 3.0, "georgia state university": 1.0}}], "source": "ES"}, {"DBLP title": "A universal macro block mapping scheme for arithmetic circuits.", "DBLP authors": ["Xing Wei", "Yi Diao", "Tak-Kei Lam", "Yu-Liang Wu"], "year": 2015, "MAG papers": [{"PaperId": 2028563209, "PaperTitle": "a universal macro block mapping scheme for arithmetic circuits", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Towards an accurate reliability, availability and maintainability analysis approach for satellite systems based on probabilistic model checking.", "DBLP authors": ["Khaza Anuarul Hoque", "Otmane A\u00eft Mohamed", "Yvon Savaria"], "year": 2015, "MAG papers": [{"PaperId": 2086340664, "PaperTitle": "towards an accurate reliability availability and maintainability analysis approach for satellite systems based on probabilistic model checking", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"concordia university wisconsin": 2.0, "ecole polytechnique de montreal": 1.0}}], "source": "ES"}, {"DBLP title": "An effective triple patterning aware grid-based detailed routing approach.", "DBLP authors": ["Zhiqing Liu", "Chuangwen Liu", "Evangeline F. Y. Young"], "year": 2015, "MAG papers": [{"PaperId": 2003208350, "PaperTitle": "an effective triple patterning aware grid based detailed routing approach", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous transistor pairing and placement for CMOS standard cells.", "DBLP authors": ["Ang Lu", "Hsueh-Ju Lu", "En-Jang Jang", "Yu-Po Lin", "Chun-Hsiang Hung", "Chun-Chih Chuang", "Rung-Bin Lin"], "year": 2015, "MAG papers": [{"PaperId": 1988639050, "PaperTitle": "simultaneous transistor pairing and placement for cmos standard cells", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"yuan ze university": 7.0}}], "source": "ES"}, {"DBLP title": "A TSV noise-aware 3-D placer.", "DBLP authors": ["Yu-Min Lee", "Chun Chen", "JiaXing Song", "Kuan-Te Pan"], "year": 2015, "MAG papers": [{"PaperId": 1975000812, "PaperTitle": "a tsv noise aware 3 d placer", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Identifying redundant inter-cell margins and its application to reducing routing congestion.", "DBLP authors": ["Woohyun Chung", "Seongbo Shim", "Youngsoo Shin"], "year": 2015, "MAG papers": [{"PaperId": 2075114227, "PaperTitle": "identifying redundant inter cell margins and its application to reducing routing congestion", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Models for deterministic execution of real-time multiprocessor applications.", "DBLP authors": ["Peter Poplavko", "Dario Socci", "Paraskevas Bourgos", "Saddek Bensalem", "Marius Bozga"], "year": 2015, "MAG papers": [{"PaperId": 2158425047, "PaperTitle": "models for deterministic execution of real time multiprocessor applications", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of grenoble": 4.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Pre-simulation symbolic analysis of synchronization issues between discrete event and timed data flow models of computation.", "DBLP authors": ["Liliana Andrade", "Torsten Maehne", "Alain Vachoux", "C\u00e9dric Ben Aoun", "Fran\u00e7ois P\u00eacheux", "Marie-Minerve Lou\u00ebrat"], "year": 2015, "MAG papers": [{"PaperId": 2042528673, "PaperTitle": "pre simulation symbolic analysis of synchronization issues between discrete event and timed data flow models of computation", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of paris": 5.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Formal consistency checking over specifications in natural languages.", "DBLP authors": ["Rongjie Yan", "Chih-Hong Cheng", "Yesheng Chai"], "year": 2015, "MAG papers": [{"PaperId": 2050151907, "PaperTitle": "formal consistency checking over specifications in natural languages", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"soochow university": 1.0, "ladenburg thalmann": 1.0}}], "source": "ES"}, {"DBLP title": "Tackling the bottleneck of delay tables in 3D ultrasound imaging.", "DBLP authors": ["Aya Ibrahim", "Pascal Hager", "Andrea Bartolini", "Federico Angiolini", "Marcel Arditi", "Luca Benini", "Giovanni De Micheli"], "year": 2015, "MAG papers": [{"PaperId": 2056885449, "PaperTitle": "tackling the bottleneck of delay tables in 3d ultrasound imaging", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Integrated CMOS receiver for wearable coil arrays in MRI applications.", "DBLP authors": ["Benjamin Sporrer", "Luca Bettini", "Christian Vogt", "Andreas Mehmann", "Jonas Reber", "Josip Marjanovic", "David O. Brunner", "Thomas Burger", "Klaas Paul Pruessmann", "Gerhard Tr\u00f6ster", "Qiuting Huang"], "year": 2015, "MAG papers": [{"PaperId": 1967842698, "PaperTitle": "integrated cmos receiver for wearable coil arrays in mri applications", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"eth zurich": 7.0, "university of zurich": 4.0}}], "source": "ES"}, {"DBLP title": "The next generation of virtual prototyping: ultra-fast yet accurate simulation of HW/SW systems.", "DBLP authors": ["Oliver Bringmann", "Wolfgang Ecker", "Andreas Gerstlauer", "Ajay Goyal", "Daniel Mueller-Gritschneder", "Prasanth Sasidharan", "Simranjit Singh"], "year": 2015, "MAG papers": [{"PaperId": 2027830835, "PaperTitle": "the next generation of virtual prototyping ultra fast yet accurate simulation of hw sw systems", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": {"infineon technologies": 4.0, "university of texas at austin": 1.0, "university of tubingen": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Multi/many-core programming: where are we standing?", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Lothar Thiele", "Lars Schor", "Weihua Sheng", "Ben H. H. Juurlink", "Mauricio Alvarez-Mesa", "Angela Pohl", "Ralph Jessenberger", "Victor Reyes", "Rainer Leupers"], "year": 2015, "MAG papers": [{"PaperId": 2013760500, "PaperTitle": "multi many core programming where are we standing", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"technical university of berlin": 3.0, "dresden university of technology": 1.0, "eth zurich": 2.0, "rwth aachen university": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Memristor based computation-in-memory architecture for data-intensive applications.", "DBLP authors": ["Said Hamdioui", "Lei Xie", "Hoang Anh Du Nguyen", "Mottaqiallah Taouil", "Koen Bertels", "Henk Corporaal", "Hailong Jiao", "Francky Catthoor", "Dirk J. Wouters", "Eike Linn", "Jan van Lunteren"], "year": 2015, "MAG papers": [{"PaperId": 2090413838, "PaperTitle": "memristor based computation in memory architecture for data intensive applications", "Year": 2015, "CitationCount": 106, "EstimatedCitation": 156, "Affiliations": {"katholieke universiteit leuven": 2.0, "delft university of technology": 5.0, "eindhoven university of technology": 2.0, "rwth aachen university": 1.0, "ibm": 1.0}}], "source": "ES"}]