Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 23 17:47:14 2021
| Host         : DESKTOP-2N1UFQC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_Complex_timing_summary_routed.rpt -pb CPU_Complex_timing_summary_routed.pb -rpx CPU_Complex_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_Complex
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (456)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There are 154 register/latch pins with no clock driven by root clock pin: cpu_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (456)
--------------------------------------------------
 There are 456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.283        0.000                      0                   17        0.552        0.000                      0                   17       41.160        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        74.283        0.000                      0                   17        0.552        0.000                      0                   17       41.160        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       74.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.283ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 3.638ns (42.430%)  route 4.936ns (57.570%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 88.349 - 83.330 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.778     5.321    ram/clk
    RAMB36_X1Y27         RAMB36E1                                     r  ram/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.193 r  ram/mem_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.259    ram/mem_reg_0_3_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.684 r  ram/mem_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.714    11.397    cpu/ir/o_data[3]
    SLICE_X16Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  cpu/ir/o_data_bus_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.521    cpu/cu/data_reg[11]_2
    SLICE_X16Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    11.738 r  cpu/cu/o_data_bus_OBUF[3]_inst_i_1/O
                         net (fo=21, routed)          2.157    13.896    ram/i_data[3]
    RAMB36_X1Y28         RAMB36E1                                     r  ram/mem_reg_1_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.655    88.349    ram/clk
    RAMB36_X1Y28         RAMB36E1                                     r  ram/mem_reg_1_3/CLKARDCLK
                         clock pessimism              0.280    88.629    
                         clock uncertainty           -0.035    88.594    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.178    ram/mem_reg_1_3
  -------------------------------------------------------------------
                         required time                         88.178    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                 74.283    

Slack (MET) :             74.309ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 3.638ns (42.454%)  route 4.931ns (57.546%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 88.346 - 83.330 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.778     5.321    ram/clk
    RAMB36_X1Y27         RAMB36E1                                     r  ram/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.193 r  ram/mem_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.259    ram/mem_reg_0_3_n_0
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.684 r  ram/mem_reg_1_3/DOADO[0]
                         net (fo=1, routed)           2.714    11.397    cpu/ir/o_data[3]
    SLICE_X16Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.521 r  cpu/ir/o_data_bus_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.521    cpu/cu/data_reg[11]_2
    SLICE_X16Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    11.738 r  cpu/cu/o_data_bus_OBUF[3]_inst_i_1/O
                         net (fo=21, routed)          2.152    13.891    ram/i_data[3]
    RAMB36_X1Y27         RAMB36E1                                     r  ram/mem_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.652    88.346    ram/clk
    RAMB36_X1Y27         RAMB36E1                                     r  ram/mem_reg_0_3/CLKARDCLK
                         clock pessimism              0.305    88.651    
                         clock uncertainty           -0.035    88.616    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.200    ram/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         88.200    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                 74.309    

Slack (MET) :             74.617ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 3.666ns (44.366%)  route 4.597ns (55.634%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 88.342 - 83.330 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.772     5.315    ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  ram/mem_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.187 r  ram/mem_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.253    ram/mem_reg_0_5_n_0
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.678 r  ram/mem_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.346    10.023    cpu/ir/o_data[5]
    SLICE_X19Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.147 r  cpu/ir/o_data_bus_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.147    cpu/cu/data_reg[13]_0
    SLICE_X19Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    10.392 r  cpu/cu/o_data_bus_OBUF[5]_inst_i_1/O
                         net (fo=21, routed)          3.186    13.578    ram/i_data[5]
    RAMB36_X0Y23         RAMB36E1                                     r  ram/mem_reg_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.648    88.342    ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  ram/mem_reg_0_5/CLKARDCLK
                         clock pessimism              0.303    88.645    
                         clock uncertainty           -0.035    88.610    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.415    88.195    ram/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         88.195    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                 74.617    

Slack (MET) :             74.973ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 3.666ns (46.536%)  route 4.212ns (53.464%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 88.337 - 83.330 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.772     5.315    ram/clk
    RAMB36_X0Y23         RAMB36E1                                     r  ram/mem_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.187 r  ram/mem_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.253    ram/mem_reg_0_5_n_0
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.678 r  ram/mem_reg_1_5/DOADO[0]
                         net (fo=1, routed)           1.346    10.023    cpu/ir/o_data[5]
    SLICE_X19Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.147 r  cpu/ir/o_data_bus_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.147    cpu/cu/data_reg[13]_0
    SLICE_X19Y121        MUXF7 (Prop_muxf7_I1_O)      0.245    10.392 r  cpu/cu/o_data_bus_OBUF[5]_inst_i_1/O
                         net (fo=21, routed)          2.801    13.193    ram/i_data[5]
    RAMB36_X0Y24         RAMB36E1                                     r  ram/mem_reg_1_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.643    88.337    ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  ram/mem_reg_1_5/CLKARDCLK
                         clock pessimism              0.279    88.616    
                         clock uncertainty           -0.035    88.581    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.415    88.166    ram/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         88.166    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                 74.973    

Slack (MET) :             75.254ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 3.638ns (47.714%)  route 3.987ns (52.286%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.596     5.140    ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  ram/mem_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.012 r  ram/mem_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.077    ram/mem_reg_0_7_n_0
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.502 r  ram/mem_reg_1_7/DOADO[0]
                         net (fo=1, routed)           2.020    10.523    cpu/ir/o_data[7]
    SLICE_X17Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.647 r  cpu/ir/o_data_bus_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000    10.647    cpu/cu/data_reg[15]_7
    SLICE_X17Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    10.864 r  cpu/cu/o_data_bus_OBUF[7]_inst_i_1/O
                         net (fo=21, routed)          1.901    12.765    ram/i_data[7]
    RAMB36_X0Y17         RAMB36E1                                     r  ram/mem_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.479    88.174    ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  ram/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.296    88.470    
                         clock uncertainty           -0.035    88.435    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.019    ram/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         88.019    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                 75.254    

Slack (MET) :             75.328ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 3.638ns (48.183%)  route 3.912ns (51.817%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 88.178 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600     5.144    ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.016 r  ram/mem_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.081    ram/mem_reg_0_2_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.506 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.435     9.942    cpu/ir/o_data[2]
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.066 r  cpu/ir/o_data_bus_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.066    cpu/cu/data_reg[10]_0
    SLICE_X16Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    10.283 r  cpu/cu/o_data_bus_OBUF[2]_inst_i_1/O
                         net (fo=21, routed)          2.412    12.694    ram/i_data[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.483    88.178    ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
                         clock pessimism              0.296    88.474    
                         clock uncertainty           -0.035    88.439    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.023    ram/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                         -12.694    
  -------------------------------------------------------------------
                         slack                                 75.328    

Slack (MET) :             75.389ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.638ns (48.717%)  route 3.830ns (51.283%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.177 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.596     5.140    ram/clk
    RAMB36_X0Y17         RAMB36E1                                     r  ram/mem_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.012 r  ram/mem_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.077    ram/mem_reg_0_7_n_0
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.502 r  ram/mem_reg_1_7/DOADO[0]
                         net (fo=1, routed)           2.020    10.523    cpu/ir/o_data[7]
    SLICE_X17Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.647 r  cpu/ir/o_data_bus_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000    10.647    cpu/cu/data_reg[15]_7
    SLICE_X17Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    10.864 r  cpu/cu/o_data_bus_OBUF[7]_inst_i_1/O
                         net (fo=21, routed)          1.744    12.608    ram/i_data[7]
    RAMB36_X0Y18         RAMB36E1                                     r  ram/mem_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.482    88.177    ram/clk
    RAMB36_X0Y18         RAMB36E1                                     r  ram/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.271    88.448    
                         clock uncertainty           -0.035    88.413    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    87.997    ram/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                 75.389    

Slack (MET) :             75.410ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 3.638ns (48.829%)  route 3.813ns (51.171%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 88.342 - 83.330 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.767     5.310    ram/clk
    RAMB36_X1Y25         RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.182 r  ram/mem_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.248    ram/mem_reg_0_4_n_0
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.673 r  ram/mem_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.963    10.636    cpu/ir/o_data[4]
    SLICE_X19Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.760 r  cpu/ir/o_data_bus_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.760    cpu/cu/data_reg[12]_3
    SLICE_X19Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    10.977 r  cpu/cu/o_data_bus_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          1.784    12.761    ram/i_data[4]
    RAMB36_X1Y26         RAMB36E1                                     r  ram/mem_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.648    88.342    ram/clk
    RAMB36_X1Y26         RAMB36E1                                     r  ram/mem_reg_1_4/CLKARDCLK
                         clock pessimism              0.280    88.622    
                         clock uncertainty           -0.035    88.587    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.171    ram/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         88.171    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                 75.410    

Slack (MET) :             75.456ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 3.638ns (48.590%)  route 3.849ns (51.410%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 88.352 - 83.330 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.600     5.144    ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.016 r  ram/mem_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.081    ram/mem_reg_0_2_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.506 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.435     9.942    cpu/ir/o_data[2]
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.066 r  cpu/ir/o_data_bus_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.066    cpu/cu/data_reg[10]_0
    SLICE_X16Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    10.283 r  cpu/cu/o_data_bus_OBUF[2]_inst_i_1/O
                         net (fo=21, routed)          2.348    12.631    ram/i_data[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ram/mem_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.658    88.352    ram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
                         clock pessimism              0.186    88.538    
                         clock uncertainty           -0.035    88.503    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.087    ram/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         88.087    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                 75.456    

Slack (MET) :             75.862ns  (required time - arrival time)
  Source:                 ram/mem_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 3.638ns (51.851%)  route 3.378ns (48.149%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 88.337 - 83.330 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.767     5.310    ram/clk
    RAMB36_X1Y25         RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.182 r  ram/mem_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.248    ram/mem_reg_0_4_n_0
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.673 r  ram/mem_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.963    10.636    cpu/ir/o_data[4]
    SLICE_X19Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.760 r  cpu/ir/o_data_bus_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.760    cpu/cu/data_reg[12]_3
    SLICE_X19Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    10.977 r  cpu/cu/o_data_bus_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          1.349    12.327    ram/i_data[4]
    RAMB36_X1Y25         RAMB36E1                                     r  ram/mem_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.643    88.337    ram/clk
    RAMB36_X1Y25         RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
                         clock pessimism              0.303    88.640    
                         clock uncertainty           -0.035    88.605    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    88.189    ram/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         88.189    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                 75.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 cpu_clk_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cpu_clk_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@41.660ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        0.650ns  (logic 0.191ns (29.403%)  route 0.459ns (70.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 43.641 - 41.660 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 43.127 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.904 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    42.538    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.564 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563    43.127    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  cpu_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.146    43.273 f  cpu_clk_reg/Q
                         net (fo=2, routed)           0.459    43.731    cpu_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    43.776 r  cpu_clk_i_1/O
                         net (fo=1, routed)           0.000    43.776    p_0_in
    SLICE_X36Y46         FDCE                                         r  cpu_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    42.780    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    42.809 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832    43.641    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  cpu_clk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514    43.127    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.098    43.225    cpu_clk_reg
  -------------------------------------------------------------------
                         required time                        -43.225    
                         arrival time                          43.776    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.695ns (39.819%)  route 1.050ns (60.181%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.685     1.589    ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  ram/mem_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.174 r  ram/mem_reg_1_6/DOADO[0]
                         net (fo=1, routed)           0.501     2.674    cpu/ir/o_data[6]
    SLICE_X15Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.719 r  cpu/ir/o_data_bus_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.719    cpu/cu/data_reg[14]_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.065     2.784 r  cpu/cu/o_data_bus_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          0.550     3.334    ram/i_data[6]
    RAMB36_X0Y22         RAMB36E1                                     r  ram/mem_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.959     2.108    ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  ram/mem_reg_1_6/CLKARDCLK
                         clock pessimism             -0.519     1.589    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.681    ram/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.695ns (39.187%)  route 1.079ns (60.813%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.684     1.588    ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  ram/mem_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.173 r  ram/mem_reg_1_0/DOADO[0]
                         net (fo=1, routed)           0.491     2.664    cpu/ir/o_data[0]
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.709 r  cpu/ir/o_data_bus_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.709    cpu/cu/data_reg[8]_3
    SLICE_X15Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     2.774 r  cpu/cu/o_data_bus_OBUF[0]_inst_i_1/O
                         net (fo=21, routed)          0.588     3.361    ram/i_data[0]
    RAMB36_X0Y25         RAMB36E1                                     r  ram/mem_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.952     2.101    ram/clk
    RAMB36_X0Y25         RAMB36E1                                     r  ram/mem_reg_0_0/CLKARDCLK
                         clock pessimism             -0.504     1.597    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.689    ram/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.695ns (38.112%)  route 1.129ns (61.888%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.685     1.589    ram/clk
    RAMB36_X0Y22         RAMB36E1                                     r  ram/mem_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.174 r  ram/mem_reg_1_6/DOADO[0]
                         net (fo=1, routed)           0.501     2.674    cpu/ir/o_data[6]
    SLICE_X15Y122        LUT6 (Prop_lut6_I0_O)        0.045     2.719 r  cpu/ir/o_data_bus_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.719    cpu/cu/data_reg[14]_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.065     2.784 r  cpu/cu/o_data_bus_OBUF[6]_inst_i_1/O
                         net (fo=21, routed)          0.628     3.412    ram/i_data[6]
    RAMB36_X0Y21         RAMB36E1                                     r  ram/mem_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.963     2.112    ram/clk
    RAMB36_X0Y21         RAMB36E1                                     r  ram/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.504     1.608    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.700    ram/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.914ns  (arrival time - required time)
  Source:                 ram/mem_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.704ns (29.867%)  route 1.653ns (70.133%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.607     1.511    ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      0.584     2.095 r  ram/mem_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.161    ram/mem_reg_0_2_n_0
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.010     2.171 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           0.584     2.755    cpu/ir/o_data[2]
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.800 r  cpu/ir/o_data_bus_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.800    cpu/cu/data_reg[10]_0
    SLICE_X16Y120        MUXF7 (Prop_muxf7_I1_O)      0.065     2.865 r  cpu/cu/o_data_bus_OBUF[2]_inst_i_1/O
                         net (fo=21, routed)          1.003     3.868    ram/i_data[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ram/mem_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.964     2.113    ram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.250     1.863    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.955    ram/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.695ns (33.440%)  route 1.383ns (66.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.689     1.593    ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  ram/mem_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.178 r  ram/mem_reg_1_1/DOADO[0]
                         net (fo=1, routed)           0.598     2.775    cpu/ir/o_data[1]
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.820 r  cpu/ir/o_data_bus_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.820    cpu/cu/data_reg[9]_0
    SLICE_X18Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     2.885 r  cpu/cu/o_data_bus_OBUF[1]_inst_i_1/O
                         net (fo=21, routed)          0.786     3.671    ram/i_data[1]
    RAMB36_X0Y27         RAMB36E1                                     r  ram/mem_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.962     2.111    ram/clk
    RAMB36_X0Y27         RAMB36E1                                     r  ram/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.504     1.607    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.699    ram/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.011ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.695ns (33.049%)  route 1.408ns (66.951%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.689     1.593    ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  ram/mem_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.178 r  ram/mem_reg_1_1/DOADO[0]
                         net (fo=1, routed)           0.598     2.775    cpu/ir/o_data[1]
    SLICE_X18Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.820 r  cpu/ir/o_data_bus_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.820    cpu/cu/data_reg[9]_0
    SLICE_X18Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     2.885 r  cpu/cu/o_data_bus_OBUF[1]_inst_i_1/O
                         net (fo=21, routed)          0.810     3.696    ram/i_data[1]
    RAMB36_X0Y28         RAMB36E1                                     r  ram/mem_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.964     2.113    ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  ram/mem_reg_1_1/CLKARDCLK
                         clock pessimism             -0.520     1.593    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.685    ram/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.695ns (30.034%)  route 1.619ns (69.966%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.689     1.593    ram/clk
    RAMB36_X0Y20         RAMB36E1                                     r  ram/mem_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.178 r  ram/mem_reg_1_2/DOADO[0]
                         net (fo=1, routed)           0.584     2.762    cpu/ir/o_data[2]
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.807 r  cpu/ir/o_data_bus_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.807    cpu/cu/data_reg[10]_0
    SLICE_X16Y120        MUXF7 (Prop_muxf7_I1_O)      0.065     2.872 r  cpu/cu/o_data_bus_OBUF[2]_inst_i_1/O
                         net (fo=21, routed)          1.035     3.907    ram/i_data[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.877     2.026    ram/clk
    RAMB36_X0Y19         RAMB36E1                                     r  ram/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.250     1.776    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.868    ram/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.065ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_0_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.695ns (32.088%)  route 1.471ns (67.912%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.683     1.587    ram/clk
    RAMB36_X1Y26         RAMB36E1                                     r  ram/mem_reg_1_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.172 r  ram/mem_reg_1_4/DOADO[0]
                         net (fo=1, routed)           0.817     2.989    cpu/ir/o_data[4]
    SLICE_X19Y122        LUT6 (Prop_lut6_I0_O)        0.045     3.034 r  cpu/ir/o_data_bus_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.034    cpu/cu/data_reg[12]_3
    SLICE_X19Y122        MUXF7 (Prop_muxf7_I1_O)      0.065     3.099 r  cpu/cu/o_data_bus_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.653     3.753    ram/i_data[4]
    RAMB36_X1Y25         RAMB36E1                                     r  ram/mem_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.950     2.099    ram/clk
    RAMB36_X1Y25         RAMB36E1                                     r  ram/mem_reg_0_4/CLKARDCLK
                         clock pessimism             -0.503     1.596    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.688    ram/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 ram/mem_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ram/mem_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.695ns (31.600%)  route 1.504ns (68.400%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.684     1.588    ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  ram/mem_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.173 r  ram/mem_reg_1_0/DOADO[0]
                         net (fo=1, routed)           0.491     2.664    cpu/ir/o_data[0]
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.709 r  cpu/ir/o_data_bus_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.709    cpu/cu/data_reg[8]_3
    SLICE_X15Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     2.774 r  cpu/cu/o_data_bus_OBUF[0]_inst_i_1/O
                         net (fo=21, routed)          1.013     3.787    ram/i_data[0]
    RAMB36_X0Y26         RAMB36E1                                     r  ram/mem_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.957     2.106    ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  ram/mem_reg_1_0/CLKARDCLK
                         clock pessimism             -0.518     1.588    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.092     1.680    ram/mem_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  2.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y27  ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y27  ram/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y23  ram/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y17  ram/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y28  ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y28  ram/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y24  ram/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y18  ram/mem_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X0Y19  ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.330      80.438     RAMB36_X1Y25  ram/mem_reg_0_4/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X36Y46  cpu_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X36Y46  cpu_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X36Y46  cpu_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.670      41.170     SLICE_X36Y46  cpu_clk_reg/C



