$date
	Sat Sep 11 23:44:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Traffic_Light_Controller_TB $end
$var wire 3 ! light_S [2:0] $end
$var wire 3 " light_MT [2:0] $end
$var wire 3 # light_M2 [2:0] $end
$var wire 3 $ light_M1 [2:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 4 ' count [3:0] $end
$var reg 3 ( light_M1 [2:0] $end
$var reg 3 ) light_M2 [2:0] $end
$var reg 3 * light_MT [2:0] $end
$var reg 3 + light_S [2:0] $end
$var reg 3 , ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
bx '
0&
0%
bx $
bx #
bx "
bx !
$end
#500000000000
b100 !
b100 +
b100 "
b100 *
b1 #
b1 )
b1 $
b1 (
b0 ,
1%
#1000000000000
b0 '
0%
1&
#1500000000000
1%
#2000000000000
0%
0&
#2500000000000
b1 '
1%
#3000000000000
0%
#3500000000000
b10 '
1%
#4000000000000
0%
#4431504384000
