#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Sep 27 23:42:09 2023
# Process ID: 25295
# Current directory: /home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.runs/synth_1
# Command line: vivado -log sum_4bit_VIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sum_4bit_VIO.tcl
# Log file: /home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.runs/synth_1/sum_4bit_VIO.vds
# Journal file: /home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sum_4bit_VIO.tcl -notrace
Command: synth_design -top sum_4bit_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25318 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1269.730 ; gain = 83.000 ; free physical = 5560 ; free virtual = 18680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sum_4bit_VIO' [/home/francesco/Desktop/sum_4bit/sources/sum_4bit_VIO.vhd:11]
INFO: [Synth 8-638] synthesizing module 'sum_4bit' [/home/francesco/Desktop/sum_4bit/sources/sum_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sum_4bit' (1#1) [/home/francesco/Desktop/sum_4bit/sources/sum_4bit.vhd:19]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.runs/synth_1/.Xil/Vivado-25295-francescosLaptop/realtime/vio_0_stub.vhdl:5' bound to instance 'VIO_inst' of component 'vio_0' [/home/francesco/Desktop/sum_4bit/sources/sum_4bit_VIO.vhd:42]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.runs/synth_1/.Xil/Vivado-25295-francescosLaptop/realtime/vio_0_stub.vhdl:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sum_Nb_inst'. This will prevent further optimization [/home/francesco/Desktop/sum_4bit/sources/sum_4bit_VIO.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'sum_4bit_VIO' (2#1) [/home/francesco/Desktop/sum_4bit/sources/sum_4bit_VIO.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.340 ; gain = 126.609 ; free physical = 5571 ; free virtual = 18690
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.340 ; gain = 126.609 ; free physical = 5572 ; free virtual = 18692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.340 ; gain = 126.609 ; free physical = 5572 ; free virtual = 18692
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_inst'
Finished Parsing XDC File [/home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_inst'
Parsing XDC File [/home/francesco/Desktop/sum_4bit/sources/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [/home/francesco/Desktop/sum_4bit/sources/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/francesco/Desktop/sum_4bit/sources/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sum_4bit_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sum_4bit_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.914 ; gain = 0.000 ; free physical = 5363 ; free virtual = 18476
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.914 ; gain = 393.184 ; free physical = 5446 ; free virtual = 18551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.914 ; gain = 393.184 ; free physical = 5446 ; free virtual = 18551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VIO_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.914 ; gain = 393.184 ; free physical = 5447 ; free virtual = 18553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1579.914 ; gain = 393.184 ; free physical = 5448 ; free virtual = 18554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sum_4bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1579.914 ; gain = 393.184 ; free physical = 5427 ; free virtual = 18534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |LUT3         |     2|
|3     |LUT5         |     4|
|4     |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |    16|
|2     |  sum_Nb_inst |sum_4bit |     6|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.906 ; gain = 414.176 ; free physical = 5306 ; free virtual = 18413
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1600.906 ; gain = 147.602 ; free physical = 5362 ; free virtual = 18469
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.914 ; gain = 414.176 ; free physical = 5362 ; free virtual = 18469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1648.922 ; gain = 481.648 ; free physical = 5353 ; free virtual = 18460
INFO: [Common 17-1381] The checkpoint '/home/francesco/Desktop/sum_4bit/synthesis/sum_4bit.runs/synth_1/sum_4bit_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sum_4bit_VIO_utilization_synth.rpt -pb sum_4bit_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1672.934 ; gain = 0.000 ; free physical = 5353 ; free virtual = 18460
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 23:43:01 2023...
