// Seed: 2005512093
module module_0 (
    output supply0 id_0,
    input  supply0 id_1
);
  tri0 id_3 = !1;
  assign id_0 = id_1;
  assign id_0 = id_3;
  assign id_0 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5
);
  id_7(
      .id_0(1 - 1), .id_1(id_2)
  );
  module_0 modCall_1 (
      id_5,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7
);
  assign id_7 = 1;
  wire id_9;
  nor primCall (id_3, id_2, id_5, id_6, id_4);
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.type_5 = 0;
endmodule
