// Seed: 3342813823
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  always disable id_5;
  assign id_5 = id_5;
  supply1 id_6 = 1;
  always @(1 or negedge id_5[1'b0]);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
  wire id_8;
  always @(*) if (id_7) if (id_2) id_2 <= 1;
endmodule
