Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: circ.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "circ.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "circ"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : circ
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\VHDL\Buza\doisDispDoisBot\disp_int.vhd" into library work
Parsing entity <disp_int>.
Parsing architecture <Behavioral> of entity <disp_int>.
Parsing VHDL file "C:\VHDL\Buza\doisDispDoisBot\debounce.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "C:\VHDL\Buza\doisDispDoisBot\circ.vhd" into library work
Parsing entity <circ>.
Parsing architecture <Behavioral> of entity <circ>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <circ> (architecture <Behavioral>) from library <work>.

Elaborating entity <disp_int> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <circ>.
    Related source file is "C:\VHDL\Buza\doisDispDoisBot\circ.vhd".
    Found 1-bit register for signal <bDownLimpoAnt>.
    Found 5-bit register for signal <cont>.
    Found 20-bit register for signal <contDisp>.
    Found 4-bit register for signal <sel>.
    Found 4-bit register for signal <numero>.
    Found 1-bit register for signal <bUpLimpoAnt>.
    Found 5-bit adder for signal <cont[4]_GND_3_o_add_1_OUT> created at line 40.
    Found 20-bit adder for signal <contDisp[19]_GND_3_o_add_9_OUT> created at line 52.
    Found 5-bit subtractor for signal <GND_3_o_GND_3_o_sub_6_OUT<4:0>> created at line 46.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_15_OUT<3:0>> created at line 60.
    Found 5-bit comparator lessequal for signal <cont[4]_PWR_3_o_LessThan_1_o> created at line 40
    Found 20-bit comparator greater for signal <contDisp[19]_PWR_3_o_LessThan_9_o> created at line 52
    Found 20-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_12_o> created at line 56
    Found 5-bit comparator greater for signal <cont[4]_GND_3_o_LessThan_18_o> created at line 64
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <circ> synthesized.

Synthesizing Unit <disp_int>.
    Related source file is "C:\VHDL\Buza\doisDispDoisBot\disp_int.vhd".
    Found 16x7-bit Read Only RAM for signal <saida>
    Summary:
	inferred   1 RAM(s).
Unit <disp_int> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\VHDL\Buza\doisDispDoisBot\debounce.vhd".
        max = 10000000
    Found 24-bit register for signal <cont>.
    Found 1-bit register for signal <result>.
    Found 1-bit register for signal <botao_ant>.
    Found 24-bit adder for signal <cont[23]_GND_5_o_add_5_OUT> created at line 35.
    Found 24-bit comparator lessequal for signal <cont[23]_PWR_5_o_LessThan_5_o> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 5
 20-bit adder                                          : 1
 24-bit adder                                          : 2
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 1
# Registers                                            : 12
 1-bit register                                        : 6
 20-bit register                                       : 1
 24-bit register                                       : 2
 4-bit register                                        : 2
 5-bit register                                        : 1
# Comparators                                          : 6
 20-bit comparator greater                             : 2
 24-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 10
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <sel_2> (without init value) has a constant value of 1 in block <circ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sel_3> (without init value) has a constant value of 1 in block <circ>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <circ>.
The following registers are absorbed into counter <cont>: 1 register on signal <cont>.
The following registers are absorbed into counter <contDisp>: 1 register on signal <contDisp>.
Unit <circ> synthesized (advanced).

Synthesizing (advanced) Unit <disp_int>.
INFO:Xst:3231 - The small RAM <Mram_saida> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <saida>         |          |
    -----------------------------------------------------------------------
Unit <disp_int> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 20-bit adder                                          : 1
 24-bit adder                                          : 2
 4-bit subtractor                                      : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 5-bit updown counter                                  : 1
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 6
 20-bit comparator greater                             : 2
 24-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 10
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sel_2> (without init value) has a constant value of 1 in block <circ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sel_3> (without init value) has a constant value of 1 in block <circ>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <circ> ...

Optimizing unit <debounce> ...
INFO:Xst:3203 - The FF/Latch <sel_0> in Unit <circ> is the opposite to the following FF/Latch, which will be removed : <sel_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block circ, actual ratio is 3.
FlipFlop u2/botao_ant has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop u2/botao_ant connected to a primary input has been replicated
FlipFlop u3/botao_ant has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop u3/botao_ant connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : circ.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 441
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 19
#      LUT2                        : 34
#      LUT3                        : 80
#      LUT4                        : 17
#      LUT5                        : 54
#      LUT6                        : 60
#      MUXCY                       : 84
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 88
#      FD                          : 41
#      FDR                         : 44
#      FDRE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  18224     0%  
 Number of Slice LUTs:                  267  out of   9112     2%  
    Number used as Logic:               267  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    273
   Number with an unused Flip Flop:     185  out of    273    67%  
   Number with an unused LUT:             6  out of    273     2%  
   Number of fully used LUT-FF pairs:    82  out of    273    30%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.833ns (Maximum Frequency: 171.450MHz)
   Minimum input arrival time before clock: 7.008ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.833ns (frequency: 171.450MHz)
  Total number of paths / destination ports: 13291 / 132
-------------------------------------------------------------------------
Delay:               5.833ns (Levels of Logic = 6)
  Source:            contDisp_13 (FF)
  Destination:       numero_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contDisp_13 to numero_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  contDisp_13 (contDisp_13)
     LUT6:I0->O            4   0.203   0.684  contDisp[19]_PWR_3_o_LessThan_9_o_inv_inv22 (contDisp[19]_PWR_3_o_LessThan_9_o_inv_inv21)
     LUT6:I5->O            2   0.205   0.617  contDisp[19]_PWR_3_o_LessThan_9_o_inv_inv23_1 (contDisp[19]_PWR_3_o_LessThan_9_o_inv_inv23)
     LUT6:I5->O            1   0.205   0.580  GND_3_o_GND_3_o_LessThan_12_o24_SW6_G (N61)
     LUT3:I2->O            1   0.205   0.580  GND_3_o_GND_3_o_LessThan_12_o24_SW61 (N15)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_3_o_GND_3_o_mux_22_OUT11 (GND_3_o_GND_3_o_mux_22_OUT<0>)
     LUT2:I1->O            1   0.205   0.000  numero_0_rstpot (numero_0_rstpot)
     FD:D                      0.102          numero_0
    ----------------------------------------
    Total                      5.833ns (1.777ns logic, 4.056ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2050 / 98
-------------------------------------------------------------------------
Offset:              7.008ns (Levels of Logic = 4)
  Source:            bDown (PAD)
  Destination:       u3/cont_23 (FF)
  Destination Clock: clk rising

  Data Path: bDown to u3/cont_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.908  bDown_IBUF (bDown_IBUF)
     LUT3:I0->O            2   0.205   0.981  u3/Mmux_n002231 (u3/n0022<11>)
     LUT6:I0->O            1   0.203   0.684  u3/_n00292 (u3/_n00292)
     LUT6:I4->O           24   0.203   1.172  u3/_n00294 (u3/_n0029)
     FDR:R                     0.430          u3/cont_3
    ----------------------------------------
    Total                      7.008ns (2.263ns logic, 4.745ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            numero_0 (FF)
  Destination:       d<6> (PAD)
  Source Clock:      clk rising

  Data Path: numero_0 to d<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  numero_0 (numero_0)
     LUT4:I0->O            1   0.203   0.579  u1/Mram_saida21 (d_2_OBUF)
     OBUF:I->O                 2.571          d_2_OBUF (d<2>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.833|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.05 secs
 
--> 

Total memory usage is 4486312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    5 (   0 filtered)

