// Seed: 1581514833
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input uwire id_2
);
  tri1 id_4 = id_0 & id_4;
  static id_5(
      .id_0(id_4), .id_1(1'b0), .id_2(1'h0), .id_3(id_6), .id_4(1)
  );
  assign id_6 = 1;
  wire id_7;
  wire id_8;
  assign module_1.id_1 = 0;
  tri0 id_9 = !(id_6) - id_0;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input tri1 id_2
);
  assign id_1 = id_0;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
