

================================================================
== Vitis HLS Report for 'AXI_norm_float'
================================================================
* Date:           Fri May 24 11:26:16 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_norm_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      530|      530|  5.300 us|  5.300 us|  531|  531|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      528|      528|        18|          1|          1|   512|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_mean_read = read i32 @_ssdm_op_Read.ap_none.float, i32 %in_mean"   --->   Operation 22 'read' 'in_mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_rect_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_rect_data"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_mean"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_mean, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_norm_data_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_norm_data_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln18 = br void" [AXI_norm_float/AXI_norm_float.cpp:18]   --->   Operation 29 'br' 'br_ln18' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%counter_loc_0 = phi i9 0, void, i9 %add_ln31, void" [AXI_norm_float/AXI_norm_float.cpp:31]   --->   Operation 30 'phi' 'counter_loc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %counter_loc_0, i9 1" [AXI_norm_float/AXI_norm_float.cpp:31]   --->   Operation 31 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (3.47ns)   --->   "%in_rect_data_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_rect_data" [AXI_norm_float/AXI_norm_float.cpp:22]   --->   Operation 32 'read' 'in_rect_data_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "%icmp_ln32 = icmp_eq  i9 %counter_loc_0, i9 511" [AXI_norm_float/AXI_norm_float.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void, void %mergeST" [AXI_norm_float/AXI_norm_float.cpp:32]   --->   Operation 34 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %in_rect_data_read" [AXI_norm_float/AXI_norm_float.cpp:22]   --->   Operation 35 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [16/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 36 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 37 [15/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 37 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 38 [14/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 38 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 39 [13/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 39 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 40 [12/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 40 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 41 [11/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 41 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 42 [10/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 42 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 43 [9/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 43 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 44 [8/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 44 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 45 [7/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 45 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 46 [6/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 46 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 47 [5/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 47 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 48 [4/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 48 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 49 [3/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 49 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 50 [2/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 50 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 51 [1/16] (6.07ns)   --->   "%norm_data = fdiv i32 %tmp, i32 %in_mean_read" [AXI_norm_float/AXI_norm_float.cpp:26]   --->   Operation 51 'fdiv' 'norm_data' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %norm_data" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_norm_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [AXI_norm_float/AXI_norm_float.cpp:22]   --->   Operation 54 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [AXI_norm_float/AXI_norm_float.cpp:22]   --->   Operation 55 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 56 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_norm_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [AXI_norm_float/AXI_norm_float.cpp:34]   --->   Operation 58 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('counter_loc_0', AXI_norm_float/AXI_norm_float.cpp:31) with incoming values : ('add_ln31', AXI_norm_float/AXI_norm_float.cpp:31) [14]  (1.59 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	fifo read on port 'in_rect_data' (AXI_norm_float/AXI_norm_float.cpp:22) [18]  (3.48 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('norm_data', AXI_norm_float/AXI_norm_float.cpp:26) [20]  (6.08 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
