<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="trans_in_pyld_fifo_synth_1" LaunchPart="xcvu37p-fsvh2892-2-e" LaunchTime="1623882678">
  <File Type="RDS-RDS" Name="trans_in_pyld_fifo.vds"/>
  <File Type="PA-TCL" Name="trans_in_pyld_fifo.tcl"/>
  <File Type="REPORTS-TCL" Name="trans_in_pyld_fifo_reports.tcl"/>
  <File Type="RDS-DCP" Name="trans_in_pyld_fifo.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/trans_in_pyld_fifo">
    <File Path="$PPRDIR/../trans_in_pyld_fifo/trans_in_pyld_fifo.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="trans_in_pyld_fifo"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/trans_in_pyld_fifo">
    <File Path="$PPRDIR/../trans_in_pyld_fifo/trans_in_pyld_fifo.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="trans_in_pyld_fifo"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
