[{"judul":"digital logic","link":"https:\/\/anubnair.files.wordpress.com\/2010\/12\/high-z_solution_02.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.e-x7h1Dg3_io1KVUmjoqJwHaDx&pid=Api&P=0&w=300&h=300"},{"judul":"how to make an xor gate using transistors","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-089b9b651ee136cc7d54cbe4a8508556","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.CJubZR7hNsx9VMvkqFCFVgHaGd&pid=Api&P=0&w=300&h=300"},{"judul":"lab6","link":"http:\/\/cmosedu.com\/jbaker\/courses\/ee421L\/f13\/students\/wolvert9\/Lab%206\/2%20input%20XOR%20gate%20schematic.JPG","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Byymc9pd_6CknBj6IyZPkAHaDb&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/www.researchgate.net\/profile\/V_Sridhar2\/publication\/45146180\/figure\/fig2\/AS:306040886317057@1449977241056\/CMOS-XOR-gate-circuit-diagram.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.SUgiYGXlWrqF8NArNOliFAHaFS&pid=Api&P=0&w=300&h=300"},{"judul":"current mode logic testing of xor  xnor circuit  a case study","link":"http:\/\/file.scirp.org\/Html\/5-7600251\/71b21cbf-48a5-4be8-9644-be39db39758e.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.o90HXCVBoOg7OwHLfZ6ibwHaDm&pid=Api&P=0&w=300&h=300"},{"judul":"4 xnor circuits","link":"https:\/\/www.researchgate.net\/profile\/Jin_Fa_Lin\/publication\/3451532\/figure\/download\/fig1\/AS:349534141075465@1460346841558\/4-transistor-XOR-XNOR-circuits.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.UgjSzT6SR41uBOUh36wYzQHaI9&pid=Api&P=0&w=300&h=300"},{"judul":"lab6","link":"http:\/\/cmosedu.com\/jbaker\/courses\/ee421L\/f13\/students\/wolvert9\/Lab%206\/2%20input%20NAND%20gate%20schematic.JPG","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.ehPZCvTEwPEAIjWazGEfhwHaC4&pid=Api&P=0&w=300&h=300"},{"judul":"2 input xor gate stick diagram","link":"https:\/\/lh4.googleusercontent.com\/proxy\/7rArdmQPU9Uo_8Ev4j3QPfpKrZMFLrwEhpJ_4aYG3LU18oHTWd59FuxZ3DuhSl8tk9zQ-xCRxQOoppX4k54ZxwBx5kNG0Lh87AqZweVUA645=w1200-h630-p-k-no-nu","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.SpV4c7TEG12fXD5qivTO4AHaE3&pid=Api&P=0&w=300&h=300"},{"judul":"solved  multiple inputs xnor gate logic","link":"https:\/\/xlnx.i.lithium.com\/t5\/image\/serverpage\/image-id\/30614i569D2C75496A186D\/image-size\/original?v=1.0u0026px=-1","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.1nrNHRKFW3NL0Ij8B_iUvwHaHd&pid=Api&P=0&w=300&h=300"},{"judul":"evolved two","link":"https:\/\/www.researchgate.net\/profile\/Lukas_Sekanina\/publication\/221431508\/figure\/fig3\/AS:305463934636035@1449839685647\/Evolved-two-input-XOR-gate.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.x1UiqsJqrbBYqDePoUnMXQHaFW&pid=Api&P=0&w=300&h=300"},{"judul":"lab6","link":"http:\/\/cmosedu.com\/jbaker\/courses\/ee421L\/f13\/students\/wolvert9\/Lab%206\/2%20input%20NOR%20gate%20schematic.JPG","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.K7RJQvh6SnG5rK67aR-78wHaDL&pid=Api&P=0&w=300&h=300"},{"judul":"virtual lab","link":"https:\/\/vlsi-iitg.vlabs.ac.in\/images\/4.3.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.Lws52DyhvyDNJltRk9FB_wHaHD&pid=Api&P=0&w=300&h=300"},{"judul":"a mcml 2 input xor  xnor gate","link":"https:\/\/www.researchgate.net\/profile\/V_s_kanchana_Bhaaskaran2\/publication\/276200487\/figure\/download\/fig3\/AS:667667413352467@1536195724976\/A-MCML-2-input-XOR-XNOR-gate.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.AtRjsRlbdiyM2T6qmeAqRgHaE9&pid=Api&P=0&w=300&h=300"},{"judul":"lab","link":"http:\/\/cmosedu.com\/jbaker\/courses\/ee421L\/f13\/students\/solori12\/lab6\/snip16.JPG","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.JoIvyJqSigDr_M6AUlfIagHaE-&pid=Api&P=0&w=300&h=300"},{"judul":"hardware","link":"https:\/\/i.stack.imgur.com\/XnvYk.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.nCgA6zn6_RXARL2__YQQ8QHaEk&pid=Api&P=0&w=300&h=300"},{"judul":"digital logic","link":"https:\/\/i.stack.imgur.com\/Q1q23.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.pIebQlVlamvXvZQpQPPLDgHaC_&pid=Api&P=0&w=300&h=300"},{"judul":"file cmos xor gate svg","link":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/thumb\/f\/fa\/CMOS_XOR_Gate.svg\/800px-CMOS_XOR_Gate.svg.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.V_ElGg--f4ISzYFhKhchCAHaFN&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate","link":"https:\/\/forum.allaboutcircuits.com\/proxy.php?image=http%3A%2F%2Fi40.tinypic.com%2F20fddds.pngu0026hash=15f5131cf820ad23fb1c57dc37199350","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.WsF667UTnVLLThfAaOZVPAHaFc&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/lh5.googleusercontent.com\/proxy\/fGOPAs4xpU9Cf7ttyxLonn9e3MpNA1iI2LrezBZSmG4L5Mt9p0F-nbwOSnmFFxYZz9_LWw8TfMYe8q_LFzhPO5UGwDbPGBESZSGCxQWBweixN4LE=s0-d","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.NGgPQHThp7vbg8EegMuhoQHaF7&pid=Api&P=0&w=300&h=300"},{"judul":"inexpensive two transistor xor gate","link":"http:\/\/www.seekic.com\/uploadfile\/ic-circuit\/2009716222211705.gif","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.kGjbVhZeRek5-2IpRmiT-AHaEL&pid=Api&P=0&w=300&h=300"},{"judul":"a  circuit symbol and b  accuracy table of the nor logic","link":"https:\/\/www.researchgate.net\/profile\/A_Zahedi\/publication\/321687478\/figure\/download\/fig3\/AS:602499278987265@1520658430998\/a-circuit-symbol-and-b-accuracy-table-of-the-NOR-logic-gate.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.CWxeJV9xEoXMvq8FwGW2ZAHaLl&pid=Api&P=0&w=300&h=300"},{"judul":"3 circuit diagram of xor gate iii 4","link":"https:\/\/www.researchgate.net\/profile\/K_Verma6\/publication\/286759453\/figure\/download\/fig2\/AS:614328327753746@1523478695489\/Fig23-circuit-diagram-of-XOR-gate-III4-BIT-COMPARATOR-The-comparator-circuit-requires.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.rqyBycHU6kPY58gspHlm8gHaD7&pid=Api&P=0&w=300&h=300"},{"judul":"xor u30b2 u30fc u30c8","link":"http:\/\/upload.wikimedia.org\/wikipedia\/commons\/f\/f7\/7486_Quad_2-input_ExOR_Gates.PNG","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.9HAYEp3b4ugeavuHzlaJ7AHaGq&pid=Api&P=0&w=300&h=300"},{"judul":"digital logic","link":"https:\/\/i.stack.imgur.com\/4PiyO.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.9UyfNcIW31QSIhgStOwsMgHaD-&pid=Api&P=0&w=300&h=300"},{"judul":"digital electronics","link":"http:\/\/www.circuitstoday.com\/wp-content\/uploads\/2010\/04\/2-Input-Transistor-OR-Gate.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.MogNH6YDp-aHfj6aALwS_AHaEu&pid=Api&P=0&w=300&h=300"},{"judul":"2 input xor gate stick diagram","link":"https:\/\/www.researchgate.net\/profile\/Yusuf_Leblebici\/publication\/241623109\/figure\/fig2\/AS:670015686717455@1536755596336\/Layout-topology-generation-of-complex-gates-with-embedded-XOR-operation.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.DJqu8oHJ33VFrvfEWbqgDAHaDu&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate circuit diagram","link":"http:\/\/circuitdigest.com\/sites\/default\/files\/circuitdiagram\/EXOR-gate-circuit-diagram.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Y-yfckpr-4SaA0AGYpP1YwHaFa&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/lh3.googleusercontent.com\/proxy\/pbh82rsnAgDJFQy_d-hB1boZxR5vOxsD2tcnyvepxAe9gqAvWoTntmK3n2gEhYqr1GLaZ1GxWV1fnndDmqMK-ZkLcQFyUjqcYPsrpeX6i9_7eg9duXxK_W0jOdih-GjWWCzbQQe5cUHInKfV_d1bCW_OS3YqAZyj=s0-d","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.CUMIj9stPBRdRDkO4A4_5QHaCI&pid=Api&P=0&w=300&h=300"},{"judul":"exclusive or gate xor","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/07\/exor-equivalent-circuit.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.PkS7xaBd9Aj1Zuxyqhpt-AHaDZ&pid=Api&P=0&w=300&h=300"},{"judul":"digital circuits simulation using pspice  tutorial 10","link":"http:\/\/microcontrollerslab.com\/wp-content\/uploads\/2018\/11\/1-XOR.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.aDLhn-3sn2aLl_CVJ8zhugHaCv&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/projectiot123.com\/wp-content\/uploads\/2019\/05\/XNOR-Gate-truth-table.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.5Sy_prPV6VydgnYlQGjkWQHaDn&pid=Api&P=0&w=300&h=300"},{"judul":"half adder layout design","link":"http:\/\/image.slidesharecdn.com\/cmoslab6latest-130422175713-phpapp02\/95\/half-adder-layout-design-11-638.jpg?cb=1366653536","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.md4H08jc03AN2EdO3PTDhwHaJl&pid=Api&P=0&w=300&h=300"},{"judul":"test circuit of 2","link":"https:\/\/www.researchgate.net\/profile\/Akilan_Thangarajah2\/publication\/334684094\/figure\/download\/fig9\/AS:784642915438592@1564084857246\/18-Test-Circuit-of-2-input-XOR-Gate.ppm","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.a1L74pneisrxt_sYJhejuQHaED&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate","link":"https:\/\/electricalvoice.com\/wp-content\/uploads\/2018\/10\/xor-gate-symbol.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Sj5ImQHGvzSEoTWmgcrhQQHaDG&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/media.cheggcdn.com\/media%2F9d9%2F9d923474-fae9-46c1-9a30-7f1af5003348%2FphpYcUd0H.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.Ykku6K7cgdvGdW5UH8alNQHaEY&pid=Api&P=0&w=300&h=300"},{"judul":"3 input xor gate logic diagram","link":"https:\/\/www.researchgate.net\/profile\/Bharat_Choudhary5\/publication\/292185639\/figure\/fig4\/AS:323419347406855@1454120589875\/Proposed-H-DyCML-gates-a-2-input-XOR-gate-b-3-input-XOR-gate-with-two-levels-of.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.L-y5pelNYyEdBl07bJ-JlAHaFE&pid=Api&P=0&w=300&h=300"},{"judul":"half adder circuit diagram","link":"http:\/\/www.theorycircuit.com\/wp-content\/uploads\/2018\/04\/xor-gate-and-gate-pinout.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.DlSJ-bxmTQ2B8tdiW9yeYAHaDl&pid=Api&P=0&w=300&h=300"},{"judul":"the improved circuit of 3","link":"https:\/\/www.researchgate.net\/profile\/Keivan_Navi\/publication\/228348094\/figure\/download\/fig4\/AS:340769463390223@1458257179814\/The-improved-circuit-of-3-input-XOR.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.ZXGlg1ZMG9h0yhxbLb7JpAAAAA&pid=Api&P=0&w=300&h=300"},{"judul":"chatper 4  implementing digital circuits","link":"https:\/\/wiresharklabs.files.wordpress.com\/2013\/02\/circuit-diagram-for-a-nand-gate.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.VuRxyXOoxOM15jaP62keBgHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"ic station tutorial","link":"http:\/\/pages.cs.wisc.edu\/~david\/courses\/cs755\/cs755\/tutorials\/tutorial5\/tg-xor2.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.dI2Nxdrd2Br8uX5A1B5aKwHaGF&pid=Api&P=0&w=300&h=300"},{"judul":"the architecture of 4","link":"https:\/\/www.researchgate.net\/profile\/Lamjed_Touil\/publication\/320801619\/figure\/download\/fig2\/AS:616377924722701@1523967357512\/The-architecture-of-4-input-XOR-gate-a-Schematic-b-QCA-layout-of-proposed-XOR.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.mheU2kbl4AdxhMvN6JdFWwHaFz&pid=Api&P=0&w=300&h=300"},{"judul":"activity  cmos logic circuits  transmission gate xor","link":"https:\/\/wiki.analog.com\/_media\/university\/courses\/electronics\/axor_f3.png?w=600u0026tok=9ea7be","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.-Jwv42QAsygNzvz0mgju2wHaEg&pid=Api&P=0&w=300&h=300"},{"judul":"logic gates archives","link":"https:\/\/projectiot123.com\/wp-content\/uploads\/2019\/05\/XOR-GATE-650x329.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.lc7Uz-TzSbvHBHgYx_eSqAHaDv&pid=Api&P=0&w=300&h=300"},{"judul":"3","link":"https:\/\/i.pinimg.com\/736x\/70\/11\/a7\/7011a787df698779464c8a8874c581f5--gates-truths.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.j0Tw9zHan3Xqw2BOcbZyTQHaDl&pid=Api&P=0&w=300&h=300"},{"judul":"a  schematic for xor gate with corresponding truth table","link":"https:\/\/www.researchgate.net\/profile\/Stefan_Bringuier\/publication\/51698353\/figure\/fig5\/AS:305852822114310@1449932403613\/a-Schematic-for-XOR-gate-with-corresponding-truth-table-b-to-e-FDTD-results-for.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.6-815-UvsSmRPz2Z2iIMmAHaMg&pid=Api&P=0&w=300&h=300"},{"judul":"introduction to logic gates","link":"https:\/\/www.electronicshub.org\/wp-content\/uploads\/2015\/05\/121.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.2sySOyU_GTWzTtvXVpbpqwHaEe&pid=Api&P=0&w=300&h=300"},{"judul":"2 input xor gate stick diagram","link":"https:\/\/image1.slideserve.com\/2973829\/stick-diagram-xor-gate-examples-l.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.zp41fAJb6CONjbpsE0_ePAHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"how are binary operations implemented as parts and","link":"https:\/\/qph.fs.quoracdn.net\/main-qimg-4a4871db75fd9c7e373f45ca15653e08","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.Skhx23X9nH43P0XKFWU-CAHaEk&pid=Api&P=0&w=300&h=300"},{"judul":"the bivariate xor gate  xor2    a  schematic  b  symbol","link":"https:\/\/www.researchgate.net\/publication\/283103426\/figure\/download\/fig2\/AS:317853388558338@1452793561830\/The-bivariate-XOR-gate-XOR2-a-schematic-b-symbol.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.lV0DzhcMC1rOuy4Ou1fQBwHaD4&pid=Api&P=0&w=300&h=300"},{"judul":"solved  a 3","link":"https:\/\/d2vlcm61l7u1fs.cloudfront.net\/media%2Fd6d%2Fd6db0571-755d-478d-aeda-b96d1b77bc47%2FphpeJdEaD.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.IU-4EBerkd2V25w2flZxxQHaDk&pid=Api&P=0&w=300&h=300"},{"judul":"a  a boolean xor gate and its truth table   b  a dual","link":"https:\/\/www.researchgate.net\/profile\/Jia_Lee45\/publication\/220459922\/figure\/download\/fig2\/AS:688088330285056@1541064450438\/A-A-Boolean-XOR-gate-and-its-truth-table-B-A-dual-rail-encoded-XOR-gate-A-signal.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.hyMzu0Y9Y9KzG9UWbUCz9wHaKa&pid=Api&P=0&w=300&h=300"},{"judul":"xor gate logic diagram","link":"https:\/\/media.cheggcdn.com\/media\/d3b\/s678x368\/d3b6b9e5-ade9-466a-b01f-00ef2e6e0ca9\/phpIUa5zQ.png","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.c36fWUoC8-nsU_karDxsRAHaEB&pid=Api&P=0&w=300&h=300"},{"judul":"xor logic gate","link":"https:\/\/electronicsarea.com\/wp-content\/uploads\/XOR-gate-equivalent-circuit.gif","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.lqeTt_mnN4GtCEtQGWQcngHaDf&pid=Api&P=0&w=300&h=300"},{"judul":"chapter 4","link":"https:\/\/wiresharklabs.files.wordpress.com\/2013\/02\/circuit-diagram-for-a-nor-gate.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.muTv5oqzEBfq6VowMWlB5wHaGK&pid=Api&P=0&w=300&h=300"},{"judul":"21 unique xor gate circuit diagram","link":"https:\/\/lh6.googleusercontent.com\/proxy\/OXs3Iwqf9NXLRB-ouJTL_rkDXq5Sx2yJSKywW6J31hcu_DR_NkqbEqzCCpbSLWmu7eAuEsp5J1YWMwLCMeEj18I9ElRxBhdbpyJfW0-MI2JVk4_azdJNIEejQb0nYcVAn_1PxxjF9MIPRvy1ypOEur1rnTfX0MdhMPury-8zvI71i_ziXMrzOvit8eyFXbw=w1200-h630-p-k-no-nu","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.gODUEPQUVnqKhVaKd_L5DgHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"74 series digital circuit 74ls386 and other four two input","link":"http:\/\/www.seekic.com\/uploadfile\/ic-circuit\/201142615922917.gif","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.zYRPsuvnPYU9G7xnWZ_hvAHaGp&pid=Api&P=0&w=300&h=300"}]