{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682991699588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682991699588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 09:41:39 2023 " "Processing started: Tue May 02 09:41:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682991699588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682991699588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682991699588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682991699876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682991699876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "bcd_adder.bdf" "" { Schematic "C:/intelFPGA_lite/bcd_adder(fpga)/bcd_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682991707031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682991707031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_adder " "Elaborating entity \"bcd_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682991707047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_full.bdf 1 1 " "Using design file adder_full.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_full " "Found entity 1: adder_full" {  } { { "adder_full.bdf" "" { Schematic "C:/intelFPGA_lite/bcd_adder(fpga)/adder_full.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682991707062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682991707062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_full adder_full:inst21 " "Elaborating entity \"adder_full\" for hierarchy \"adder_full:inst21\"" {  } { { "bcd_adder.bdf" "inst21" { Schematic "C:/intelFPGA_lite/bcd_adder(fpga)/bcd_adder.bdf" { { 728 1136 1232 824 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682991707062 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 adder_full:inst24\|A " "Net \"gdfx_temp0\", which fans out to \"adder_full:inst24\|A\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Cin " "Net is fed by \"Cin\"" {  } { { "bcd_adder.bdf" "Cin" { Schematic "C:/intelFPGA_lite/bcd_adder(fpga)/bcd_adder.bdf" { { 296 1192 1360 312 "Cin" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682991707110 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682991707110 ""}  } { { "adder_full.bdf" "A" { Schematic "C:/intelFPGA_lite/bcd_adder(fpga)/adder_full.bdf" { { 312 320 488 328 "A" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1682991707110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682991707141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 09:41:47 2023 " "Processing ended: Tue May 02 09:41:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682991707141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682991707141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682991707141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682991707141 ""}
