#include <stdio.h>
#include <string.h>
#include <stdlib.h>

#define opcodemask  0x0000007f
#define rdmask      0x00000f80
#define funct3mask  0x00007000
#define rs1mask     0x000f8000
#define rs2mask     0x01f00000
#define funct7mask  0xfe000f80
#define imm12Imask  0xfff00000
//#define imm12Smask
//#define imm13Bmask
//#define imm32Umask
//#define imm21Jmask
#define opralu 0x33
#define opialu 0x13
#define opload 0x03
#define opstore 0x23
#define opbranch 0x63
#define opj 0x6f
#define opji 0x67
#define oplui 0x37
#define opauipc 0x17

char regnames[32][5] = {"zero", "ra", "sp", "gp", "tp", "t0", "t1", "t2", "s0", "s1", "a0", "a1", "a2", "a3", "a4", "a5", "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7", "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6"};
enum otherindexes{zeroindex, raindex, spindex, gpindex, tpindex, t0index, t1index, t2index, s0index, s1index,a0index, a1index, a2index, a3index, a4index, a5index, a6index, a7index, s2index, s3index, s4index, s5index, s6index, s7index, s8index, s9index, s10index, s11index, t3index, t4index, t5index, t6index};

typedef struct{
	unsigned int opcode;
	int rd;
	int funct3;
	int rs1;
	int rs2;
	int funct7;
}Rtype;
// all types to be created

typedef struct{
	unsigned int opcode;
	int rd;
	int funct3;
	int rs1;
	int rs2;
	int funct7;
	unsigned int imm;
}AllDecodeFields;



int DisplayRegs(unsigned int regs[32], unsigned int pc);
AllDecodeFields DecodeInst(unsigned int IR);
unsigned int Execute(AllDecodeFields df, unsigned int *umem, unsigned int regs[32], unsigned int pc);
unsigned int ReadMem(unsigned int *umem, unsigned int raddr);
int WriteMem(unsigned int *umem, unsigned int waddr, unsigned int writevalue);

void main(int argc,char *argv[] ){
	char source[] = "../";
	char buffer[32];
	int address;
	unsigned int inst;
	char *token;
	unsigned int inst_mem[16384] = {0}; //64K Mem
	unsigned int pc = 0;
	unsigned int sp = 65535;
	unsigned int x[32] = {0};
	unsigned int i;
	#ifdef __verbose__
		printf("Verbose mode triggered");
	#endif
	if (argc == 7){
		printf("Only 3 arguments is passed\n");
		if ( (strcmp(argv[1],"-mem") == 0) && (strcmp(argv[3],"-pc") == 0) && (strcmp(argv[5],"-sp") == 0)){
			strcat(source, argv[2]);
			pc = (int)strtol(argv[4], NULL, 16);
			sp = (int)strtol(argv[6], NULL, 10);
			printf("File Name:%s\n",argv[2]);
			}
		else if ((strcmp(argv[1],"-mem") == 0) && (strcmp(argv[5],"-pc") == 0) && (strcmp(argv[3],"-sp") == 0)){
			strcat(source, argv[2]);
			pc = (int)strtol(argv[6], NULL, 16);
			sp = (int)strtol(argv[4], NULL, 10);
			printf("File Name:%s\n",argv[2]);
			}
		else if ((strcmp(argv[5],"-mem") == 0) && (strcmp(argv[1],"-pc") == 0) && (strcmp(argv[3],"-sp") == 0)){
			strcat(source, argv[6]);
			pc = (int)strtol(argv[2], NULL, 16);
			sp = (int)strtol(argv[4], NULL, 10);
			printf("File Name:%s\n",argv[6]);
			}
		else if ((strcmp(argv[5],"-mem") == 0) && (strcmp(argv[3],"-pc") == 0) && (strcmp(argv[1],"-sp") == 0)){
			strcat(source, argv[6]);
			pc = (int)strtol(argv[4], NULL, 16);
			sp = (int)strtol(argv[2], NULL, 10);
			printf("File Name:%s\n",argv[6]);
			}
		else if ((strcmp(argv[3],"-mem") == 0) && (strcmp(argv[5],"-pc") == 0) && (strcmp(argv[1],"-sp") == 0)){
			strcat(source, argv[4]);
			pc = (int)strtol(argv[6], NULL, 16);
			sp = (int)strtol(argv[2], NULL, 10);
			printf("File Name:%s\n",argv[4]);
			}
		else if ((strcmp(argv[3],"-mem") == 0) && (strcmp(argv[1],"-pc") == 0) && (strcmp(argv[5],"-sp") == 0)){
			strcat(source, argv[4]);
			pc = (int)strtol(argv[2], NULL, 16);
			sp = (int)strtol(argv[6], NULL, 10);
			printf("File Name:%s\n",argv[4]);
		}
	}
	else if (argc == 5){
		printf("Only two arguments is passed\n");
		if ( (strcmp(argv[1],"-mem") == 0) && (strcmp(argv[3],"-pc") == 0)){
			strcat(source, argv[2]);
			pc = (int)strtol(argv[4], NULL, 16);
			}
		else if ((strcmp(argv[1],"-mem") == 0) && (strcmp(argv[3],"-sp") == 0)){
			strcat(source, argv[2]);
			sp = (int)strtol(argv[4], NULL, 10);
			}
		else if ((strcmp(argv[1],"-pc") == 0) && (strcmp(argv[3],"-sp") == 0)){
			strcat(source,"tests/porg.mem");
			pc = (int)strtol(argv[2], NULL, 16);
			sp = (int)strtol(argv[4], NULL, 10);
			}
		else if ((strcmp(argv[1],"-pc") == 0) && (strcmp(argv[3],"-mem") == 0)){
			strcat(source, argv[4]);
			pc = (int)strtol(argv[2], NULL, 16);
			}
		else if ((strcmp(argv[1],"-sp") == 0) && (strcmp(argv[3],"-pc") == 0)){
			strcat(source,"tests/porg.mem");
			pc = (int)strtol(argv[4], NULL, 16);
			sp = (int)strtol(argv[2], NULL, 10);
			}
		else if ((strcmp(argv[1],"-sp") == 0) && (strcmp(argv[3],"-mem") == 0)){
			strcat(source, argv[2]);
			sp = (int)strtol(argv[4], NULL, 10);
			}
	}
	else if (argc == 3){
		printf("Only one arguments is passed\n");
		if ( (strcmp(argv[1],"-mem") == 0)){
			strcat(source, argv[2]);
			}
		else if ((strcmp(argv[1],"-pc") == 0)){
			pc = (int)strtol(argv[2], NULL, 16);
			strcat(source,"tests/porg.mem");
			}
		else if ((strcmp(argv[1],"-sp") == 0)){
			sp = (int)strtol(argv[2], NULL, 10);
			strcat(source,"tests/porg.mem");
			}
	}
	else {
		printf("No conditions passed Using Default value\n");
		strcat(source,"tests/porg.mem");
	}
	FILE *fp = fopen(source,"r");
	printf("PC Value(represented in hex):%x\n", pc);
	printf("Stack pointer Value(represented in decimal):%u\n",sp );
	printf("Number of arguments(represented in decimal):%d\n",(argc-1)); //not needed

	while ( fgets(buffer,32,fp) != NULL){
		token  = strtok(buffer,":");
		address = (int)strtol(token, NULL, 16);
		
		token = strtok(NULL," ");
		inst = strtoul(token, NULL, 16);
		inst_mem[address/4] = inst;
	}
	fclose(fp);
	unsigned int IR = 0;
	x[spindex] = sp;
	x[raindex] = 0;
	AllDecodeFields decodedall;
	while(!(inst_mem[pc/4] == 0x8067 && x[raindex]== 0))
	{
		x[zeroindex] = 0;
		if(pc%4 != 0){
			printf("Error PC is not 4 byte aligned: pc = %u\n", pc);
			exit(0);
		}
		if(pc > 65535){
			printf("Error PC is out of memory bound: pc = %u\n", pc);
			exit(0);
		}
		IR = inst_mem[pc/4];
		printf("IR  : 0x%08x\n", IR);
		decodedall = DecodeInst(IR);
		pc = Execute(decodedall, inst_mem, x, pc);
		x[zeroindex] = 0;
		#ifdef __verbose__
			printf("Verbose mode");
		#endif
		DisplayRegs(x, pc);
		//printf("%x\n",decodedall.opcode);
		if(decodedall.opcode == opralu || decodedall.opcode == opialu || decodedall.opcode == opload || decodedall.opcode == opstore || decodedall.opcode == oplui || decodedall.opcode == opauipc)
			pc = pc + 4;
	}
	printf("\n\nAfter Final Instruction \n\n");
	DisplayRegs(x, pc);
}

int DisplayRegs(unsigned int regs[32], unsigned int pc){
	int i = 0;
	int j = 0;
	printf("pc  : 0x%08x\n", pc);
	
	for(i = 0; i < 8; i++)
	{
		for(j = 0; j < 4; j++)
			printf("\t%4s -> x%2d :   0x%08x", regnames[i*4 + j], i*4 + j, regs[i*4 + j]);
		printf("\n");
	}
	return 0;
}

AllDecodeFields DecodeInst(unsigned int IR){
	int opcode = 0;
	opcode = IR & opcodemask;
	AllDecodeFields df;
	printf("opcode = 0x%02x\n",opcode);
	switch(opcode)
	{
		case opralu:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.funct3	= (IR & funct3mask)	>> 12;
			df.rs1		= (IR & rs1mask)	>> 15;
			df.rs2		= (IR & rs2mask)	>> 20;
			df.funct7	= (IR & funct7mask)	>> 25;
			df.imm = 0;
			break;
		case opload:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.funct3	= (IR & funct3mask)	>> 12;
			df.rs1		= (IR & rs1mask)	>> 15;
			df.imm = 0;
			df.imm		= ((IR & 0x80000000) ? 0xfffff000 : 0x00000000) | ((IR & imm12Imask)	>> 20);
			break;
		case opialu:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.funct3	= (IR & funct3mask)	>> 12;
			df.rs1		= (IR & rs1mask)	>> 15;
			df.imm = 0;
			df.imm		= ((IR & 0x80000000) ? 0xfffff000 : 0x00000000)	| ((IR & imm12Imask)	>> 20);
			break;
		case opji:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.funct3	= (IR & funct3mask)	>> 12;
			df.rs1		= (IR & rs1mask)	>> 15;
			df.imm = 0;
			df.imm		= ((IR & 0x80000000) ? 0xfffff000 : 0x00000000)	| ((IR & imm12Imask)	>> 20);
			break;
		case opstore:
			df.opcode	= opcode;
			df.funct3	= (IR & funct3mask)	>> 12;
			df.rs1		= (IR & rs1mask)	>> 15;
			df.rs2		= (IR & rs2mask)	>> 20;
			df.imm = 0;
			df.imm		= ((IR & 0x80000000)	? 0xfffff000 : 0x00000000)|((IR & rdmask)	>> 7)|((IR & funct7mask)	>> 20);
			break;
		case opbranch:
			df.opcode	= opcode;
			df.funct3	= (IR & funct3mask)	>> 12;
			df.rs1		= (IR & rs1mask)	>> 15;
			df.rs2		= (IR & rs2mask)	>> 20;
			df.imm = 0;
			df.imm		= (((IR & 0x80000000)	>> 19) ? 0xfffff000 : 0x00000000)| ((IR & 0x7e000000)	>> 20)|((IR & 0x00000f00)	>> 7) | ((IR & 0x00000080)	<< 4);
			break;
		case opj:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.imm = 0;
			df.imm		= (((IR & 0x80000000)	>> 11) ? 0xfff00000 : 0x00000000)| (IR & 0x000ff000) | ((IR  & 0x00100000) & 9) | ((IR & 0x40000000) >> 20);
			break;
		case oplui:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.imm		= (IR & 0xfffff000);
			break;
		case opauipc:
			df.opcode	= opcode;
			df.rd		= (IR & rdmask)		>> 7;
			df.imm		= (IR & 0xfffff000);
			break;
		default:
			printf("Entered default in decode\n");
			exit(0);
			break;
	}
	return df;
}

unsigned int Execute(AllDecodeFields df, unsigned int *umem, unsigned int regs[32], unsigned int pc){
printf("\npc in Execute  : 0x%08x\n", pc);
unsigned int tempadd = 0;
unsigned int tempmask = 0xffffffff;
unsigned int tempsignbit = 0x80000000;
unsigned int tempread = 0;
unsigned int tempstore = 0;

	switch(df.opcode)
	{
		case opralu:
			switch(df.funct3)
			{
				case 0x0:
					switch(df.funct7)
					{
						case 0x0:
							regs[df.rd] = regs[df.rs1] + regs[df.rs2];
							break;
						case 0x20:
							regs[df.rd] = regs[df.rs1] - regs[df.rs2];
							break;
						default:
							printf("Entered default in alu register instruction add sub funct7\n");
							exit(0);
							break;
					}
					break;
				case 0x4:
					regs[df.rd] = regs[df.rs1] ^ regs[df.rs2];
					break;
				case 0x6:
					regs[df.rd] = regs[df.rs1] | regs[df.rs2];
					break;
				case 0x7:
					regs[df.rd] = regs[df.rs1] & regs[df.rs2];
					break;
				case 0x1:
					regs[df.rd] = regs[df.rs1] << (regs[df.rs2] & 0x0000001f);
					break;
				case 0x5:
					switch(df.funct7)
					{
						case 0x0:
							regs[df.rd] = regs[df.rs1] >> (regs[df.rs2] & 0x0000001f);
							break;
						case 0x20:
							regs[df.rd] = (signed int)regs[df.rs1] >> (regs[df.rs2] & 0x0000001f);
							break;
						default:
							printf("Entered default in alu register instruction shift right funct7\n");
							exit(0);
							break;
					}
					break;
				case 0x2:
					regs[df.rd] = ((signed int)regs[df.rs1] < (signed int)regs[df.rs2]) ? 1 : 0;
					break;
				case 0x3:
					regs[df.rd] = (regs[df.rs1] < regs[df.rs2]) ? 1 : 0;
					break;

				default:
					printf("Entered default in alu register instruction funct3\n");
					exit(0);
					break;
			}
			break;

		case opialu:
			switch(df.funct3)
			{
				case 0x0:
					regs[df.rd] = regs[df.rs1] + df.imm;
					break;
				case 0x4:
					regs[df.rd] = regs[df.rs1] ^ df.imm;
					break;
				case 0x6:
					regs[df.rd] = regs[df.rs1] | df.imm;
					break;
				case 0x7:
					regs[df.rd] = regs[df.rs1] & df.imm;
					break;
				case 0x1:
					if ((df.imm & 0x00000fe0) == 0)
						regs[df.rd] = regs[df.rs1] << (df.imm & 0x0000001f);
					break;
				case 0x5:
					if ((df.imm & 0x00000fe0) == 0)
						regs[df.rd] = regs[df.rs1] >> (df.imm & 0x0000001f);
					else if ((df.imm & 0x00000fe0) == 0x400)
						regs[df.rd] = (regs[df.rs1] & 0x80000000) ? ((signed int)regs[df.rs1] >> (df.imm & 0x0000001f)) : (regs[df.rs1] >> (df.imm & 0x0000001f));
					else
						printf("Entered default in alu immediate instruction shift right funct7\n");
						exit(0);
					break;
				case 0x2:
					regs[df.rd] = ((signed int)regs[df.rs1] < (signed int)df.imm) ? 1:0;
					break;
				case 0x3:
					df.imm = df.imm & 0x00000fff;
					regs[df.rd] = (regs[df.rs1] < df.imm) ? 1:0;
					break;

				default:
					printf("Entered default in alu immediate instruction funct3\n");
					exit(0);
					break;
			}
			break;

		case opload:
			tempadd = regs[df.rs1]+df.imm;
			tempread = ReadMem(umem,tempadd);
			switch(df.funct3)
			{
				case 0x0:
					switch(tempadd%4)
					{
						case 0: tempmask = 0x000000ff;
								tempsignbit = 0x00000080;
								regs[df.rd] = (tempread & tempsignbit) ? ((tempread & tempmask) | 0xffffff00) : (tempread & tempmask);
							break;
						case 1: tempmask = 0x0000ff00;
								tempsignbit = 0x00008000;
								regs[df.rd] = (tempread & tempsignbit) ? (((tempread & tempmask) >> 8)| 0xffffff00) : ((tempread & tempmask) >> 8);
							break;
						case 2: tempmask = 0x00ff0000;
								tempsignbit = 0x00800000;
								regs[df.rd] = (tempread & tempsignbit) ? (((tempread & tempmask) >> 16)| 0xffffff00) : ((tempread & tempmask) >> 16);
							break;
						case 3: tempmask = 0xff000000;
								tempsignbit = 0x80000000;
								regs[df.rd] = (tempread & tempsignbit) ? (((tempread & tempmask) >> 24)| 0xffffff00) : ((tempread & tempmask) >> 24);
							break;
						default:
							break;
					}
					break;
				case 0x1:
					switch(tempadd%4)
					{
						case 0: tempmask = 0x0000ffff;
								tempsignbit = 0x00008000;
								regs[df.rd] = (tempread & tempsignbit) ? ((tempread & tempmask) | 0xffff0000) : (tempread & tempmask);
							break;
						case 2: tempmask = 0xffff0000;
								tempsignbit = 0x80000000;
								regs[df.rd] = (tempread & tempsignbit) ? (((tempread & tempmask) >> 16)| 0xffff0000) : ((tempread & tempmask) >> 16);
							break;
						default:
							break;
					}
					break;
				case 0x2:
					regs[df.rd] = tempread;
					break;
				case 0x4:
					switch(tempadd%4)
					{
						case 0: tempmask = 0x000000ff;
								regs[df.rd] = (tempread & tempmask);
							break;
						case 1: tempmask = 0x0000ff00;
								regs[df.rd] = ((tempread & tempmask) >> 8);
							break;
						case 2: tempmask = 0x00ff0000;
								regs[df.rd] = ((tempread & tempmask) >> 16);
							break;
						case 3: tempmask = 0xff000000;
								regs[df.rd] = ((tempread & tempmask) >> 24);
							break;
						default:
							break;
					}
					break;
				case 0x5:
					switch(tempadd%4)
					{
						case 0: tempmask = 0x0000ffff;
								regs[df.rd] = (tempread & tempmask);
							break;
						case 2: tempmask = 0xffff0000;
								regs[df.rd] = ((tempread & tempmask) >> 16);
							break;
						default:
							break;
					}
					break;
				default:
					printf("Entered default in load instruction funct3\n");
					exit(0);
					break;
			}
			break;

		case opstore:
			tempstore = 0;
			tempadd = 0;
			tempadd = regs[df.rs1]+df.imm;
			switch(df.funct3)
			{
				case 0x0:
					switch(tempadd%4)
					{
						case 0: tempstore = (regs[df.rs2] & 0x000000ff);
							break;
						case 1: tempstore = (regs[df.rs2] & 0x000000ff) << 8;
							break;
						case 2: tempstore = (regs[df.rs2] & 0x000000ff) << 16;
							break;
						case 3: tempstore = (regs[df.rs2] & 0x000000ff) << 24;
							break;
						default:
							break;
					}
					WriteMem(umem,tempadd,tempstore);
					//WriteMem(umem,df.rs1+df.imm,(*(umem+(df.rs1+df.imm)/4)&ffff00)|(regs[df.rs2] & 0xff))
					//*(umem+(df.rs1+df.imm)/4) & 0x80 ? ((*(umem+(df.rs1+df.imm)/4))&0xff)|0xffff00 : (*(umem+(df.rs1+df.imm)/4))&0xff = regs[df.rs2] & 0xff;
					break;
				case 0x1:
					switch(tempadd%4)
					{
						case 0: tempstore = (regs[df.rs2] & 0x0000ffff);
							break;
						case 2: tempstore = (regs[df.rs2] & 0x0000ffff) << 16;
							break;
						default:
							break;
					}
					WriteMem(umem,tempadd,tempstore);
					//WriteMem(umem,df.rs1+df.imm,(*(umem+(df.rs1+df.imm)/4)&ff0000)|(regs[df.rs2] & 0xffff))
					//*(umem+(df.rs1+df.imm)) & 0x8000 ? ((*(umem+(df.rs1+df.imm)))&0xffff)|0xff0000 : (*(umem+(df.rs1+df.imm)))&0xffff = regs[df.rs2] & 0xffff;
					break;
				case 0x2:
					WriteMem(umem,tempadd,regs[df.rs2]);
					//(*(umem+(df.rs1+df.imm)))&0xffffff = regs[df.rs2] & 0xffffff;
					break;

				default:
					printf("Entered default in store instruction funct3\n");
					exit(0);
					break;
			}
			break;

		case opbranch:
			switch(df.funct3)
			{
				case 0x0:
					if ((signed int)df.rs1 == (signed int)df.rs2)
						pc = pc + df.imm;
					break;
				case 0x1:
					if ((signed int)df.rs1 != (signed int)df.rs2)
						pc = pc + df.imm;
					break;
				case 0x4:
					if ((signed int)df.rs1 < (signed int)df.rs2)
						pc = pc + df.imm;
					break;
				case 0x5:
					if ((signed int)df.rs1 >= (signed int)df.rs2)
						pc = pc + df.imm;
					break;
				case 0x6:
					if (df.rs1 < df.rs2)
						pc = pc + df.imm;
					break;
				case 0x7:
					if (df.rs1 >= df.rs2)
						pc = pc + df.imm;
					break;

				default:
					printf("Entered default in branch instruction funct3\n");
					exit(0);
					break;
			}
			break;
		case opj:
			regs[df.rd] = pc + 4;
			pc = pc + df.imm;
			break;
		case opji:
			switch(df.funct3)
			{
				case 0x0:
					regs[df.rd] = pc + 4;
					pc = regs[df.rs1] + df.imm;
				default:
					printf("Entered default in jump instruction funct3\n");
					exit(0);
					break;
			}
			break;
		case oplui:
			regs[df.rd] = df.imm;
			break;
		case opauipc:
			regs[df.rd] = pc +  df.imm;
			break;
		default:
			printf("Entered default in Execute\n");
			exit(0);
			break;
	}
	//printf("Returning from Execute p = %x\n",pc);
	return pc;
}

unsigned int ReadMem(unsigned int *umem, unsigned int raddr){
	unsigned int readvalue;
	if(raddr <= 65535)
		//printf("In readmem function: %u\n",*(umem + raddr/4));
		readvalue = *(umem + raddr/4);
	else
		printf("!!!!!!!ReadAddress Error\n");
	return readvalue;
}

int WriteMem(unsigned int *umem, unsigned int waddr, unsigned int writevalue){
	//printf("Writemem: %u\n",waddr);
	if(waddr <= 65535)
		*(umem + waddr/4) = writevalue;
	else
		printf("!!!!!!!WriteAddress Error\n");
	return 0;
}