// Seed: 1532358853
module module_0 (
    id_1
);
  input wire id_1;
  string id_2;
  assign id_2 = "";
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(negedge 1) begin : LABEL_0
    id_7 <= 1'd0 & 1;
  end
  module_0 modCall_1 (id_2);
endmodule
