{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429303101078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429303101079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:38:20 2015 " "Processing started: Fri Apr 17 16:38:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429303101079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429303101079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab5 -c Lab5 " "Command: quartus_sta Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429303101079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1429303101648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429303101870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429303101915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429303101915 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab5.sdc " "Reading SDC File: 'Lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1429303102428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1429303102432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429303102866 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429303102867 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1429303102893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429303102997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429303102997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.800 " "Worst-case setup slack is -8.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.800     -1015.477 clk  " "   -8.800     -1015.477 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303103000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 clk  " "    0.405         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303103007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429303103012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429303103016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.702 " "Worst-case minimum pulse width slack is 4.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.702         0.000 clk  " "    4.702         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303103020 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.800 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.800" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -8.800 (VIOLATED) " "Path #1: Setup slack is -8.800 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Lab5_Ctrl:Ctrl\|state.B " "From Node    : Lab5_Ctrl:Ctrl\|state.B" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Lab5_Reg:RegG\|output\[15\] " "To Node      : Lab5_Reg:RegG\|output\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           launch edge time " "     1.000      1.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.035      3.035  R        clock network delay " "     4.035      3.035  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.267      0.232     uTco  Lab5_Ctrl:Ctrl\|state.B " "     4.267      0.232     uTco  Lab5_Ctrl:Ctrl\|state.B" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|state.B } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.267      0.000 FF  CELL  Ctrl\|state.B\|q " "     4.267      0.000 FF  CELL  Ctrl\|state.B\|q" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|state.B } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.646      0.379 FF    IC  Ctrl\|Selector7~1\|datad " "     4.646      0.379 FF    IC  Ctrl\|Selector7~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector7~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.125 FF  CELL  Ctrl\|Selector7~1\|combout " "     4.771      0.125 FF  CELL  Ctrl\|Selector7~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector7~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.032      0.261 FF    IC  Ctrl\|Selector4~1\|datad " "     5.032      0.261 FF    IC  Ctrl\|Selector4~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.157      0.125 FF  CELL  Ctrl\|Selector4~1\|combout " "     5.157      0.125 FF  CELL  Ctrl\|Selector4~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.385      0.228 FF    IC  Ctrl\|Selector4~2\|datad " "     5.385      0.228 FF    IC  Ctrl\|Selector4~2\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~2 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.510      0.125 FF  CELL  Ctrl\|Selector4~2\|combout " "     5.510      0.125 FF  CELL  Ctrl\|Selector4~2\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~2 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.899      0.389 FF    IC  Mux\|output\[15\]~6\|datac " "     5.899      0.389 FF    IC  Mux\|output\[15\]~6\|datac" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~6 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.180      0.281 FF  CELL  Mux\|output\[15\]~6\|combout " "     6.180      0.281 FF  CELL  Mux\|output\[15\]~6\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~6 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.887      0.707 FF    IC  Mux\|output\[0\]~22\|dataa " "     6.887      0.707 FF    IC  Mux\|output\[0\]~22\|dataa" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~22 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.311      0.424 FF  CELL  Mux\|output\[0\]~22\|combout " "     7.311      0.424 FF  CELL  Mux\|output\[0\]~22\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~22 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.539      0.228 FF    IC  Mux\|output\[0\]~23\|datad " "     7.539      0.228 FF    IC  Mux\|output\[0\]~23\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~23 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.689      0.150 FR  CELL  Mux\|output\[0\]~23\|combout " "     7.689      0.150 FR  CELL  Mux\|output\[0\]~23\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~23 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.413      0.724 RR    IC  Mux\|output\[0\]~24\|datad " "     8.413      0.724 RR    IC  Mux\|output\[0\]~24\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~24 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.568      0.155 RR  CELL  Mux\|output\[0\]~24\|combout " "     8.568      0.155 RR  CELL  Mux\|output\[0\]~24\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~24 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.971      0.403 RR    IC  Mux\|output\[0\]~25\|datad " "     8.971      0.403 RR    IC  Mux\|output\[0\]~25\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.126      0.155 RR  CELL  Mux\|output\[0\]~25\|combout " "     9.126      0.155 RR  CELL  Mux\|output\[0\]~25\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.745      0.619 RR    IC  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|datad " "     9.745      0.619 RR    IC  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX|c_out~1 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.900      0.155 RR  CELL  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|combout " "     9.900      0.155 RR  CELL  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX|c_out~1 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.332      0.432 RR    IC  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|dataa " "    10.332      0.432 RR    IC  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|dataa" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.732      0.400 RR  CELL  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|combout " "    10.732      0.400 RR  CELL  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.111      0.379 RR    IC  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|datad " "    11.111      0.379 RR    IC  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.266      0.155 RR  CELL  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|combout " "    11.266      0.155 RR  CELL  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.494      0.228 RR    IC  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|datad " "    11.494      0.228 RR    IC  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.649      0.155 RR  CELL  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|combout " "    11.649      0.155 RR  CELL  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.876      0.227 RR    IC  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|datad " "    11.876      0.227 RR    IC  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.031      0.155 RR  CELL  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|combout " "    12.031      0.155 RR  CELL  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.262      0.231 RR    IC  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|datad " "    12.262      0.231 RR    IC  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.417      0.155 RR  CELL  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|combout " "    12.417      0.155 RR  CELL  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.791      0.374 RR    IC  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|datad " "    12.791      0.374 RR    IC  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.946      0.155 RR  CELL  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|combout " "    12.946      0.155 RR  CELL  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.172      0.226 RR    IC  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|datad " "    13.172      0.226 RR    IC  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.327      0.155 RR  CELL  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|combout " "    13.327      0.155 RR  CELL  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.705      0.378 RR    IC  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|datad " "    13.705      0.378 RR    IC  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.860      0.155 RR  CELL  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|combout " "    13.860      0.155 RR  CELL  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.089      0.229 RR    IC  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|datad " "    14.089      0.229 RR    IC  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.244      0.155 RR  CELL  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|combout " "    14.244      0.155 RR  CELL  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.470      0.226 RR    IC  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|datad " "    14.470      0.226 RR    IC  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.625      0.155 RR  CELL  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|combout " "    14.625      0.155 RR  CELL  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.005      0.380 RR    IC  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|datad " "    15.005      0.380 RR    IC  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160      0.155 RR  CELL  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|combout " "    15.160      0.155 RR  CELL  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.387      0.227 RR    IC  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|datad " "    15.387      0.227 RR    IC  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.542      0.155 RR  CELL  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|combout " "    15.542      0.155 RR  CELL  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.770      0.228 RR    IC  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|datad " "    15.770      0.228 RR    IC  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.925      0.155 RR  CELL  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|combout " "    15.925      0.155 RR  CELL  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.152      0.227 RR    IC  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|datad " "    16.152      0.227 RR    IC  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.307      0.155 RR  CELL  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|combout " "    16.307      0.155 RR  CELL  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.511      0.204 RR    IC  Adder\|\\Gen_Adder:15:AdderX\|sum\|datad " "    16.511      0.204 RR    IC  Adder\|\\Gen_Adder:15:AdderX\|sum\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX|sum } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666      0.155 RR  CELL  Adder\|\\Gen_Adder:15:AdderX\|sum\|combout " "    16.666      0.155 RR  CELL  Adder\|\\Gen_Adder:15:AdderX\|sum\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX|sum } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.270      0.604 RR    IC  RegG\|output\[15\]\|d " "    17.270      0.604 RR    IC  RegG\|output\[15\]\|d" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.671      0.401 RR  CELL  Lab5_Reg:RegG\|output\[15\] " "    17.671      0.401 RR  CELL  Lab5_Reg:RegG\|output\[15\]" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.954      2.954  F        clock network delay " "     8.954      2.954  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.986      0.032           clock pessimism " "     8.986      0.032           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.966     -0.020           clock uncertainty " "     8.966     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.871     -0.095     uTsu  Lab5_Reg:RegG\|output\[15\] " "     8.871     -0.095     uTsu  Lab5_Reg:RegG\|output\[15\]" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.671 " "Data Arrival Time  :    17.671" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.871 " "Data Required Time :     8.871" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -8.800 (VIOLATED) " "Slack              :    -8.800 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.405 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.405  " "Path #1: Hold slack is 0.405 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1 " "From Node    : Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1 " "To Node      : Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           launch edge time " "     6.000      6.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.002      3.002  F        clock network delay " "     9.002      3.002  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.234      0.232     uTco  Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1 " "     9.234      0.232     uTco  Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[2]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.234      0.000 FF  CELL  Reg0\|output\[2\]~_Duplicate_1\|q " "     9.234      0.000 FF  CELL  Reg0\|output\[2\]~_Duplicate_1\|q" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[2]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.234      0.000 FF    IC  Mux\|output\[2\]~37\|datac " "     9.234      0.000 FF    IC  Mux\|output\[2\]~37\|datac" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[2]~37 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.595      0.361 FF  CELL  Mux\|output\[2\]~37\|combout " "     9.595      0.361 FF  CELL  Mux\|output\[2\]~37\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[2]~37 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.595      0.000 FF    IC  Reg0\|output\[2\]~_Duplicate_1\|d " "     9.595      0.000 FF    IC  Reg0\|output\[2\]~_Duplicate_1\|d" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[2]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.671      0.076 FF  CELL  Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1 " "     9.671      0.076 FF  CELL  Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[2]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.113      3.113  F        clock network delay " "     9.113      3.113  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.080     -0.033           clock pessimism " "     9.080     -0.033           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.080      0.000           clock uncertainty " "     9.080      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.266      0.186      uTh  Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1 " "     9.266      0.186      uTh  Lab5_Reg:Reg0\|output\[2\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[2]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.671 " "Data Arrival Time  :     9.671" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.266 " "Data Required Time :     9.266" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.405  " "Slack              :     0.405 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103228 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.702 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.702" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clk\}\] " "Targets: \[get_clocks \{clk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103231 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103231 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.702  " "Path #1: slack is 4.702 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Lab5_Reg:Reg3\|output\[0\]~_Duplicate_1 " "Node             : Lab5_Reg:Reg3\|output\[0\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clk (INVERTED) " "Clock            : clk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      6.000           launch edge time " "     6.000      6.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000           source latency " "     6.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000           Clk " "     6.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000 FF    IC  Clk~input\|i " "     6.000      0.000 FF    IC  Clk~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.836      0.836 FF  CELL  Clk~input\|o " "     6.836      0.836 FF  CELL  Clk~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.009      0.173 FF    IC  Clk~inputclkctrl\|inclk\[0\] " "     7.009      0.173 FF    IC  Clk~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.009      0.000 FF  CELL  Clk~inputclkctrl\|outclk " "     7.009      0.000 FF  CELL  Clk~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.525      1.516 FF    IC  Reg3\|output\[0\]~_Duplicate_1\|clk " "     8.525      1.516 FF    IC  Reg3\|output\[0\]~_Duplicate_1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.122      0.597 FR  CELL  Lab5_Reg:Reg3\|output\[0\]~_Duplicate_1 " "     9.122      0.597 FR  CELL  Lab5_Reg:Reg3\|output\[0\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000     11.000           launch edge time " "    11.000     11.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000           source latency " "    11.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000           Clk " "    11.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000 RR    IC  Clk~input\|i " "    11.000      0.000 RR    IC  Clk~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.730      0.730 RR  CELL  Clk~input\|o " "    11.730      0.730 RR  CELL  Clk~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.910      0.180 RR    IC  Clk~inputclkctrl\|inclk\[0\] " "    11.910      0.180 RR    IC  Clk~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.910      0.000 RR  CELL  Clk~inputclkctrl\|outclk " "    11.910      0.000 RR  CELL  Clk~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.367      1.457 RR    IC  Reg3\|output\[0\]~_Duplicate_1\|clk " "    13.367      1.457 RR    IC  Reg3\|output\[0\]~_Duplicate_1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.933      0.566 RF  CELL  Lab5_Reg:Reg3\|output\[0\]~_Duplicate_1 " "    13.933      0.566 RF  CELL  Lab5_Reg:Reg3\|output\[0\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.044      0.111           clock pessimism " "    14.044      0.111           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.220 " "Required Width   :     0.220" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.922 " "Actual Width     :     4.922" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.702 " "Slack            :     4.702" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303103232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429303103233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1429303103262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1429303104050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429303104148 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429303104148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.808 " "Worst-case setup slack is -7.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.808      -813.807 clk  " "   -7.808      -813.807 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303104154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 clk  " "    0.357         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303104164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429303104170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429303104176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734         0.000 clk  " "    4.734         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303104182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.808 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.808" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104381 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104381 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -7.808 (VIOLATED) " "Path #1: Setup slack is -7.808 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Lab5_Ctrl:Ctrl\|state.B " "From Node    : Lab5_Ctrl:Ctrl\|state.B" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Lab5_Reg:RegG\|output\[15\] " "To Node      : Lab5_Reg:RegG\|output\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           launch edge time " "     1.000      1.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      2.750  R        clock network delay " "     3.750      2.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.213     uTco  Lab5_Ctrl:Ctrl\|state.B " "     3.963      0.213     uTco  Lab5_Ctrl:Ctrl\|state.B" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|state.B } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.000 FF  CELL  Ctrl\|state.B\|q " "     3.963      0.000 FF  CELL  Ctrl\|state.B\|q" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|state.B } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      0.344 FF    IC  Mux\|output\[15\]~10\|datad " "     4.307      0.344 FF    IC  Mux\|output\[15\]~10\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~10 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.417      0.110 FF  CELL  Mux\|output\[15\]~10\|combout " "     4.417      0.110 FF  CELL  Mux\|output\[15\]~10\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~10 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.624      0.207 FF    IC  Mux\|output\[15\]~11\|datad " "     4.624      0.207 FF    IC  Mux\|output\[15\]~11\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~11 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.734      0.110 FF  CELL  Mux\|output\[15\]~11\|combout " "     4.734      0.110 FF  CELL  Mux\|output\[15\]~11\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~11 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.941      0.207 FF    IC  Mux\|output\[15\]~12\|datad " "     4.941      0.207 FF    IC  Mux\|output\[15\]~12\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~12 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.075      0.134 FR  CELL  Mux\|output\[15\]~12\|combout " "     5.075      0.134 FR  CELL  Mux\|output\[15\]~12\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~12 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.300      0.225 RR    IC  Mux\|output\[15\]~18\|datad " "     5.300      0.225 RR    IC  Mux\|output\[15\]~18\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~18 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.444      0.144 RR  CELL  Mux\|output\[15\]~18\|combout " "     5.444      0.144 RR  CELL  Mux\|output\[15\]~18\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~18 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.876      0.432 RR    IC  Mux\|output\[0\]~21\|dataa " "     5.876      0.432 RR    IC  Mux\|output\[0\]~21\|dataa" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~21 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.243      0.367 RR  CELL  Mux\|output\[0\]~21\|combout " "     6.243      0.367 RR  CELL  Mux\|output\[0\]~21\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~21 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.599      0.356 RR    IC  Mux\|output\[0\]~22\|datad " "     6.599      0.356 RR    IC  Mux\|output\[0\]~22\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~22 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.743      0.144 RR  CELL  Mux\|output\[0\]~22\|combout " "     6.743      0.144 RR  CELL  Mux\|output\[0\]~22\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~22 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.932      0.189 RR    IC  Mux\|output\[0\]~23\|datad " "     6.932      0.189 RR    IC  Mux\|output\[0\]~23\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~23 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.076      0.144 RR  CELL  Mux\|output\[0\]~23\|combout " "     7.076      0.144 RR  CELL  Mux\|output\[0\]~23\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~23 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.755      0.679 RR    IC  Mux\|output\[0\]~24\|datad " "     7.755      0.679 RR    IC  Mux\|output\[0\]~24\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~24 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.899      0.144 RR  CELL  Mux\|output\[0\]~24\|combout " "     7.899      0.144 RR  CELL  Mux\|output\[0\]~24\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~24 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.282      0.383 RR    IC  Mux\|output\[0\]~25\|datad " "     8.282      0.383 RR    IC  Mux\|output\[0\]~25\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.426      0.144 RR  CELL  Mux\|output\[0\]~25\|combout " "     8.426      0.144 RR  CELL  Mux\|output\[0\]~25\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.017      0.591 RR    IC  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|datad " "     9.017      0.591 RR    IC  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX|c_out~1 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.161      0.144 RR  CELL  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|combout " "     9.161      0.144 RR  CELL  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX|c_out~1 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.572      0.411 RR    IC  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|dataa " "     9.572      0.411 RR    IC  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|dataa" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.939      0.367 RR  CELL  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|combout " "     9.939      0.367 RR  CELL  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.296      0.357 RR    IC  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|datad " "    10.296      0.357 RR    IC  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.440      0.144 RR  CELL  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|combout " "    10.440      0.144 RR  CELL  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.650      0.210 RR    IC  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|datad " "    10.650      0.210 RR    IC  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.794      0.144 RR  CELL  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|combout " "    10.794      0.144 RR  CELL  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.003      0.209 RR    IC  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|datad " "    11.003      0.209 RR    IC  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.147      0.144 RR  CELL  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|combout " "    11.147      0.144 RR  CELL  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.360      0.213 RR    IC  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|datad " "    11.360      0.213 RR    IC  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.504      0.144 RR  CELL  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|combout " "    11.504      0.144 RR  CELL  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.857      0.353 RR    IC  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|datad " "    11.857      0.353 RR    IC  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.001      0.144 RR  CELL  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|combout " "    12.001      0.144 RR  CELL  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.209      0.208 RR    IC  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|datad " "    12.209      0.208 RR    IC  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.353      0.144 RR  CELL  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|combout " "    12.353      0.144 RR  CELL  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.712      0.359 RR    IC  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|datad " "    12.712      0.359 RR    IC  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.856      0.144 RR  CELL  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|combout " "    12.856      0.144 RR  CELL  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.067      0.211 RR    IC  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|datad " "    13.067      0.211 RR    IC  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.211      0.144 RR  CELL  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|combout " "    13.211      0.144 RR  CELL  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.419      0.208 RR    IC  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|datad " "    13.419      0.208 RR    IC  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.563      0.144 RR  CELL  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|combout " "    13.563      0.144 RR  CELL  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.923      0.360 RR    IC  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|datad " "    13.923      0.360 RR    IC  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.067      0.144 RR  CELL  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|combout " "    14.067      0.144 RR  CELL  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.276      0.209 RR    IC  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|datad " "    14.276      0.209 RR    IC  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.420      0.144 RR  CELL  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|combout " "    14.420      0.144 RR  CELL  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.630      0.210 RR    IC  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|datad " "    14.630      0.210 RR    IC  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.774      0.144 RR  CELL  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|combout " "    14.774      0.144 RR  CELL  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.983      0.209 RR    IC  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|datad " "    14.983      0.209 RR    IC  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.127      0.144 RR  CELL  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|combout " "    15.127      0.144 RR  CELL  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.315      0.188 RR    IC  Adder\|\\Gen_Adder:15:AdderX\|sum\|datad " "    15.315      0.188 RR    IC  Adder\|\\Gen_Adder:15:AdderX\|sum\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX|sum } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.459      0.144 RR  CELL  Adder\|\\Gen_Adder:15:AdderX\|sum\|combout " "    15.459      0.144 RR  CELL  Adder\|\\Gen_Adder:15:AdderX\|sum\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX|sum } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.040      0.581 RR    IC  RegG\|output\[15\]\|d " "    16.040      0.581 RR    IC  RegG\|output\[15\]\|d" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.398      0.358 RR  CELL  Lab5_Reg:RegG\|output\[15\] " "    16.398      0.358 RR  CELL  Lab5_Reg:RegG\|output\[15\]" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.673      2.673  F        clock network delay " "     8.673      2.673  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.701      0.028           clock pessimism " "     8.701      0.028           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.681     -0.020           clock uncertainty " "     8.681     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.590     -0.091     uTsu  Lab5_Reg:RegG\|output\[15\] " "     8.590     -0.091     uTsu  Lab5_Reg:RegG\|output\[15\]" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.398 " "Data Arrival Time  :    16.398" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.590 " "Data Required Time :     8.590" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -7.808 (VIOLATED) " "Slack              :    -7.808 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.357  " "Path #1: Hold slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1 " "From Node    : Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1 " "To Node      : Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           launch edge time " "     6.000      6.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.706      2.706  F        clock network delay " "     8.706      2.706  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.919      0.213     uTco  Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1 " "     8.919      0.213     uTco  Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg1|output[0]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.919      0.000 FF  CELL  Reg1\|output\[0\]~_Duplicate_1\|q " "     8.919      0.000 FF  CELL  Reg1\|output\[0\]~_Duplicate_1\|q" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg1|output[0]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.919      0.000 FF    IC  Mux\|output\[0\]~25\|datac " "     8.919      0.000 FF    IC  Mux\|output\[0\]~25\|datac" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.238      0.319 FF  CELL  Mux\|output\[0\]~25\|combout " "     9.238      0.319 FF  CELL  Mux\|output\[0\]~25\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.238      0.000 FF    IC  Reg1\|output\[0\]~_Duplicate_1\|d " "     9.238      0.000 FF    IC  Reg1\|output\[0\]~_Duplicate_1\|d" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg1|output[0]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.303      0.065 FF  CELL  Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1 " "     9.303      0.065 FF  CELL  Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg1|output[0]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.804      2.804  F        clock network delay " "     8.804      2.804  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.775     -0.029           clock pessimism " "     8.775     -0.029           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.775      0.000           clock uncertainty " "     8.775      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.946      0.171      uTh  Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1 " "     8.946      0.171      uTh  Lab5_Reg:Reg1\|output\[0\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg1|output[0]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.303 " "Data Arrival Time  :     9.303" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.946 " "Data Required Time :     8.946" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104393 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.734 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.734" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clk\}\] " "Targets: \[get_clocks \{clk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.734  " "Path #1: slack is 4.734 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Lab5_Reg:Reg1\|output\[10\]~_Duplicate_1 " "Node             : Lab5_Reg:Reg1\|output\[10\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clk (INVERTED) " "Clock            : clk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      6.000           launch edge time " "     6.000      6.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000           source latency " "     6.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000           Clk " "     6.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000 FF    IC  Clk~input\|i " "     6.000      0.000 FF    IC  Clk~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.798      0.798 FF  CELL  Clk~input\|o " "     6.798      0.798 FF  CELL  Clk~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.954      0.156 FF    IC  Clk~inputclkctrl\|inclk\[0\] " "     6.954      0.156 FF    IC  Clk~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.954      0.000 FF  CELL  Clk~inputclkctrl\|outclk " "     6.954      0.000 FF  CELL  Clk~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.287      1.333 FF    IC  Reg1\|output\[10\]~_Duplicate_1\|clk " "     8.287      1.333 FF    IC  Reg1\|output\[10\]~_Duplicate_1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.822      0.535 FR  CELL  Lab5_Reg:Reg1\|output\[10\]~_Duplicate_1 " "     8.822      0.535 FR  CELL  Lab5_Reg:Reg1\|output\[10\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000     11.000           launch edge time " "    11.000     11.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000           source latency " "    11.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000           Clk " "    11.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000 RR    IC  Clk~input\|i " "    11.000      0.000 RR    IC  Clk~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.714      0.714 RR  CELL  Clk~input\|o " "    11.714      0.714 RR  CELL  Clk~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.870      0.156 RR    IC  Clk~inputclkctrl\|inclk\[0\] " "    11.870      0.156 RR    IC  Clk~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.870      0.000 RR  CELL  Clk~inputclkctrl\|outclk " "    11.870      0.000 RR  CELL  Clk~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.153      1.283 RR    IC  Reg1\|output\[10\]~_Duplicate_1\|clk " "    13.153      1.283 RR    IC  Reg1\|output\[10\]~_Duplicate_1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.676      0.523 RF  CELL  Lab5_Reg:Reg1\|output\[10\]~_Duplicate_1 " "    13.676      0.523 RF  CELL  Lab5_Reg:Reg1\|output\[10\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.774      0.098           clock pessimism " "    13.774      0.098           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.218 " "Required Width   :     0.218" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.952 " "Actual Width     :     4.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.734 " "Slack            :     4.734" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104396 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429303104398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1429303104751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1429303104751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.380 " "Worst-case setup slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.273 clk  " "   -1.380       -11.273 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303104758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk  " "    0.181         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303104770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429303104779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1429303104787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.385 " "Worst-case minimum pulse width slack is 4.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.385         0.000 clk  " "    4.385         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429303104795 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.380 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104997 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.380 (VIOLATED) " "Path #1: Setup slack is -1.380 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Lab5_Ctrl:Ctrl\|state.B " "From Node    : Lab5_Ctrl:Ctrl\|state.B" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Lab5_Reg:RegG\|output\[15\] " "To Node      : Lab5_Reg:RegG\|output\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           launch edge time " "     1.000      1.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.603      1.603  R        clock network delay " "     2.603      1.603  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.708      0.105     uTco  Lab5_Ctrl:Ctrl\|state.B " "     2.708      0.105     uTco  Lab5_Ctrl:Ctrl\|state.B" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|state.B } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.708      0.000 FF  CELL  Ctrl\|state.B\|q " "     2.708      0.000 FF  CELL  Ctrl\|state.B\|q" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|state.B } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.890      0.182 FF    IC  Ctrl\|Selector7~1\|datad " "     2.890      0.182 FF    IC  Ctrl\|Selector7~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector7~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.063 FF  CELL  Ctrl\|Selector7~1\|combout " "     2.953      0.063 FF  CELL  Ctrl\|Selector7~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector7~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      0.124 FF    IC  Ctrl\|Selector4~1\|datad " "     3.077      0.124 FF    IC  Ctrl\|Selector4~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.140      0.063 FF  CELL  Ctrl\|Selector4~1\|combout " "     3.140      0.063 FF  CELL  Ctrl\|Selector4~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~1 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.248      0.108 FF    IC  Ctrl\|Selector4~2\|datad " "     3.248      0.108 FF    IC  Ctrl\|Selector4~2\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~2 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.063 FF  CELL  Ctrl\|Selector4~2\|combout " "     3.311      0.063 FF  CELL  Ctrl\|Selector4~2\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Ctrl:Ctrl|Selector4~2 } "NODE_NAME" } } { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 74 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.506      0.195 FF    IC  Mux\|output\[15\]~6\|datac " "     3.506      0.195 FF    IC  Mux\|output\[15\]~6\|datac" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~6 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.639      0.133 FF  CELL  Mux\|output\[15\]~6\|combout " "     3.639      0.133 FF  CELL  Mux\|output\[15\]~6\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[15]~6 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.009      0.370 FF    IC  Mux\|output\[0\]~22\|dataa " "     4.009      0.370 FF    IC  Mux\|output\[0\]~22\|dataa" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~22 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.213      0.204 FF  CELL  Mux\|output\[0\]~22\|combout " "     4.213      0.204 FF  CELL  Mux\|output\[0\]~22\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~22 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.321      0.108 FF    IC  Mux\|output\[0\]~23\|datad " "     4.321      0.108 FF    IC  Mux\|output\[0\]~23\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~23 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.384      0.063 FF  CELL  Mux\|output\[0\]~23\|combout " "     4.384      0.063 FF  CELL  Mux\|output\[0\]~23\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~23 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.763      0.379 FF    IC  Mux\|output\[0\]~24\|datad " "     4.763      0.379 FF    IC  Mux\|output\[0\]~24\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~24 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.826      0.063 FF  CELL  Mux\|output\[0\]~24\|combout " "     4.826      0.063 FF  CELL  Mux\|output\[0\]~24\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~24 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.031      0.205 FF    IC  Mux\|output\[0\]~25\|datad " "     5.031      0.205 FF    IC  Mux\|output\[0\]~25\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.094      0.063 FF  CELL  Mux\|output\[0\]~25\|combout " "     5.094      0.063 FF  CELL  Mux\|output\[0\]~25\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[0]~25 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.412      0.318 FF    IC  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|datad " "     5.412      0.318 FF    IC  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX|c_out~1 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.475      0.063 FF  CELL  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|combout " "     5.475      0.063 FF  CELL  Adder\|\\Gen_Adder:0:AdderX\|c_out~1\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:0:AdderX|c_out~1 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.707      0.232 FF    IC  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|dataa " "     5.707      0.232 FF    IC  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|dataa" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.911      0.204 FF  CELL  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|combout " "     5.911      0.204 FF  CELL  Adder\|\\Gen_Adder:1:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:1:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.105      0.194 FF    IC  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|datad " "     6.105      0.194 FF    IC  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.168      0.063 FF  CELL  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|combout " "     6.168      0.063 FF  CELL  Adder\|\\Gen_Adder:2:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:2:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.289      0.121 FF    IC  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|datad " "     6.289      0.121 FF    IC  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.352      0.063 FF  CELL  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|combout " "     6.352      0.063 FF  CELL  Adder\|\\Gen_Adder:3:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:3:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.471      0.119 FF    IC  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|datad " "     6.471      0.119 FF    IC  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.534      0.063 FF  CELL  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|combout " "     6.534      0.063 FF  CELL  Adder\|\\Gen_Adder:4:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:4:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.658      0.124 FF    IC  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|datad " "     6.658      0.124 FF    IC  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.721      0.063 FF  CELL  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|combout " "     6.721      0.063 FF  CELL  Adder\|\\Gen_Adder:5:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:5:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.912      0.191 FF    IC  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|datad " "     6.912      0.191 FF    IC  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.975      0.063 FF  CELL  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|combout " "     6.975      0.063 FF  CELL  Adder\|\\Gen_Adder:6:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:6:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.094      0.119 FF    IC  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|datad " "     7.094      0.119 FF    IC  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.157      0.063 FF  CELL  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|combout " "     7.157      0.063 FF  CELL  Adder\|\\Gen_Adder:7:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:7:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.350      0.193 FF    IC  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|datad " "     7.350      0.193 FF    IC  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.413      0.063 FF  CELL  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|combout " "     7.413      0.063 FF  CELL  Adder\|\\Gen_Adder:8:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:8:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.534      0.121 FF    IC  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|datad " "     7.534      0.121 FF    IC  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.597      0.063 FF  CELL  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|combout " "     7.597      0.063 FF  CELL  Adder\|\\Gen_Adder:9:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:9:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.716      0.119 FF    IC  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|datad " "     7.716      0.119 FF    IC  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.779      0.063 FF  CELL  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|combout " "     7.779      0.063 FF  CELL  Adder\|\\Gen_Adder:10:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:10:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      0.195 FF    IC  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|datad " "     7.974      0.195 FF    IC  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.037      0.063 FF  CELL  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|combout " "     8.037      0.063 FF  CELL  Adder\|\\Gen_Adder:11:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:11:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.156      0.119 FF    IC  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|datad " "     8.156      0.119 FF    IC  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.219      0.063 FF  CELL  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|combout " "     8.219      0.063 FF  CELL  Adder\|\\Gen_Adder:12:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:12:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.339      0.120 FF    IC  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|datad " "     8.339      0.120 FF    IC  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.402      0.063 FF  CELL  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|combout " "     8.402      0.063 FF  CELL  Adder\|\\Gen_Adder:13:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:13:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.521      0.119 FF    IC  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|datad " "     8.521      0.119 FF    IC  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.584      0.063 FF  CELL  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|combout " "     8.584      0.063 FF  CELL  Adder\|\\Gen_Adder:14:AdderX\|c_out~0\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:14:AdderX|c_out~0 } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.691      0.107 FF    IC  Adder\|\\Gen_Adder:15:AdderX\|sum\|datad " "     8.691      0.107 FF    IC  Adder\|\\Gen_Adder:15:AdderX\|sum\|datad" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX|sum } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.754      0.063 FF  CELL  Adder\|\\Gen_Adder:15:AdderX\|sum\|combout " "     8.754      0.063 FF  CELL  Adder\|\\Gen_Adder:15:AdderX\|sum\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_AddSub:Adder|One_Bit_Full_Adder:\Gen_Adder:15:AdderX|sum } "NODE_NAME" } } { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.038      0.284 FF    IC  RegG\|output\[15\]\|d " "     9.038      0.284 FF    IC  RegG\|output\[15\]\|d" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.232      0.194 FF  CELL  Lab5_Reg:RegG\|output\[15\] " "     9.232      0.194 FF  CELL  Lab5_Reg:RegG\|output\[15\]" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.893      1.893  F        clock network delay " "     7.893      1.893  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.912      0.019           clock pessimism " "     7.912      0.019           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.892     -0.020           clock uncertainty " "     7.892     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.852     -0.040     uTsu  Lab5_Reg:RegG\|output\[15\] " "     7.852     -0.040     uTsu  Lab5_Reg:RegG\|output\[15\]" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:RegG|output[15] } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.232 " "Data Arrival Time  :     9.232" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.852 " "Data Required Time :     7.852" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.380 (VIOLATED) " "Slack              :    -1.380 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303104999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105010 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105010 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1 " "From Node    : Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1 " "To Node      : Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           launch edge time " "     6.000      6.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      1.930  F        clock network delay " "     7.930      1.930  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.035      0.105     uTco  Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1 " "     8.035      0.105     uTco  Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[1]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.035      0.000 RR  CELL  Reg0\|output\[1\]~_Duplicate_1\|q " "     8.035      0.000 RR  CELL  Reg0\|output\[1\]~_Duplicate_1\|q" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[1]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.035      0.000 RR    IC  Mux\|output\[1\]~31\|datac " "     8.035      0.000 RR    IC  Mux\|output\[1\]~31\|datac" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[1]~31 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.206      0.171 RR  CELL  Mux\|output\[1\]~31\|combout " "     8.206      0.171 RR  CELL  Mux\|output\[1\]~31\|combout" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Mux:Mux|output[1]~31 } "NODE_NAME" } } { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 36 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.206      0.000 RR    IC  Reg0\|output\[1\]~_Duplicate_1\|d " "     8.206      0.000 RR    IC  Reg0\|output\[1\]~_Duplicate_1\|d" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[1]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.237      0.031 RR  CELL  Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1 " "     8.237      0.031 RR  CELL  Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[1]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.991      1.991  F        clock network delay " "     7.991      1.991  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.972     -0.019           clock pessimism " "     7.972     -0.019           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.972      0.000           clock uncertainty " "     7.972      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.056      0.084      uTh  Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1 " "     8.056      0.084      uTh  Lab5_Reg:Reg0\|output\[1\]~_Duplicate_1" {  } { { "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/commercial_amd64/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Lab5_Reg:Reg0|output[1]~_Duplicate_1 } "NODE_NAME" } } { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 29 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.237 " "Data Arrival Time  :     8.237" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.056 " "Data Required Time :     8.056" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105011 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.385 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.385" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clk\}\] " "Targets: \[get_clocks \{clk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.385  " "Path #1: slack is 4.385 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : Lab5_Reg:RegA\|output\[10\]~_Duplicate_1 " "Node             : Lab5_Reg:RegA\|output\[10\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clk (INVERTED) " "Clock            : clk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      6.000           launch edge time " "     6.000      6.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000           source latency " "     6.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000           Clk " "     6.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.000      0.000 FF    IC  Clk~input\|i " "     6.000      0.000 FF    IC  Clk~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.748      0.748 FF  CELL  Clk~input\|o " "     6.748      0.748 FF  CELL  Clk~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.833      0.085 FF    IC  Clk~inputclkctrl\|inclk\[0\] " "     6.833      0.085 FF    IC  Clk~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.833      0.000 FF  CELL  Clk~inputclkctrl\|outclk " "     6.833      0.000 FF  CELL  Clk~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.882      1.049 FF    IC  RegA\|output\[10\]~_Duplicate_1\|clk " "     7.882      1.049 FF    IC  RegA\|output\[10\]~_Duplicate_1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.191      0.309 FR  CELL  Lab5_Reg:RegA\|output\[10\]~_Duplicate_1 " "     8.191      0.309 FR  CELL  Lab5_Reg:RegA\|output\[10\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000     11.000           launch edge time " "    11.000     11.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000           source latency " "    11.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000           Clk " "    11.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.000      0.000 RR    IC  Clk~input\|i " "    11.000      0.000 RR    IC  Clk~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.368      0.368 RR  CELL  Clk~input\|o " "    11.368      0.368 RR  CELL  Clk~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.463      0.095 RR    IC  Clk~inputclkctrl\|inclk\[0\] " "    11.463      0.095 RR    IC  Clk~inputclkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.463      0.000 RR  CELL  Clk~inputclkctrl\|outclk " "    11.463      0.000 RR  CELL  Clk~inputclkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.444      0.981 RR    IC  RegA\|output\[10\]~_Duplicate_1\|clk " "    12.444      0.981 RR    IC  RegA\|output\[10\]~_Duplicate_1\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.723      0.279 RF  CELL  Lab5_Reg:RegA\|output\[10\]~_Duplicate_1 " "    12.723      0.279 RF  CELL  Lab5_Reg:RegA\|output\[10\]~_Duplicate_1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.792      0.069           clock pessimism " "    12.792      0.069           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.601 " "Actual Width     :     4.601" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.385 " "Slack            :     4.385" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1429303105015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429303105778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429303105781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429303105974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:38:25 2015 " "Processing ended: Fri Apr 17 16:38:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429303105974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429303105974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429303105974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429303105974 ""}
