
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085619                       # Number of seconds simulated
sim_ticks                                 85618925037                       # Number of ticks simulated
final_tick                               148527172152                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  25027                       # Simulator instruction rate (inst/s)
host_op_rate                                    34348                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1788635                       # Simulator tick rate (ticks/s)
host_mem_usage                               33909336                       # Number of bytes of host memory used
host_seconds                                 47868.30                       # Real time elapsed on the host
sim_insts                                  1198016912                       # Number of instructions simulated
sim_ops                                    1644158359                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    144991232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    144159040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    144799488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    143930944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          577896576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    132004544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       132004544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2265488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2252485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2262492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      2248921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9029634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2062571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2062571                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        47092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1693448405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        48587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   1683728684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst        41860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   1691208900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst        47840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1681064600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6749635968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        47092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        48587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst        41860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst        47840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           185380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1541768294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1541768294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1541768294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        47092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1693448405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        48587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   1683728684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst        41860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   1691208900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst        47840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1681064600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8291404262                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON    62908247115                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   85618925037                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          3188672                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48301286                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3189184                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.145343                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.474920                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.525080                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000928                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        497411792                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       497411792                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     35883648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35883648                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     12027261                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12027261                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     47910909                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47910909                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     47910909                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47910909                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     12918341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12918341                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       948640                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       948640                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     13866981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13866981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     13866981                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13866981                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 585071525817                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 585071525817                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  22295506993                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22295506993                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 607367032810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 607367032810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 607367032810                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 607367032810                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     48801989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     48801989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     12975901                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12975901                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     61777890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     61777890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     61777890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     61777890                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.264709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.264709                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.073108                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073108                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.224465                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.224465                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.224465                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.224465                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45289.989312                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45289.989312                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23502.600558                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23502.600558                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43799.514315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43799.514315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43799.514315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43799.514315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     36349941                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           864496                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.047553                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      1271156                       # number of writebacks
system.cpu0.dcache.writebacks::total          1271156                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     10361131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10361131                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            7                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     10361138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10361138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     10361138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10361138                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2557210                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2557210                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       948633                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       948633                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      3505843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3505843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      3505843                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3505843                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 137628523710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 137628523710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  21663288512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21663288512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 159291812222                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 159291812222                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 159291812222                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 159291812222                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073107                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073107                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.056749                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056749                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.056749                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056749                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 53819.797244                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53819.797244                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22836.321857                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22836.321857                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45436.094036                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45436.094036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45436.094036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45436.094036                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements               63                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          142073475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              575                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         247084.304348                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   460.804104                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    51.195896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.900008                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.099992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        151337807                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       151337807                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     18917131                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18917131                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     18917131                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18917131                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     18917131                       # number of overall hits
system.cpu0.icache.overall_hits::total       18917131                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           87                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           87                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           87                       # number of overall misses
system.cpu0.icache.overall_misses::total           87                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10161828                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10161828                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10161828                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10161828                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10161828                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10161828                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     18917218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18917218                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     18917218                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18917218                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     18917218                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18917218                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116802.620690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116802.620690                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116802.620690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116802.620690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116802.620690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116802.620690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          557                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    92.833333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks           63                       # number of writebacks
system.cpu0.icache.writebacks::total               63                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           24                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           24                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           63                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           63                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           63                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7103889                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7103889                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7103889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7103889                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7103889                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7103889                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112760.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112760.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112760.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112760.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112760.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112760.142857                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements         3007659                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3690399                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         3011755                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.225332                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     0.490189                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data    17.461055                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::switch_cpus0.inst     0.222890                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::switch_cpus0.data  4077.825866                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000120                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.004263                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::switch_cpus0.inst     0.000054                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::switch_cpus0.data     0.995563                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1825                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1644                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        29786223                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       29786223                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks      1271156                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1271156                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks           63                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total           63                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::switch_cpus0.data       317170                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       317170                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::switch_cpus0.data       104224                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       104224                       # number of ReadExReq hits
system.cpu0.l2cache.ReadSharedReq_hits::switch_cpus0.data        77236                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        77236                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::switch_cpus0.data       181460                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         181460                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::switch_cpus0.data       181460                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        181460                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::switch_cpus0.data       527239                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       527239                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::switch_cpus0.inst           63                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total           63                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::switch_cpus0.data      2479974                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      2479974                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::switch_cpus0.data      3007213                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      3007276                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.l2cache.overall_misses::switch_cpus0.data      3007213                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      3007276                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::switch_cpus0.data  19379792182                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  19379792182                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::switch_cpus0.inst      7015651                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total      7015651                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::switch_cpus0.data 134664491392                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 134664491392                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::switch_cpus0.inst      7015651                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::switch_cpus0.data 154044283574                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 154051299225                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::switch_cpus0.inst      7015651                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::switch_cpus0.data 154044283574                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 154051299225                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks      1271156                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1271156                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks           63                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total           63                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::switch_cpus0.data       317170                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       317170                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::switch_cpus0.data       631463                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       631463                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::switch_cpus0.inst           63                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total           63                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::switch_cpus0.data      2557210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2557210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::switch_cpus0.inst           63                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::switch_cpus0.data      3188673                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      3188736                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::switch_cpus0.inst           63                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::switch_cpus0.data      3188673                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      3188736                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::switch_cpus0.data     0.834948                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.834948                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::switch_cpus0.data     0.969797                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.969797                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::switch_cpus0.data     0.943092                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.943093                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::switch_cpus0.data     0.943092                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.943093                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::switch_cpus0.data 36757.129465                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 36757.129465                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 111359.539683                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 111359.539683                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus0.data 54300.767424                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 54300.767424                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::switch_cpus0.inst 111359.539683                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::switch_cpus0.data 51224.932711                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 51226.192483                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::switch_cpus0.inst 111359.539683                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::switch_cpus0.data 51224.932711                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 51226.192483                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks      1228001                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1228001                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          350                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::switch_cpus0.data       527239                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       527239                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::switch_cpus0.inst           63                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total           63                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::switch_cpus0.data      2479974                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      2479974                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::switch_cpus0.inst           63                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::switch_cpus0.data      3007213                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      3007276                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::switch_cpus0.inst           63                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::switch_cpus0.data      3007213                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      3007276                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::switch_cpus0.data  17887691825                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  17887691825                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst      6837787                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total      6837787                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 127646096237                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 127646096237                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::switch_cpus0.inst      6837787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::switch_cpus0.data 145533788062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 145540625849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::switch_cpus0.inst      6837787                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::switch_cpus0.data 145533788062                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 145540625849                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.834948                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.834948                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.969797                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.969797                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::switch_cpus0.data     0.943092                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.943093                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::switch_cpus0.data     0.943092                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.943093                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 33927.102936                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 33927.102936                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 108536.301587                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 108536.301587                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 51470.739708                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51470.739708                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::switch_cpus0.inst 108536.301587                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::switch_cpus0.data 48394.905204                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 48396.165117                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::switch_cpus0.inst 108536.301587                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::switch_cpus0.data 48394.905204                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 48396.165117                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      6705595                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests      3515238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1924                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp      2557272                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty      2499157                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean           63                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict      3731549                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq       317170                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp       317170                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       631463                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       631463                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq           63                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq      2557210                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     10200357                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total         10200546                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         8064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    285428992                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total         285437056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                    3042034                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             78592064                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      6551195                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000294                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.017135                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           6549271     99.97%     99.97% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1924      0.03%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       6551195                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    3081239711                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy        63269                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy   3291697473                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          3.8                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON    62908247115                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   85618925037                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          3167762                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48045373                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3168274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.164526                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.457540                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.542460                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000894                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999106                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        494205506                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       494205506                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     35710812                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35710812                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11963261                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11963261                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     47674073                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47674073                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     47674073                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47674073                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     12781485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     12781485                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       924160                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       924160                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     13705645                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13705645                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     13705645                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13705645                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 582617951514                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 582617951514                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  22126056817                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  22126056817                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 604744008331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 604744008331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 604744008331                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 604744008331                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     48492297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     48492297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     12887421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12887421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     61379718                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     61379718                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     61379718                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     61379718                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.263578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.263578                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.071710                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071710                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.223293                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.223293                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.223293                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.223293                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45582.962505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45582.962505                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23941.803169                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23941.803169                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44123.717514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44123.717514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44123.717514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44123.717514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     36409065                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           850918                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.787983                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      1266337                       # number of writebacks
system.cpu1.dcache.writebacks::total          1266337                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     10236605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     10236605                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     10236608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10236608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     10236608                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10236608                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      2544880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2544880                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       924157                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       924157                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      3469037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3469037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      3469037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3469037                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 139330584612                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 139330584612                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  21510509981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21510509981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 160841094593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 160841094593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 160841094593                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 160841094593                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.052480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.071710                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071710                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.056518                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056518                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.056518                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056518                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54749.373099                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54749.373099                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23275.817833                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23275.817833                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 46364.767684                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46364.767684                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 46364.767684                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46364.767684                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements               65                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          141960810                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              577                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         246032.599653                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   463.726400                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst    48.273600                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.905716                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.094284                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        150436529                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       150436529                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18804466                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18804466                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18804466                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18804466                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18804466                       # number of overall hits
system.cpu1.icache.overall_hits::total       18804466                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           92                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           92                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           92                       # number of overall misses
system.cpu1.icache.overall_misses::total           92                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10493163                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10493163                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10493163                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10493163                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10493163                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10493163                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18804558                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18804558                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18804558                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18804558                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18804558                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18804558                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 114056.119565                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114056.119565                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 114056.119565                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114056.119565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 114056.119565                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114056.119565                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          856                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   171.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks           65                       # number of writebacks
system.cpu1.icache.writebacks::total               65                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           65                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           65                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           65                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8688636                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8688636                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8688636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8688636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8688636                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8688636                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133671.323077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133671.323077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133671.323077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133671.323077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133671.323077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133671.323077                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements         2989446                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3651086                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         2993542                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.219654                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     0.669457                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data    17.184092                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::switch_cpus1.inst     0.215358                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::switch_cpus1.data  4077.931093                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000163                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.004195                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::switch_cpus1.inst     0.000053                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::switch_cpus1.data     0.995589                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          804                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2944                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        29537162                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       29537162                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks      1266337                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1266337                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks           65                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total           65                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::switch_cpus1.data       301274                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       301274                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::switch_cpus1.data        97863                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        97863                       # number of ReadExReq hits
system.cpu1.l2cache.ReadSharedReq_hits::switch_cpus1.data        80942                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        80942                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::switch_cpus1.data       178805                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         178805                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::switch_cpus1.data       178805                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        178805                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::switch_cpus1.data       525020                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       525020                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::switch_cpus1.inst           65                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total           65                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::switch_cpus1.data      2463938                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      2463938                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::switch_cpus1.inst           65                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::switch_cpus1.data      2988958                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      2989023                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::switch_cpus1.inst           65                       # number of overall misses
system.cpu1.l2cache.overall_misses::switch_cpus1.data      2988958                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      2989023                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::switch_cpus1.data  19330704279                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  19330704279                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::switch_cpus1.inst      8622369                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total      8622369                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::switch_cpus1.data 136382838792                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 136382838792                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::switch_cpus1.inst      8622369                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::switch_cpus1.data 155713543071                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 155722165440                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::switch_cpus1.inst      8622369                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::switch_cpus1.data 155713543071                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 155722165440                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks      1266337                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1266337                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks           65                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total           65                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::switch_cpus1.data       301274                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       301274                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::switch_cpus1.data       622883                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       622883                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::switch_cpus1.inst           65                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total           65                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::switch_cpus1.data      2544880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2544880                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::switch_cpus1.inst           65                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::switch_cpus1.data      3167763                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      3167828                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::switch_cpus1.inst           65                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::switch_cpus1.data      3167763                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      3167828                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::switch_cpus1.data     0.842887                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.842887                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::switch_cpus1.data     0.968194                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.968194                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::switch_cpus1.data     0.943555                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.943556                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::switch_cpus1.data     0.943555                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.943556                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::switch_cpus1.data 36818.986475                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 36818.986475                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 132651.830769                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 132651.830769                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus1.data 55351.570856                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 55351.570856                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::switch_cpus1.inst 132651.830769                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::switch_cpus1.data 52096.263337                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 52098.015117                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::switch_cpus1.inst 132651.830769                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::switch_cpus1.data 52096.263337                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 52098.015117                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks      1228697                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1228697                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          184                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          184                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::switch_cpus1.data       525020                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       525020                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::switch_cpus1.inst           65                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total           65                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::switch_cpus1.data      2463938                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      2463938                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::switch_cpus1.inst           65                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::switch_cpus1.data      2988958                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      2989023                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::switch_cpus1.inst           65                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::switch_cpus1.data      2988958                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      2989023                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::switch_cpus1.data  17844978836                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  17844978836                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst      8438151                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total      8438151                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus1.data 129409946961                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 129409946961                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::switch_cpus1.inst      8438151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::switch_cpus1.data 147254925797                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 147263363948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::switch_cpus1.inst      8438151                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::switch_cpus1.data 147254925797                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 147263363948                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.842887                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.842887                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.968194                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.968194                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::switch_cpus1.data     0.943555                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.943556                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::switch_cpus1.data     0.943555                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.943556                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 33989.141054                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 33989.141054                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 129817.707692                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 129817.707692                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 52521.592248                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 52521.592248                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::switch_cpus1.inst 129817.707692                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::switch_cpus1.data 49266.308124                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 49268.059814                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::switch_cpus1.inst 129817.707692                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::switch_cpus1.data 49266.308124                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 49268.059814                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      6644111                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests      3475304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         2395                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         2395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp      2544944                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty      2495035                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean           65                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict      3724225                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq       301274                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp       301274                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       622883                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       622883                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq           65                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq      2544880                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          195                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     10105835                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total         10106030                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         8320                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    283782336                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total         283790656                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                    3051498                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             78636672                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      6522669                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.000367                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.019158                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           6520274     99.96%     99.96% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              2395      0.04%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       6522669                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy    3057017766                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy        64935                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy   3265328297                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          3.8                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON    62908247115                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF   85618925037                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          3186550                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           48272792                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3187062                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.146487                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.432801                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.567199                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000845                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999155                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        497042542                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       497042542                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     35862070                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       35862070                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     12020911                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12020911                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     47882981                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47882981                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     47882981                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47882981                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     12901079                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     12901079                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       947939                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       947939                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     13849018                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13849018                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     13849018                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13849018                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 583511622615                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 583511622615                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  22402590481                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  22402590481                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 605914213096                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 605914213096                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 605914213096                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 605914213096                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     48763149                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     48763149                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     12968850                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12968850                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     61731999                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     61731999                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     61731999                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     61731999                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.264566                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.264566                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.073094                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.073094                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.224341                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224341                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.224341                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224341                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45229.675953                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45229.675953                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 23632.945243                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23632.945243                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43751.420721                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43751.420721                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43751.420721                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43751.420721                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     36431974                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           864097                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.161903                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1271313                       # number of writebacks
system.cpu2.dcache.writebacks::total          1271313                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     10345570                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     10345570                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     10345575                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10345575                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     10345575                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10345575                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2555509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2555509                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       947934                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       947934                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      3503443                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3503443                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      3503443                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3503443                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 137895527772                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 137895527772                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  21770778259                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21770778259                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 159666306031                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 159666306031                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 159666306031                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 159666306031                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.052407                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.052407                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.073093                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.073093                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.056752                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056752                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.056752                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056752                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 53960.102575                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 53960.102575                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22966.554907                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22966.554907                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45574.112675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45574.112675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45574.112675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45574.112675                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements               56                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          142060086                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              568                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         250105.785211                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   465.312543                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    46.687457                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.908814                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.091186                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        151230648                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       151230648                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18903742                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18903742                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18903742                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18903742                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18903742                       # number of overall hits
system.cpu2.icache.overall_hits::total       18903742                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           82                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           82                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            82                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           82                       # number of overall misses
system.cpu2.icache.overall_misses::total           82                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10872117                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10872117                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10872117                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10872117                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10872117                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10872117                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18903824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18903824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18903824                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18903824                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18903824                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18903824                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 132586.792683                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 132586.792683                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 132586.792683                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 132586.792683                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 132586.792683                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 132586.792683                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          624                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    89.142857                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks           56                       # number of writebacks
system.cpu2.icache.writebacks::total               56                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           26                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           26                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7237755                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7237755                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7237755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7237755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7237755                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7237755                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129245.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 129245.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 129245.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 129245.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 129245.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 129245.625000                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements         3007247                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3686061                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         3011343                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.224059                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     0.759713                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data    16.426289                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::switch_cpus2.inst     0.200271                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::switch_cpus2.data  4078.613727                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000185                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.004010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::switch_cpus2.inst     0.000049                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::switch_cpus2.data     0.995755                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          409                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2522                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1165                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        29767671                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       29767671                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks      1271313                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1271313                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks           56                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total           56                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::switch_cpus2.data       316892                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       316892                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::switch_cpus2.data       102379                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       102379                       # number of ReadExReq hits
system.cpu2.l2cache.ReadSharedReq_hits::switch_cpus2.data        77714                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        77714                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::switch_cpus2.data       180093                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         180093                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::switch_cpus2.data       180093                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        180093                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::switch_cpus2.data       528664                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       528664                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::switch_cpus2.inst           56                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total           56                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::switch_cpus2.data      2477795                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      2477795                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::switch_cpus2.data      3006459                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      3006515                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.l2cache.overall_misses::switch_cpus2.data      3006459                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      3006515                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::switch_cpus2.data  19496803357                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  19496803357                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::switch_cpus2.inst      7135796                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total      7135796                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::switch_cpus2.data 134932864332                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 134932864332                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::switch_cpus2.inst      7135796                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::switch_cpus2.data 154429667689                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 154436803485                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::switch_cpus2.inst      7135796                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::switch_cpus2.data 154429667689                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 154436803485                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks      1271313                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1271313                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::switch_cpus2.data       316892                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       316892                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::switch_cpus2.data       631043                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       631043                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::switch_cpus2.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total           56                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::switch_cpus2.data      2555509                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2555509                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::switch_cpus2.inst           56                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::switch_cpus2.data      3186552                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      3186608                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::switch_cpus2.inst           56                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::switch_cpus2.data      3186552                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      3186608                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::switch_cpus2.data     0.837762                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.837762                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::switch_cpus2.data     0.969590                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.969590                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::switch_cpus2.data     0.943483                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.943484                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::switch_cpus2.data     0.943483                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.943484                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::switch_cpus2.data 36879.385313                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 36879.385313                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 127424.928571                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 127424.928571                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus2.data 54456.831308                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 54456.831308                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::switch_cpus2.inst 127424.928571                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::switch_cpus2.data 51365.964974                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 51367.381664                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::switch_cpus2.inst 127424.928571                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::switch_cpus2.data 51365.964974                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 51367.381664                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks      1229582                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1229582                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          589                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          589                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::switch_cpus2.data       528664                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       528664                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::switch_cpus2.inst           56                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::switch_cpus2.data      2477795                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      2477795                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::switch_cpus2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::switch_cpus2.data      3006459                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      3006515                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::switch_cpus2.inst           56                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::switch_cpus2.data      3006459                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      3006515                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::switch_cpus2.data  18000666307                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  18000666307                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst      6976737                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total      6976737                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus2.data 127920474461                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 127920474461                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::switch_cpus2.inst      6976737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::switch_cpus2.data 145921140768                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 145928117505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::switch_cpus2.inst      6976737                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::switch_cpus2.data 145921140768                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 145928117505                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.837762                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.837762                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.969590                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.969590                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::switch_cpus2.data     0.943483                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.943484                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::switch_cpus2.data     0.943483                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.943484                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 34049.351397                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 34049.351397                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 124584.589286                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 124584.589286                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 51626.738476                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51626.738476                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::switch_cpus2.inst 124584.589286                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::switch_cpus2.data 48535.882501                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 48537.299001                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::switch_cpus2.inst 124584.589286                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::switch_cpus2.data 48535.882501                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 48537.299001                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      6700830                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests      3512507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         2443                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         2443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp      2555563                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty      2500896                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean           56                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict      3720817                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq       316892                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp       316892                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       631043                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       631043                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq           56                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq      2555509                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     10193436                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total         10193604                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         7168                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    285303232                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total         285310400                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                    3035163                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             78693312                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      6541877                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.000373                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.019321                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           6539434     99.96%     99.96% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              2443      0.04%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       6541877                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy    3079713305                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy        55944                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy   3289439902                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          3.8                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON    62908247115                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF   85618925037                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          3176457                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           48166910                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3176969                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.161278                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.459379                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   511.540621                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000897                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999103                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        495741081                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       495741081                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     35805439                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       35805439                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     11969681                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      11969681                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     47775120                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47775120                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     47775120                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47775120                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     12850472                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     12850472                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       944986                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       944986                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     13795458                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      13795458                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     13795458                       # number of overall misses
system.cpu3.dcache.overall_misses::total     13795458                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 583096051935                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 583096051935                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  22491354772                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  22491354772                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 605587406707                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 605587406707                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 605587406707                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 605587406707                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     48655911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     48655911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     12914667                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12914667                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     61570578                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     61570578                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     61570578                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     61570578                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.264109                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.264109                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.073172                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.073172                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.224059                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224059                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.224059                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224059                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45375.457955                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45375.457955                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 23800.728023                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23800.728023                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43897.593448                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43897.593448                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43897.593448                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43897.593448                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     36578449                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           867918                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.145052                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      1264966                       # number of writebacks
system.cpu3.dcache.writebacks::total          1264966                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data     10299041                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     10299041                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     10299046                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10299046                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     10299046                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10299046                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      2551431                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2551431                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       944981                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       944981                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      3496412                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3496412                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      3496412                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3496412                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 138637333224                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 138637333224                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  21861881210                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  21861881210                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 160499214434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 160499214434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 160499214434                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 160499214434                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.052438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.073171                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.073171                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.056787                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.056787                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.056787                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.056787                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54337.088961                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54337.088961                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23134.730973                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23134.730973                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 45903.976543                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45903.976543                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 45903.976543                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45903.976543                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements               64                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          142015269                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              576                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         246554.286458                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   459.895678                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst    52.104322                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.898234                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.101766                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        150872176                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       150872176                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     18858925                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       18858925                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     18858925                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        18858925                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     18858925                       # number of overall hits
system.cpu3.icache.overall_hits::total       18858925                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           89                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           89                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           89                       # number of overall misses
system.cpu3.icache.overall_misses::total           89                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9928395                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9928395                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9928395                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9928395                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9928395                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9928395                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     18859014                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     18859014                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     18859014                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     18859014                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     18859014                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     18859014                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       111555                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       111555                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       111555                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       111555                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       111555                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       111555                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          948                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   105.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu3.icache.writebacks::total               64                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           64                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           64                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           64                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7285707                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7285707                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7285707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7285707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7285707                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7285707                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 113839.171875                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 113839.171875                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 113839.171875                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 113839.171875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 113839.171875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 113839.171875                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements         3013026                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3663610                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         3017122                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.214273                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.638314                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data    17.322060                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::switch_cpus3.inst     0.214887                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::switch_cpus3.data  4077.824739                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000156                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.004229                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::switch_cpus3.inst     0.000052                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::switch_cpus3.data     0.995563                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          833                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2944                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        29705018                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       29705018                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks      1264966                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1264966                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks           64                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total           64                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::switch_cpus3.data       319955                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       319955                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::switch_cpus3.data        86436                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        86436                       # number of ReadExReq hits
system.cpu3.l2cache.ReadSharedReq_hits::switch_cpus3.data        77459                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        77459                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::switch_cpus3.data       163895                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         163895                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::switch_cpus3.data       163895                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        163895                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::switch_cpus3.data       538591                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       538591                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::switch_cpus3.inst           64                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total           64                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::switch_cpus3.data      2473972                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      2473972                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::switch_cpus3.inst           64                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::switch_cpus3.data      3012563                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      3012627                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::switch_cpus3.inst           64                       # number of overall misses
system.cpu3.l2cache.overall_misses::switch_cpus3.data      3012563                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      3012627                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::switch_cpus3.data  19633132215                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  19633132215                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::switch_cpus3.inst      7219773                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total      7219773                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::switch_cpus3.data 135686268996                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 135686268996                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::switch_cpus3.inst      7219773                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::switch_cpus3.data 155319401211                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 155326620984                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::switch_cpus3.inst      7219773                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::switch_cpus3.data 155319401211                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 155326620984                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks      1264966                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1264966                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks           64                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total           64                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::switch_cpus3.data       319955                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       319955                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::switch_cpus3.data       625027                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       625027                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::switch_cpus3.inst           64                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total           64                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::switch_cpus3.data      2551431                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2551431                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::switch_cpus3.inst           64                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::switch_cpus3.data      3176458                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      3176522                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::switch_cpus3.inst           64                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::switch_cpus3.data      3176458                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      3176522                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::switch_cpus3.data     0.861708                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.861708                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::switch_cpus3.data     0.969641                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.969641                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::switch_cpus3.data     0.948403                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.948404                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::switch_cpus3.data     0.948403                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.948404                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::switch_cpus3.data 36452.766970                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 36452.766970                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 112808.953125                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 112808.953125                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::switch_cpus3.data 54845.515227                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 54845.515227                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::switch_cpus3.inst 112808.953125                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::switch_cpus3.data 51557.229247                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 51558.530473                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::switch_cpus3.inst 112808.953125                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::switch_cpus3.data 51557.229247                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 51558.530473                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks      1240280                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1240280                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          180                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          180                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::switch_cpus3.data       538591                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       538591                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::switch_cpus3.inst           64                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total           64                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::switch_cpus3.data      2473972                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      2473972                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::switch_cpus3.inst           64                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::switch_cpus3.data      3012563                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      3012627                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::switch_cpus3.inst           64                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::switch_cpus3.data      3012563                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      3012627                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::switch_cpus3.data  18108941924                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  18108941924                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst      7037423                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total      7037423                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::switch_cpus3.data 128684403642                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 128684403642                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::switch_cpus3.inst      7037423                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::switch_cpus3.data 146793345566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 146800382989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::switch_cpus3.inst      7037423                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::switch_cpus3.data 146793345566                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 146800382989                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.861708                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.861708                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.969641                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.969641                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::switch_cpus3.data     0.948403                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.948404                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::switch_cpus3.data     0.948403                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.948404                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 33622.808261                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 33622.808261                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 109959.734375                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 109959.734375                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 52015.303181                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 52015.303181                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::switch_cpus3.inst 109959.734375                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::switch_cpus3.data 48727.062493                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 48728.363315                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::switch_cpus3.inst 109959.734375                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::switch_cpus3.data 48727.062493                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 48728.363315                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      6682174                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests      3504290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1364                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1364                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp      2551494                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty      2505246                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean           64                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict      3718268                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq       319955                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp       319955                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       625027                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       625027                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq           64                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq      2551431                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side          192                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     10169282                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total         10169474                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    284251072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total         284259264                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                    3047057                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             79377920                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      6546271                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.000208                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.014433                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           6544907     99.98%     99.98% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1364      0.02%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       6546271                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy    3069059764                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy        63936                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy   3280338867                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          3.8                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   9144430                       # number of replacements
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                    15375340                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   9209966                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.669424                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1022.103317                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst         1.740634                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      5403.646744                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst        11.649399                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      6048.493447                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst         6.396740                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      5721.769718                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst        10.998358                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      6529.988602                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus0.inst    14.386684                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus0.data  8890.909970                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus1.inst     9.597205                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus1.data 13310.439679                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus2.inst    15.718439                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus2.data  8826.917548                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus3.inst    11.328353                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::switch_cpus3.data  9699.915162                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.015596                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.000027                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.082453                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000178                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.092293                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000098                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.087307                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.000168                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.099640                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus0.data     0.135665                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus1.inst     0.000146                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus1.data     0.203101                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus2.inst     0.000240                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus2.data     0.134688                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus3.inst     0.000173                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::switch_cpus3.data     0.148009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0         1433                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         8839                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         9048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        12662                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        33554                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 393642942                       # Number of tag accesses
system.l3.tags.data_accesses                393642942                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      4926559                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4926559                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::switch_cpus0.data       271178                       # number of ReadExReq hits
system.l3.ReadExReq_hits::switch_cpus1.data       278630                       # number of ReadExReq hits
system.l3.ReadExReq_hits::switch_cpus2.data       273783                       # number of ReadExReq hits
system.l3.ReadExReq_hits::switch_cpus3.data       290432                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               1114023                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::switch_cpus0.data       470547                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus1.data       457842                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus2.data       470184                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::switch_cpus3.data       473209                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1871782                       # number of ReadSharedReq hits
system.l3.demand_hits::switch_cpus0.data       741725                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus1.data       736472                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus2.data       743967                       # number of demand (read+write) hits
system.l3.demand_hits::switch_cpus3.data       763641                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2985805                       # number of demand (read+write) hits
system.l3.overall_hits::switch_cpus0.data       741725                       # number of overall hits
system.l3.overall_hits::switch_cpus1.data       736472                       # number of overall hits
system.l3.overall_hits::switch_cpus2.data       743967                       # number of overall hits
system.l3.overall_hits::switch_cpus3.data       763641                       # number of overall hits
system.l3.overall_hits::total                 2985805                       # number of overall hits
system.l3.ReadExReq_misses::switch_cpus0.data       256061                       # number of ReadExReq misses
system.l3.ReadExReq_misses::switch_cpus1.data       246390                       # number of ReadExReq misses
system.l3.ReadExReq_misses::switch_cpus2.data       254881                       # number of ReadExReq misses
system.l3.ReadExReq_misses::switch_cpus3.data       248159                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1005491                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::switch_cpus0.inst           63                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus0.data      2009427                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus1.inst           65                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus1.data      2006096                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus2.inst           56                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus2.data      2007611                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus3.inst           64                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::switch_cpus3.data      2000763                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         8024145                       # number of ReadSharedReq misses
system.l3.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus0.data      2265488                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus1.inst           65                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus1.data      2252486                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus2.data      2262492                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus3.inst           64                       # number of demand (read+write) misses
system.l3.demand_misses::switch_cpus3.data      2248922                       # number of demand (read+write) misses
system.l3.demand_misses::total                9029636                       # number of demand (read+write) misses
system.l3.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.l3.overall_misses::switch_cpus0.data      2265488                       # number of overall misses
system.l3.overall_misses::switch_cpus1.inst           65                       # number of overall misses
system.l3.overall_misses::switch_cpus1.data      2252486                       # number of overall misses
system.l3.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.l3.overall_misses::switch_cpus2.data      2262492                       # number of overall misses
system.l3.overall_misses::switch_cpus3.inst           64                       # number of overall misses
system.l3.overall_misses::switch_cpus3.data      2248922                       # number of overall misses
system.l3.overall_misses::total               9029636                       # number of overall misses
system.l3.ReadExReq_miss_latency::switch_cpus0.data  13113784469                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::switch_cpus1.data  13024385019                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::switch_cpus2.data  13202649371                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::switch_cpus3.data  13137556438                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   52478375297                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus0.inst      6111672                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus0.data 109843307742                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus1.inst      8009224                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus1.data 111922957817                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus2.inst      6297714                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus2.data 110124694887                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus3.inst      6687285                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::switch_cpus3.data 110930428678                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 442848495019                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::switch_cpus0.inst      6111672                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus0.data 122957092211                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus1.inst      8009224                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus1.data 124947342836                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus2.inst      6297714                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus2.data 123327344258                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus3.inst      6687285                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::switch_cpus3.data 124067985116                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     495326870316                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::switch_cpus0.inst      6111672                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus0.data 122957092211                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus1.inst      8009224                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus1.data 124947342836                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus2.inst      6297714                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus2.data 123327344258                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus3.inst      6687285                       # number of overall miss cycles
system.l3.overall_miss_latency::switch_cpus3.data 124067985116                       # number of overall miss cycles
system.l3.overall_miss_latency::total    495326870316                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      4926559                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4926559                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus0.data       527239                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus1.data       525020                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus2.data       528664                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::switch_cpus3.data       538591                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2119514                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus0.inst           63                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus0.data      2479974                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus1.inst           65                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus1.data      2463938                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus2.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus2.data      2477795                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus3.inst           64                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::switch_cpus3.data      2473972                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       9895927                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::switch_cpus0.inst           63                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus0.data      3007213                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus1.inst           65                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus1.data      2988958                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus2.inst           56                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus2.data      3006459                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus3.inst           64                       # number of demand (read+write) accesses
system.l3.demand_accesses::switch_cpus3.data      3012563                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             12015441                       # number of demand (read+write) accesses
system.l3.overall_accesses::switch_cpus0.inst           63                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus0.data      3007213                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus1.inst           65                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus1.data      2988958                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus2.inst           56                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus2.data      3006459                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus3.inst           64                       # number of overall (read+write) accesses
system.l3.overall_accesses::switch_cpus3.data      3012563                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            12015441                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::switch_cpus0.data     0.485664                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::switch_cpus1.data     0.469296                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::switch_cpus2.data     0.482123                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::switch_cpus3.data     0.460756                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.474397                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus0.data     0.810261                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus1.data     0.814183                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus2.data     0.810241                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::switch_cpus3.data     0.808725                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.810853                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus0.data     0.753351                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus1.data     0.753602                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus2.data     0.752544                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::switch_cpus3.data     0.746515                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.751503                       # miss rate for demand accesses
system.l3.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus0.data     0.753351                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus1.data     0.753602                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus2.data     0.752544                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::switch_cpus3.data     0.746515                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.751503                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::switch_cpus0.data 51213.517361                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::switch_cpus1.data 52860.850761                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::switch_cpus2.data 51799.268565                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::switch_cpus3.data 52940.076475                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 52191.790177                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus0.inst 97010.666667                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus0.data 54663.995130                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus1.inst 123218.830769                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus1.data 55791.426640                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus2.inst 112459.178571                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus2.data 54853.602061                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus3.inst 104488.828125                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::switch_cpus3.data 55444.062429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 55189.493089                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::switch_cpus0.inst 97010.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus0.data 54273.998455                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus1.inst 123218.830769                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus1.data 55470.863231                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus2.inst 112459.178571                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus2.data 54509.516170                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus3.inst 104488.828125                       # average overall miss latency
system.l3.demand_avg_miss_latency::switch_cpus3.data 55167.758204                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 54855.685248                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus0.inst 97010.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus0.data 54273.998455                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus1.inst 123218.830769                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus1.data 55470.863231                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus2.inst 112459.178571                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus2.data 54509.516170                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus3.inst 104488.828125                       # average overall miss latency
system.l3.overall_avg_miss_latency::switch_cpus3.data 55167.758204                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 54855.685248                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              2062571                       # number of writebacks
system.l3.writebacks::total                   2062571                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        43535                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         43535                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus0.data       256061                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus1.data       246390                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus2.data       254881                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::switch_cpus3.data       248159                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1005491                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus0.inst           63                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus0.data      2009427                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus1.inst           65                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus1.data      2006096                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus2.inst           56                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus2.data      2007611                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus3.inst           64                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::switch_cpus3.data      2000763                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      8024145                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::switch_cpus0.inst           63                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus0.data      2265488                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus1.inst           65                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus1.data      2252486                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus2.inst           56                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus2.data      2262492                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus3.inst           64                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::switch_cpus3.data      2248922                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           9029636                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::switch_cpus0.inst           63                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus0.data      2265488                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus1.inst           65                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus1.data      2252486                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus2.inst           56                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus2.data      2262492                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus3.inst           64                       # number of overall MSHR misses
system.l3.overall_mshr_misses::switch_cpus3.data      2248922                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          9029636                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::switch_cpus0.data  11365868474                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::switch_cpus1.data  11342523691                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::switch_cpus2.data  11462855233                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::switch_cpus3.data  11443590081                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  45614837479                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus0.inst      5682209                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  96126957121                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus1.inst      7564741                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  98229376769                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus2.inst      5914752                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  96420610768                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus3.inst      6250000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::switch_cpus3.data  97272766241                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 388075122601                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus0.inst      5682209                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus0.data 107492825595                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus1.inst      7564741                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus1.data 109571900460                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus2.inst      5914752                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus2.data 107883466001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus3.inst      6250000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::switch_cpus3.data 108716356322                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 433689960080                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus0.inst      5682209                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus0.data 107492825595                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus1.inst      7564741                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus1.data 109571900460                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus2.inst      5914752                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus2.data 107883466001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus3.inst      6250000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::switch_cpus3.data 108716356322                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 433689960080                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.485664                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.469296                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.482123                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.460756                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.474397                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.810261                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.814183                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.810241                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.808725                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.810853                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus0.data     0.753351                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus1.data     0.753602                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus2.data     0.752544                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::switch_cpus3.data     0.746515                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.751503                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus0.data     0.753351                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus1.data     0.753602                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus2.data     0.752544                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::switch_cpus3.data     0.746515                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.751503                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 44387.347054                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 46034.837822                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 44973.361031                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 46113.943403                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 45365.734232                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.inst 90193.793651                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 47837.994175                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.inst 116380.630769                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 48965.441718                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.inst 105620.571429                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 48027.536593                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.inst 97656.250000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 48617.835416                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 48363.423468                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus0.inst 90193.793651                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus0.data 47447.978358                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus1.inst 116380.630769                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus1.data 48644.875245                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus2.inst 105620.571429                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus2.data 47683.468494                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus3.inst 97656.250000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::switch_cpus3.data 48341.541557                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 48029.617150                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus0.inst 90193.793651                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus0.data 47447.978358                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus1.inst 116380.630769                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus1.data 48644.875245                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus2.inst 105620.571429                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus2.data 47683.468494                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus3.inst 97656.250000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::switch_cpus3.data 48341.541557                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 48029.617150                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      18059216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9029581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8024143                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2062571                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6967010                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1005491                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1005491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8024144                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27088850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27088850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27088850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    709901120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    709901120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               709901120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9029635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9029635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9029635                       # Request fanout histogram
system.membus.reqLayer8.occupancy         28788019907                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              33.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46489937257                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8011664                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      8011664                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         2144                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      5541171                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         573687                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          264                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      5541171                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      5436802                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       104369                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted         1220                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses           54551522                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           12977581                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               271686                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                16130                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           18917430                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  225                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               257113889                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     18921212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             200081831                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            8011664                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      6010489                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            238183210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           5312                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          321                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         1935                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         18917220                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257109488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.028261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.492228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       212915236     82.81%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4288333      1.67%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2618336      1.02%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3389727      1.32%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2726501      1.06%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2461000      0.96%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         2054264      0.80%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         4103715      1.60%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        22552376      8.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257109488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.031160                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.778184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         9158717                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    212550820                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         22110371                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     13286913                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          2656                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts     264331733                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles          2656                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        14575501                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      148805683                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          947                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         29380365                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     64344325                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     264319381                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      5372570                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      23075036                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      24599898                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      16076306                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    304325972                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    663059591                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    219045086                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    327617508                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    304221366                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          104437                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts           30                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         75410189                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     49059027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     12980868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      1822669                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1588345                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         264300392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        269775509                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1205                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        71639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        87532                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257109488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.049263                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.947626                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175948102     68.43%     68.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     20212366      7.86%     76.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15651044      6.09%     82.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     12502256      4.86%     87.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     10984876      4.27%     91.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      7482509      2.91%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      5770641      2.24%     96.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3683160      1.43%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4874534      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257109488                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         553075     16.47%     16.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd      1537755     45.79%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          5831      0.17%     62.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1846      0.05%     62.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1259306     37.50%     99.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          188      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          799      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    120890431     44.81%     44.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        94048      0.03%     44.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           13      0.00%     44.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     81259567     30.12%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      3312387      1.23%     76.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       955661      0.35%     76.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     51240212     18.99%     95.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     12022391      4.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     269775509                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.049245                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            3358001                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.012447                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    436373290                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     89408041                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     89320059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    363646421                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    174964696                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    174950373                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      89910685                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      183222026                       # Number of floating point alu accesses
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       252678                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        10496                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         4962                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      5914206                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          2656                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      108206626                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     19458802                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    264300666                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     49059027                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     12980868                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          112                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1404001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     17211072                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         2140                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         2911                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    269770445                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     54551519                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         5063                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            67529097                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         8001887                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          12977578                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.049225                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             264271035                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            264270432                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        200801845                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        344185248                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              1.027834                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.583412                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts        71765                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         2264                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    257098194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.027735                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.414297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    206856821     80.46%     80.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      5437987      2.12%     82.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8409817      3.27%     85.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3824122      1.49%     87.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3944980      1.53%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1509549      0.59%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3326323      1.29%     90.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3095452      1.20%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     20693143      8.05%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    257098194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    200000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     264228898                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              62024409                       # Number of memory references committed
system.switch_cpus0.commit.loads             49048507                       # Number of loads committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           7998741                       # Number of branches committed
system.switch_cpus0.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.fp_insts         174947674                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        147068175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       572685                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          214      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    120851635     45.74%     45.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        94048      0.04%     45.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     45.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     81258592     30.75%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      3283518      1.24%     77.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       953631      0.36%     78.13% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead     45764989     17.32%     95.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite     12022271      4.55%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    264228898                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     20693143                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           500705714                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          528612825                       # The number of ROB writes
system.switch_cpus0.timesIdled                     29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                   4401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          200000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            264228898                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.285569                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.285569                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.777865                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.777865                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       229968576                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       80456590                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        327604675                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       162928141                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads         37411415                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        60886549                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       84441182                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        7968692                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      7968692                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2166                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      5511846                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         571178                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          278                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      5511846                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      5406470                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       105376                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted         1324                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses           54194954                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           12889216                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               269738                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                16034                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           18804965                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  420                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               257113889                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     18808799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             198843318                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            7968692                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      5977648                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            238292757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           5744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          336                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         2854                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          524                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         18804559                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes          656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257108142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.022024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       213203212     82.92%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4252897      1.65%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2583673      1.00%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3370593      1.31%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2706829      1.05%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2446462      0.95%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2044379      0.80%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         4088019      1.59%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        22412078      8.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257108142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.030993                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.773367                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         9129815                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    212786641                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22038784                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     13150019                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          2872                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts     262727901                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles          2872                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        14492797                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      148765212                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         2643                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29225295                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     64619312                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     262714912                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      6988232                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      22525818                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      25461987                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      15776448                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    302529249                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    658971554                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    217788048                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    325471505                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    302423080                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          105993                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts           50                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         74632420                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     48760841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     12892582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      1832136                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1607944                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         262695854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        268112189                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1107                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        73612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        89847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          305                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257108142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.042799                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.944867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176596238     68.69%     68.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19963622      7.76%     76.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15521270      6.04%     82.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     12394381      4.82%     87.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10909047      4.24%     91.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7450723      2.90%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5736961      2.23%     96.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      3675885      1.43%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4860015      1.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257108142                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         555295     16.63%     16.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd      1527878     45.75%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     62.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5235      0.16%     62.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1366      0.04%     62.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1249840     37.42%     99.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite          278      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          967      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120197303     44.83%     44.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        94047      0.04%     44.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            3      0.00%     44.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     80734028     30.11%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3292326      1.23%     76.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       951124      0.35%     76.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     50903766     18.99%     95.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     11938625      4.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     268112189                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.042776                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3339892                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.012457                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    435423409                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     88939200                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     88848107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    361250110                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    173830999                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    173816887                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      89436852                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      182014262                       # Number of floating point alu accesses
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       264077                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        10873                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5155                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      5849688                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          2872                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles      107658928                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     19329665                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    262696159                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     48760841                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     12892582                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          134                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents       1387384                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     17107401                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3109                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    268106864                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     54194949                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5325                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            67084163                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         7958815                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          12889214                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.042755                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             262665849                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            262664994                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        199709598                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        342298629                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.021590                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.583437                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts        73776                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         2485                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    257096314                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.021494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.408503                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    207180425     80.58%     80.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      5397176      2.10%     82.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8339512      3.24%     85.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3799585      1.48%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3929478      1.53%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1500112      0.58%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3297330      1.28%     90.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3076585      1.20%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     20576111      8.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    257096314                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    198760556                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     262622390                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              61637360                       # Number of memory references committed
system.switch_cpus1.commit.loads             48749939                       # Number of loads committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           7955655                       # Number of branches committed
system.switch_cpus1.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.fp_insts         173814036                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        146230073                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       570024                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass          213      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    120157761     45.75%     45.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        94047      0.04%     45.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     45.79% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     80733009     30.74%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      3266396      1.24%     77.77% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       948938      0.36%     78.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead     45483543     17.32%     95.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite     11938483      4.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    262622390                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     20576111                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           499216369                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          525404373                       # The number of ROB writes
system.switch_cpus1.timesIdled                     37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   5747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          198760556                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            262622390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.293586                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.293586                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.773045                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.773045                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       228593110                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       80032350                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        325458676                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       161878429                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads         37203052                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        60563200                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       83905099                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        8007544                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      8007544                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         2085                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5539193                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         573378                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          259                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5539193                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5434450                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       104743                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted         1264                       # Number of mispredicted indirect branches.
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses           54518661                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           12970416                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               271514                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                16099                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           18903969                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  157                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               257113889                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     18907596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             199925923                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            8007544                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6007828                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            238197339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles           5082                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          200                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles         1135                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         18903826                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    257108999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.027502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.491362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212941428     82.82%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4286931      1.67%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2616084      1.02%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3392159      1.32%     86.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2725976      1.06%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2463474      0.96%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2052137      0.80%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         4096056      1.59%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        22534754      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    257108999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.031144                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.777577                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         9149005                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    212588744                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22097258                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     13271440                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles          2541                       # Number of cycles decode is squashing
system.switch_cpus2.decode.DecodedInsts     264137097                       # Number of instructions handled by decode
system.switch_cpus2.rename.SquashCycles          2541                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        14568728                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      148495698                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         2630                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29349843                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     64689548                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     264124391                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      5856083                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      23014588                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      25075004                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      15962779                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    304114586                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    662557980                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    218913415                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    327317275                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    304011797                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          102670                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts           42                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         75383245                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     49022169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12973651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      1835824                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1614385                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         264105868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        269585178                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1125                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        70035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined        86700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    257108999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.048525                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.947347                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176015509     68.46%     68.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20181649      7.85%     76.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15658124      6.09%     82.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     12490165      4.86%     87.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10959456      4.26%     91.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7488225      2.91%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5751908      2.24%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      3685315      1.43%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      4878648      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    257108999                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         551522     16.44%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd      1537020     45.81%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     62.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          5812      0.17%     62.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1879      0.06%     62.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1258468     37.51%     99.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite          177      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          695      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120813637     44.81%     44.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        94048      0.03%     44.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            5      0.00%     44.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     81186132     30.12%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3310191      1.23%     76.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       955216      0.35%     76.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     51209549     19.00%     95.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     12015705      4.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     269585178                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.048505                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3354878                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.012445                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    436285505                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     89364169                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     89278361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    363349853                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    174812440                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    174797950                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      89866403                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      183072958                       # Number of floating point alu accesses
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       254665                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        10369                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         4794                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      5917421                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles          2541                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles      107777544                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     19690425                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    264106142                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          248                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     49022169                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     12973651                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       1406132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     17441254                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect          779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         1983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts         2762                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    269580179                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     54518658                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts         4999                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            67489073                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         7998015                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          12970415                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.048485                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             264076852                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            264076311                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        200667879                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        343963751                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              1.027079                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.583398                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts        70122                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         2150                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    257098013                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.026986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.413466                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    206879099     80.47%     80.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      5448333      2.12%     82.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8407856      3.27%     85.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3819231      1.49%     87.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3940571      1.53%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1506962      0.59%     89.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3325576      1.29%     90.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      3099380      1.21%     91.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     20671005      8.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    257098013                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    199845477                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     264035988                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              61980632                       # Number of memory references committed
system.switch_cpus2.commit.loads             49011781                       # Number of loads committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           7995035                       # Number of branches committed
system.switch_cpus2.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.fp_insts         174795162                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        146985484                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       572314                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass          214      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    120775977     45.74%     45.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        94048      0.04%     45.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     45.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     81185117     30.75%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      3282405      1.24%     77.77% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       953260      0.36%     78.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead     45729376     17.32%     95.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite     12015591      4.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    264035988                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     20671005                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           500533118                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          528223382                       # The number of ROB writes
system.switch_cpus2.timesIdled                     25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   4890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          199845477                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            264035988                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.286563                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.286563                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.777264                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.777264                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       229845785                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       80419227                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        327304244                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162782411                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads         37394633                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        60858995                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads       84393267                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        7989484                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      7989484                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2170                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      5525624                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         572574                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          292                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      5525624                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      5420159                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       105465                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted         1330                       # Number of mispredicted indirect branches.
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses           54450223                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12916359                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               270826                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                16018                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           18859220                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  220                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 148527172152                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               257113889                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     18863255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             199493381                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            7989484                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      5992733                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            238241938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           5358                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          393                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         1533                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          206                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         18859016                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    257110004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.025238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.489356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       213056946     82.87%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         4271949      1.66%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2602848      1.01%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3383110      1.32%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2712421      1.05%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2452671      0.95%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2044421      0.80%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         4092799      1.59%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        22492839      8.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    257110004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.031074                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.775895                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         9138552                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    212672911                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22082435                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     13213416                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          2679                       # Number of cycles decode is squashing
system.switch_cpus3.decode.DecodedInsts     263555384                       # Number of instructions handled by decode
system.switch_cpus3.rename.SquashCycles          2679                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        14535372                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      148206371                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         3909                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29299678                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     65061984                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     263542626                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      6509624                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      22925033                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      25808925                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      15710394                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    303472639                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    661055216                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    218407172                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    326607420                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    303367359                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          105145                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts           51                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         75045199                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     48920714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     12919745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      1831655                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1608778                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         263523747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        269035667                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          942                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        72689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        88972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          298                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    257110004                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.046384                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.947179                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176305015     68.57%     68.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20053809      7.80%     76.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15569329      6.06%     82.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     12438564      4.84%     87.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     10954164      4.26%     91.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7473433      2.91%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5745896      2.23%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3690041      1.44%     98.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4879753      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    257110004                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         553610     16.47%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd      1534206     45.64%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     62.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5391      0.16%     62.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1640      0.05%     62.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1266146     37.67%     99.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite          277      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          746      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120554712     44.81%     44.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        94047      0.03%     44.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            3      0.00%     44.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     81017909     30.11%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3297247      1.23%     76.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       952465      0.35%     76.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     51154127     19.01%     95.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     11964411      4.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     269035667                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.046368                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3361270                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.012494                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    435892590                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     89172035                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     89082819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    362650957                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    174425126                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    174410454                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      89670164                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      182726027                       # Number of floating point alu accesses
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       260303                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        10860                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         5074                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      5950604                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          2679                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles      107750154                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     19215896                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    263524045                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     48920714                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     12919745                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents       1400264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     16974567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2946                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    269030395                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     54450219                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         5269                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            67366578                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         7979669                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          12916359                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.046347                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             263493906                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            263493273                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        200302167                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        343341456                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.024812                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.583391                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts        72777                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         2291                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    257098607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.024709                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.411574                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    207032127     80.53%     80.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      5399478      2.10%     82.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8374410      3.26%     85.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3808999      1.48%     87.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3939593      1.53%     88.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1504562      0.59%     89.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3314154      1.29%     90.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3092434      1.20%     91.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     20632850      8.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    257098607                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    199410873                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     263451239                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              61824497                       # Number of memory references committed
system.switch_cpus3.commit.loads             48909830                       # Number of loads committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           7976448                       # Number of branches committed
system.switch_cpus3.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.fp_insts         174407709                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        146645933                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       571458                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          213      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    120515542     45.74%     45.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult        94047      0.04%     45.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     45.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     81016940     30.75%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      3271415      1.24%     77.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       950372      0.36%     78.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead     45638415     17.32%     95.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite     11964295      4.54%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    263451239                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     20632850                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           499989773                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          527059603                       # The number of ROB writes
system.switch_cpus3.timesIdled                     33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                   3885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          199410873                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            263451239                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.289367                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.289367                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.775574                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.775574                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       229404234                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       80244856                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        326594270                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       162446199                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads         37302973                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        60726828                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads       84229804                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.tol3bus.snoop_filter.tot_requests     24031157                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     12015716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         158386                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       158386                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 148527172152                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           9895924                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6989130                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        14171016                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2119514                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2119514                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      9895927                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      9021879                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      8967109                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      9019681                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      9037926                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              36046595                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    271057728                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    269934016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    271110080                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    272185984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total             1084287808                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         9144430                       # Total snoops (count)
system.tol3bus.snoopTraffic                 132004544                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         21159871                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.007485                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.086193                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               21001485     99.25%     99.25% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 158386      0.75%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           21159871                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        37917602939                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             44.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9588591325                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization            11.2                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        9535077795                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization            11.1                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        9586395067                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization            11.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        9607647772                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization            11.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
