#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug 25 11:18:16 2023
# Process ID: 10652
# Current directory: D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1
# Command line: vivado.exe -log hdmi_loop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_loop.tcl
# Log file: D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/hdmi_loop.vds
# Journal file: D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_loop.tcl -notrace
Command: synth_design -top hdmi_loop -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 435.039 ; gain = 100.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_loop' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:4]
	Parameter EDID_NAME bound to: 1080_edid.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'sys_pll' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/sys_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'sys_pll' (2#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/sys_pll_stub.v:5]
WARNING: [Synth 8-350] instance 'sys_pll_m0' of module 'sys_pll' requires 5 connections, but only 4 given [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:185]
INFO: [Synth 8-638] synthesizing module 'reset_power_on' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:30]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 100 - type: integer 
	Parameter MAX_TIME bound to: 200 - type: integer 
	Parameter POLARITY bound to: 1 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 20000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_power_on' (3#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:30]
INFO: [Synth 8-638] synthesizing module 'reset_power_on__parameterized0' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:30]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 100 - type: integer 
	Parameter MAX_TIME bound to: 1000 - type: integer 
	Parameter POLARITY bound to: 1 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_power_on__parameterized0' (3#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:30]
INFO: [Synth 8-638] synthesizing module 'i2c_config' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:31]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter MS_MAX_CNT bound to: 99999 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_I2C_CHECK bound to: 1 - type: integer 
	Parameter S_WR_I2C bound to: 2 - type: integer 
	Parameter S_WR_I2C_DONE bound to: 3 - type: integer 
	Parameter S_WR_I2C_WAIT bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_top.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (4#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (5#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (6#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_top.v:30]
WARNING: [Synth 8-5788] Register i2c_write_req_reg in module i2c_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:115]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:60]
INFO: [Synth 8-256] done synthesizing module 'i2c_config' (7#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:31]
INFO: [Synth 8-638] synthesizing module 'lut_adv7619' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/lut_adv7619.v:31]
INFO: [Synth 8-256] done synthesizing module 'lut_adv7619' (8#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/lut_adv7619.v:31]
INFO: [Synth 8-638] synthesizing module 'YCbCr2RGB' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:11]
INFO: [Synth 8-256] done synthesizing module 'YCbCr2RGB' (9#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:11]
INFO: [Synth 8-638] synthesizing module 'timing_gen_xy' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:29]
INFO: [Synth 8-256] done synthesizing module 'timing_gen_xy' (10#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:29]
INFO: [Synth 8-638] synthesizing module 'plot' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:23]
	Parameter WIN_POS_X bound to: 19'b0000000001010000000 
	Parameter WIN_POS_Y bound to: 19'b0000000000111100000 
	Parameter SUB_WINDOW_WIDTH bound to: 19'b0000000001010000000 
	Parameter SUB_WINDOW_HEIGHT bound to: 19'b0000000000111100000 
	Parameter RADIUS bound to: 19'b0000000000011010010 
	Parameter RADIUS_SQ bound to: 20'b00001000010110110001 
	Parameter CENTER_X bound to: 19'b0000000001111001101 
	Parameter CENTER_Y bound to: 19'b0000000001011010001 
	Parameter ICON_WIDTH bound to: 8'b00001000 
	Parameter ICON_HEIGHT bound to: 8'b00001000 
	Parameter PLANE_WIDTH bound to: 8'b00010000 
	Parameter PLANE_HEIGHT bound to: 8'b00010000 
	Parameter ROTATIONAL_SPEED bound to: 8'b00001010 
	Parameter AFTERGLOW_DECAY bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'scale_point' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:23]
	Parameter WIN_POS_X bound to: 12'b001010000000 
	Parameter WIN_POS_Y bound to: 12'b000111100000 
	Parameter CENTER_X bound to: 12'b000101001101 
	Parameter CENTER_Y bound to: 12'b000011110001 
	Parameter SUB_WINDOW_WIDTH bound to: 19'b0000000001010000000 
	Parameter SUB_WINDOW_HEIGHT bound to: 19'b0000000000111100000 
INFO: [Synth 8-638] synthesizing module 'simu_point' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:23]
	Parameter WIN_POS_X bound to: 12'b001010000000 
	Parameter WIN_POS_Y bound to: 12'b000111100000 
	Parameter CENTER_X bound to: 12'b000101001101 
	Parameter CENTER_Y bound to: 12'b000011110001 
WARNING: [Synth 8-5788] Register out1_value_reg_reg in module simu_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:79]
WARNING: [Synth 8-5788] Register direction_index_reg[0] in module simu_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:155]
INFO: [Synth 8-256] done synthesizing module 'simu_point' (11#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:116]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (12#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:268]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'scale_inst'. This will prevent further optimization [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:116]
WARNING: [Synth 8-5788] Register x_reg[0] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:120]
WARNING: [Synth 8-5788] Register y_reg[0] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:121]
WARNING: [Synth 8-5788] Register x_reg[3] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:149]
WARNING: [Synth 8-5788] Register x_reg[2] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:149]
WARNING: [Synth 8-5788] Register x_reg[1] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:149]
WARNING: [Synth 8-5788] Register y_reg[3] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:150]
WARNING: [Synth 8-5788] Register y_reg[2] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:150]
WARNING: [Synth 8-5788] Register y_reg[1] in module scale_point is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:150]
INFO: [Synth 8-256] done synthesizing module 'scale_point' (13#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/scale_point.v:23]
INFO: [Synth 8-638] synthesizing module 'plot_bram' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/plot_bram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'plot_bram' (14#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/plot_bram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'rom_theta_data' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/rom_theta_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_theta_data' (15#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/rom_theta_data_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'icon_rom' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/icon_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'icon_rom' (16#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/icon_rom_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:394]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:445]
WARNING: [Synth 8-6014] Unused sequential element region_active_d0_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:277]
WARNING: [Synth 8-6014] Unused sequential element region_active_d1_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:278]
WARNING: [Synth 8-6014] Unused sequential element region_active_d2_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:279]
WARNING: [Synth 8-6014] Unused sequential element alpha_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:455]
WARNING: [Synth 8-5788] Register theta_d0_reg in module plot is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:347]
WARNING: [Synth 8-5788] Register echo_intensity_threshold_reg in module plot is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:458]
WARNING: [Synth 8-3848] Net icon_values[0] in module/entity plot does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:147]
INFO: [Synth 8-256] done synthesizing module 'plot' (17#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:23]
INFO: [Synth 8-638] synthesizing module 'overlay' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:1]
	Parameter WIN_POS_X bound to: 19'b0000000001010000000 
	Parameter WIN_POS_Y bound to: 19'b0000000000111100000 
	Parameter SUB_WINDOW_WIDTH bound to: 19'b0000000001010000000 
	Parameter SUB_WINDOW_HEIGHT bound to: 19'b0000000000111100000 
	Parameter WIN_WIDTH bound to: 19'b0000000011110000000 
	Parameter WIN_HEIGHT bound to: 19'b0000000010000111000 
	Parameter DISPLAY_A_START_X bound to: 19'b0000000010100011110 
	Parameter DISPLAY_A_START_Y bound to: 19'b0000000001010001010 
	Parameter DISPLAY_A_WIDTH bound to: 19'b0000000000110000000 
	Parameter DISPLAY_A_HEIGHT bound to: 19'b0000000000010010000 
	Parameter D1_START_X bound to: 19'b0000000001010001010 
	Parameter D1_START_Y bound to: 19'b0000000000111101010 
	Parameter DIS_HEIGHT bound to: 19'b0000000000000010000 
	Parameter D1_WIDTH bound to: 19'b0000000000000111000 
	Parameter D2_START_X bound to: 19'b0000000001011000010 
	Parameter D2_START_Y bound to: 19'b0000000000111101010 
	Parameter D2_WIDTH bound to: 19'b0000000000001011000 
	Parameter MOUSE_RGB bound to: 24'b101111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'rom_char' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/rom_char_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_char' (18#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/rom_char_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bram_display_a' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/bram_display_a_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_display_a' (19#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/bram_display_a_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bram_display_b' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/bram_display_b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_display_b' (20#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/realtime/bram_display_b_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addrb' does not match port width (9) of module 'bram_display_b' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:373]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:392]
WARNING: [Synth 8-6014] Unused sequential element region_active_d0_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:237]
WARNING: [Synth 8-6014] Unused sequential element region_active_d1_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:238]
WARNING: [Synth 8-6014] Unused sequential element region_active_d2_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:239]
WARNING: [Synth 8-6014] Unused sequential element mouse_dis_start_y_reg[4] was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:307]
WARNING: [Synth 8-6014] Unused sequential element mouse_dis_start_y_reg[2] was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:307]
WARNING: [Synth 8-5788] Register current_object_id_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:304]
WARNING: [Synth 8-5788] Register mouse_dis_start_x_reg[4] in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:306]
WARNING: [Synth 8-5788] Register mouse_dis_start_x_reg[3] in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:306]
WARNING: [Synth 8-5788] Register mouse_dis_start_x_reg[2] in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:306]
WARNING: [Synth 8-5788] Register mouse_dis_start_x_reg[1] in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:306]
WARNING: [Synth 8-5788] Register mouse_dis_start_y_reg[3] in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:307]
WARNING: [Synth 8-5788] Register mouse_dis_start_y_reg[1] in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:307]
WARNING: [Synth 8-5788] Register icon_color_d0_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:550]
WARNING: [Synth 8-5788] Register mouse_x_d0_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:555]
WARNING: [Synth 8-5788] Register mouse_y_d0_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:556]
WARNING: [Synth 8-5788] Register alpha_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:559]
WARNING: [Synth 8-5788] Register alpha_d0_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:560]
WARNING: [Synth 8-5788] Register display_a_data_d0_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:584]
WARNING: [Synth 8-5788] Register display_r_data_d0_reg in module overlay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:585]
WARNING: [Synth 8-3848] Net display_r_data in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:117]
WARNING: [Synth 8-3848] Net mouse_dis_values[9] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:59]
WARNING: [Synth 8-3848] Net mouse_dis_values[8] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:59]
WARNING: [Synth 8-3848] Net mouse_dis_values[7] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:59]
WARNING: [Synth 8-3848] Net mouse_dis_values[6] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:59]
WARNING: [Synth 8-3848] Net mouse_dis_values[5] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:59]
WARNING: [Synth 8-3848] Net mouse_dis_values[0] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:59]
WARNING: [Synth 8-3848] Net long_lati_values[19] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[18] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[17] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[16] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[15] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[14] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[13] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[12] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
WARNING: [Synth 8-3848] Net long_lati_values[11] in module/entity overlay does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:96]
INFO: [Synth 8-256] done synthesizing module 'overlay' (21#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:1]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 100 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 8 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: 1080_edid.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (22#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/SyncAsync.vhd:72]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (23#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (24#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (25#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/edid/EEPROM_8b.vhd:85]
INFO: [Synth 8-638] synthesizing module 'uart_rs' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:30]
	Parameter CLK_FRE bound to: 100 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rx.v:29]
	Parameter CLK_FRE bound to: 100 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 868 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (26#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rx.v:29]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_tx.v:29]
	Parameter CLK_FRE bound to: 100 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 868 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (27#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_tx.v:29]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:78]
WARNING: [Synth 8-5788] Register instruct_reg[4] in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-5788] Register instruct_reg[3] in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-5788] Register instruct_reg[2] in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-5788] Register instruct_reg[1] in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-5788] Register instruct_reg[0] in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-5788] Register instruct_cnt_reg in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-5788] Register signal_reg_reg in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:59]
WARNING: [Synth 8-5788] Register value_reg_reg in module uart_rs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:60]
INFO: [Synth 8-256] done synthesizing module 'uart_rs' (28#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:30]
WARNING: [Synth 8-6014] Unused sequential element vin2_hs_d0_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:429]
WARNING: [Synth 8-6014] Unused sequential element vin2_vs_d0_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:430]
WARNING: [Synth 8-6014] Unused sequential element vin2_de_d0_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:431]
WARNING: [Synth 8-6014] Unused sequential element vin2_data_d0_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:432]
WARNING: [Synth 8-6014] Unused sequential element vin2_hs_d1_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:434]
WARNING: [Synth 8-6014] Unused sequential element vin2_vs_d1_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:435]
WARNING: [Synth 8-6014] Unused sequential element vin2_de_d1_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:436]
WARNING: [Synth 8-6014] Unused sequential element vin2_data_d1_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:437]
WARNING: [Synth 8-6014] Unused sequential element vin2_hs_d2_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:439]
WARNING: [Synth 8-6014] Unused sequential element vin2_vs_d2_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:440]
WARNING: [Synth 8-6014] Unused sequential element vin2_de_d2_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:441]
WARNING: [Synth 8-6014] Unused sequential element vin2_data_d2_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:442]
WARNING: [Synth 8-3936] Found unconnected internal register 'vin1_data_d3_reg' and it is trimmed from '48' to '12' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:138]
WARNING: [Synth 8-3936] Found unconnected internal register 'vin1_data_d2_reg' and it is trimmed from '48' to '24' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'vin1_data_d1_reg' and it is trimmed from '48' to '24' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:417]
WARNING: [Synth 8-3936] Found unconnected internal register 'vin1_data_d0_reg' and it is trimmed from '48' to '24' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:412]
WARNING: [Synth 8-3848] Net pout2_hs in module/entity hdmi_loop does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:98]
WARNING: [Synth 8-3848] Net pout2_vs in module/entity hdmi_loop does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:99]
WARNING: [Synth 8-3848] Net pout2_de in module/entity hdmi_loop does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:100]
WARNING: [Synth 8-3848] Net pout2_data in module/entity hdmi_loop does not have driver. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:101]
INFO: [Synth 8-256] done synthesizing module 'hdmi_loop' (29#1) [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/hdmi_loop.v:4]
WARNING: [Synth 8-3917] design hdmi_loop has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design hdmi_loop has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[27] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[26] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[25] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[24] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[15] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[14] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[13] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[12] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[3] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[2] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[1] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[0] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[27] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[26] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[25] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[24] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[15] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[14] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[13] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[12] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[3] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[2] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[1] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[0] driven by constant 0
WARNING: [Synth 8-3331] design overlay has unconnected port sys_clk
WARNING: [Synth 8-3331] design overlay has unconnected port value[31]
WARNING: [Synth 8-3331] design overlay has unconnected port value[30]
WARNING: [Synth 8-3331] design overlay has unconnected port value[29]
WARNING: [Synth 8-3331] design overlay has unconnected port value[28]
WARNING: [Synth 8-3331] design simu_point has unconnected port sys_clk
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_hs
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_vs
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_de
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[35]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[34]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[33]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[32]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[31]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[30]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[29]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[28]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[23]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[22]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[21]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[20]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[19]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[18]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[17]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[16]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[11]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[10]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[9]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[8]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[7]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[6]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[5]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vout2_data[4]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[47]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[46]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[45]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[44]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[43]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[42]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[41]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[40]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[39]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[38]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[37]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[36]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[35]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[34]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[33]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[32]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[31]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[30]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[29]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[28]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[27]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[26]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[25]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin1_data[24]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_hs
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_vs
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_de
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[47]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[46]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[45]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[44]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[43]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[42]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[41]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[40]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[39]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[38]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[37]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[36]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[35]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[34]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[33]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[32]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[31]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[30]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[29]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[28]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[27]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[26]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[25]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[24]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[23]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[22]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[21]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[20]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[19]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[18]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[17]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[16]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[15]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[14]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[13]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[12]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[11]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[10]
WARNING: [Synth 8-3331] design hdmi_loop has unconnected port vin2_data[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 506.148 ; gain = 171.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2c_master_top_m0:i2c_read_req to constant 0 [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:162]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 506.148 ; gain = 171.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp8/sys_pll_in_context.xdc] for cell 'sys_pll_m0'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp8/sys_pll_in_context.xdc] for cell 'sys_pll_m0'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp9/plot_bram_in_context.xdc] for cell 'plot_m1/plot'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp9/plot_bram_in_context.xdc] for cell 'plot_m1/plot'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp10/rom_char_in_context.xdc] for cell 'overlay_m1/char_dis'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp10/rom_char_in_context.xdc] for cell 'overlay_m1/char_dis'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp11/icon_rom_in_context.xdc] for cell 'plot_m1/icon'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp11/icon_rom_in_context.xdc] for cell 'plot_m1/icon'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp12/rom_theta_data_in_context.xdc] for cell 'plot_m1/rom_theta_data_inst'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp12/rom_theta_data_in_context.xdc] for cell 'plot_m1/rom_theta_data_inst'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp13/bram_display_a_in_context.xdc] for cell 'overlay_m1/bram_display_a_inst'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp13/bram_display_a_in_context.xdc] for cell 'overlay_m1/bram_display_a_inst'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp14/bram_display_b_in_context.xdc] for cell 'overlay_m1/bram_display_b_inst'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp14/bram_display_b_in_context.xdc] for cell 'overlay_m1/bram_display_b_inst'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp15/ila_0_in_context.xdc] for cell 'plot_m1/scale_p/scale_inst'
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp15/ila_0_in_context.xdc] for cell 'plot_m1/scale_p/scale_inst'
Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_sys_pll' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc:273]
WARNING: [Vivado 12-508] No pins matched 'sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0'. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc:343]
WARNING: [Vivado 12-508] No pins matched 'sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0'. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc:344]
WARNING: [Vivado 12-508] No pins matched 'sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0'. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc:347]
WARNING: [Vivado 12-508] No pins matched 'sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0'. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc:348]
Finished Parsing XDC File [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/hdmi_loop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/constrs_1/new/hdmi_loop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_loop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_loop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 914.324 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'overlay_m1/bram_display_a_inst' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'overlay_m1/bram_display_b_inst' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'overlay_m1/char_dis' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'plot_m1/icon' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'plot_m1/plot' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'plot_m1/rom_theta_data_inst' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'plot_m1/scale_p/scale_inst' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 914.324 ; gain = 579.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 914.324 ; gain = 579.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp8/sys_pll_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  {D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp8/sys_pll_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp8/sys_pll_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  {D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-10652-DESKTOP-C8MV2TP/dcp8/sys_pll_in_context.xdc}, line 7).
Applied set_property DONT_TOUCH = true for overlay_m1/bram_display_a_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for overlay_m1/bram_display_b_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for overlay_m1/char_dis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for plot_m1/icon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for plot_m1/plot. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for plot_m1/rom_theta_data_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for plot_m1/scale_p/scale_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sys_pll_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 914.324 ; gain = 579.719
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:48]
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-5544] ROM "read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
INFO: [Synth 8-5546] ROM "ms_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "timer_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timer_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:94]
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'r_g_ypart_reg[17:0]' into 'r_r_ypart_reg[17:0]' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:64]
INFO: [Synth 8-4471] merging register 'r_b_ypart_reg[17:0]' into 'r_r_ypart_reg[17:0]' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:77]
WARNING: [Synth 8-6014] Unused sequential element r_g_ypart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:64]
WARNING: [Synth 8-6014] Unused sequential element r_b_ypart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:77]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:54]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:79]
WARNING: [Synth 8-6014] Unused sequential element r_b_cbpart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:78]
WARNING: [Synth 8-6014] Unused sequential element r_r_ypart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:52]
WARNING: [Synth 8-6014] Unused sequential element r_r_ypart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:52]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:84]
INFO: [Synth 8-5546] ROM "direction_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_direction_list" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_direction_list" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out1_value_list" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:140]
WARNING: [Synth 8-6014] Unused sequential element direction_index_reg[0] was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:155]
INFO: [Synth 8-5546] ROM "scale" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:353]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:353]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:355]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:355]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:357]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:357]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:359]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:359]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:353]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:353]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:355]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:355]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:357]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:357]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:359]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:359]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:353]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:353]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:355]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:355]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:357]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:357]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:359]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:359]
INFO: [Synth 8-5544] ROM "icon_x_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_x_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_x_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_x_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_x_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_addr_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_addr_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_addr_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_addr_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icon_addr_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icon_values" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icon_ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "danger_level_threshold" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "echo_intensity_threshold" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element theta_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:340]
INFO: [Synth 8-4471] merging register 'mouse_dis_start_x_reg[1][18:0]' into 'mouse_dis_start_x_reg[3][18:0]' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:306]
WARNING: [Synth 8-6014] Unused sequential element mouse_dis_start_x_reg[1] was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:306]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:216]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:214]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:206]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:208]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:205]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:251]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:251]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:216]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:214]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:206]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:208]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:205]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:251]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:251]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
WARNING: [Synth 8-3936] Found unconnected internal register 'color_g_temp_reg' and it is trimmed from '16' to '8' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:256]
WARNING: [Synth 8-3936] Found unconnected internal register 'color_b_temp_reg' and it is trimmed from '16' to '8' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:257]
WARNING: [Synth 8-3936] Found unconnected internal register 'color_r_ori_temp_reg' and it is trimmed from '16' to '8' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:258]
WARNING: [Synth 8-3936] Found unconnected internal register 'color_g_ori_temp_reg' and it is trimmed from '16' to '8' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'color_b_ori_temp_reg' and it is trimmed from '16' to '8' bits. [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:260]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:206]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:208]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:214]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:216]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:205]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:213]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:251]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:251]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
INFO: [Synth 8-5546] ROM "osd_x_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_x_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_x_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_addr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_dis_addr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "osd_ram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icon_color" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icon_color_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mouse_x_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alpha" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alpha_d0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:458]
WARNING: [Synth 8-6014] Unused sequential element longitude_value_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:472]
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruct_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruct_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruct_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruct_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruct_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_str" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:81]
WARNING: [Synth 8-6014] Unused sequential element instruct_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                 0000000000000001 |                             0000
           S_WR_DEV_ADDR |                 0000000000000010 |                             0001
           S_WR_REG_ADDR |                 0000000000010000 |                             0010
          S_WR_REG_ADDR1 |                 0000000000100000 |                             1101
               S_WR_DATA |                 0000000001000000 |                             0011
          S_RD_DEV_ADDR0 |                 0000000000000100 |                             0110
           S_WR_ERR_NACK |                 0000000000001000 |                             0101
               S_WR_STOP |                 0000000010000000 |                             1011
                S_WR_ACK |                 0000010000000000 |                             0100
           S_RD_REG_ADDR |                 0000100000000000 |                             0111
          S_RD_REG_ADDR1 |                 0001000000000000 |                             1110
          S_RD_DEV_ADDR1 |                 0010000000000000 |                             1000
               S_RD_DATA |                 0100000000000000 |                             1001
               S_RD_STOP |                 1000000000000000 |                             1010
                S_RD_ACK |                 0000000100000000 |                             1111
                  S_WAIT |                 0000001000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
          S_WR_I2C_CHECK |                              001 |                              001
           S_WR_I2C_WAIT |                              010 |                              100
                S_WR_I2C |                              011 |                              010
           S_WR_I2C_DONE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              001 |                              001
            stturnaround |                              011 |                              110
                  stsack |                              010 |                              100
                  stread |                              111 |                              010
                  stmack |                              100 |                              101
                 stwrite |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 914.324 ; gain = 579.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   3 Input     20 Bit       Adders := 6     
	   2 Input     19 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 45    
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 10    
	   2 Input     13 Bit       Adders := 5     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 26    
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 15    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 12    
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 13    
	               16 Bit    Registers := 45    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 68    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 78    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 126   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     24 Bit        Muxes := 14    
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  18 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	  32 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 26    
	   6 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	 257 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 13    
	   6 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 19    
	  15 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 207   
	  18 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 27    
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
	  20 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hdmi_loop 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module reset_power_on 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_power_on__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
Module lut_adv7619 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module YCbCr2RGB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 6     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module simu_point 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module scale_point 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module plot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 12    
	   3 Input     13 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
Module overlay 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 6     
	   2 Input     19 Bit       Adders := 11    
	   2 Input     16 Bit       Adders := 27    
	   2 Input     13 Bit       Adders := 5     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               19 Bit    Registers := 9     
	               16 Bit    Registers := 33    
	               12 Bit    Registers := 35    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 35    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 11    
	   5 Input     24 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module GlitchFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TWI_SlaveCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
Module EEPROM_8b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	 257 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element reset_power_on_m0/cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:48]
WARNING: [Synth 8-6014] Unused sequential element reset_power_on_m1/cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:48]
WARNING: [Synth 8-6014] Unused sequential element i2c_master_top_m0/i2c_read_data_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_master_top.v:236]
INFO: [Synth 8-5546] ROM "ms_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timer_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:94]
INFO: [Synth 8-5546] ROM "ms_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element timer_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/i2c_master/i2c_config.v:94]
INFO: [Synth 8-4471] merging register 'r_r_ypart_reg[15:0]' into 'r_r_ypart_reg[15:0]' [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:52]
WARNING: [Synth 8-6014] Unused sequential element r_r_ypart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:52]
WARNING: [Synth 8-6014] Unused sequential element r_r_crpart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:53]
WARNING: [Synth 8-6014] Unused sequential element r_r_ypart_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/YCbCr2RGB.v:52]
DSP Report: Generating DSP r_r_ypart_reg, operation Mode is: ((A:0xa8)*B)'.
DSP Report: register r_r_ypart_reg is absorbed into DSP r_r_ypart_reg.
DSP Report: operator r_r_ypart0 is absorbed into DSP r_r_ypart_reg.
DSP Report: Generating DSP r_r_sum0, operation Mode is: PCIN+((A:0x262)*B)'.
DSP Report: register r_r_crpart_reg is absorbed into DSP r_r_sum0.
DSP Report: operator r_r_crpart0 is absorbed into DSP r_r_sum0.
DSP Report: operator r_r_sum0 is absorbed into DSP r_r_sum0.
DSP Report: Generating DSP r_g_crpart_reg, operation Mode is: ((A:0x340)*B)'.
DSP Report: register r_g_crpart_reg is absorbed into DSP r_g_crpart_reg.
DSP Report: operator r_g_crpart0 is absorbed into DSP r_g_crpart_reg.
INFO: [Synth 8-5546] ROM "direction_index" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:140]
WARNING: [Synth 8-6014] Unused sequential element direction_index_reg[0] was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/simu_point.v:155]
WARNING: [Synth 8-6014] Unused sequential element theta_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:340]
DSP Report: Generating DSP addrb2, operation Mode is: A*(B:0x280).
DSP Report: operator addrb2 is absorbed into DSP addrb2.
DSP Report: Generating DSP addrb1, operation Mode is: (0 or PCIN)+(0 or (A:0x0):B)+(0 or (C:0xfffffffffd80)).
DSP Report: operator addrb1 is absorbed into DSP addrb1.
DSP Report: Generating DSP distance_sq0, operation Mode is: A*B.
DSP Report: operator distance_sq0 is absorbed into DSP distance_sq0.
DSP Report: Generating DSP distance_sq, operation Mode is: PCIN+A*B.
DSP Report: operator distance_sq is absorbed into DSP distance_sq.
DSP Report: operator distance_sq0 is absorbed into DSP distance_sq.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:277]
INFO: [Synth 8-5546] ROM "osd_x_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:458]
WARNING: [Synth 8-6014] Unused sequential element longitude_value_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/overlay.v:472]
WARNING: [Synth 8-6014] Unused sequential element instruct_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:114]
WARNING: [Synth 8-6014] Unused sequential element tx_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/uart_rs.v:81]
WARNING: [Synth 8-6014] Unused sequential element timing_gen_xy_m1/x_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element timing_gen_xy_m1/y_cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element reset_power_on_m0/cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:48]
WARNING: [Synth 8-6014] Unused sequential element reset_power_on_m1/cnt_reg was removed.  [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/imports/src/reset_power_on.v:48]
WARNING: [Synth 8-3917] design hdmi_loop has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design hdmi_loop has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[27] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[26] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[25] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[24] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[15] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[14] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[13] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[12] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[3] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[2] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[1] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout1_data[0] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[27] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[26] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[25] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[24] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[15] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[14] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[13] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[12] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[3] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[2] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[1] driven by constant 0
WARNING: [Synth 8-3917] design hdmi_loop has port vout2_data[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'YCbCr2RGB_m1/r_b_cbpart_reg[0]' (FDE) to 'YCbCr2RGB_m1/r_cb_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'YCbCr2RGB_m1/r_cb_data_reg[1]' (FDE) to 'YCbCr2RGB_m1/r_b_cbpart_reg[1]'
INFO: [Synth 8-3886] merging instance 'YCbCr2RGB_m1/r_cb_data_reg[2]' (FDE) to 'YCbCr2RGB_m1/r_b_cbpart_reg[2]'
INFO: [Synth 8-3886] merging instance 'YCbCr2RGB_m1/r_cb_data_reg[3]' (FDE) to 'YCbCr2RGB_m1/r_g_cbpart_reg[3]'
INFO: [Synth 8-3886] merging instance 'YCbCr2RGB_m1/r_b_cbpart_reg[1]' (FDE) to 'YCbCr2RGB_m1/r_g_cbpart_reg[1]'
INFO: [Synth 8-3886] merging instance 'YCbCr2RGB_m1/r_b_cbpart_reg[2]' (FDE) to 'YCbCr2RGB_m1/r_g_cbpart_reg[2]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][7]' (FDCE) to 'plot_m1/icon_values_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][7]' (FDCE) to 'plot_m1/icon_values_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][7]' (FDCE) to 'plot_m1/icon_values_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][7]' (FDCE) to 'plot_m1/icon_values_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[4][7]' (FDCE) to 'plot_m1/icon_values_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][7]' (FDCE) to 'plot_m1/icon_values_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][6]' (FDCE) to 'plot_m1/icon_values_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][6]' (FDCE) to 'plot_m1/icon_values_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][6]' (FDCE) to 'plot_m1/icon_values_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][6]' (FDCE) to 'plot_m1/icon_values_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[4][6]' (FDCE) to 'plot_m1/icon_values_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][6]' (FDCE) to 'plot_m1/icon_values_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][4]' (FDCE) to 'plot_m1/icon_values_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][4]' (FDCE) to 'plot_m1/icon_values_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][4]' (FDCE) to 'plot_m1/icon_values_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][4]' (FDCE) to 'plot_m1/icon_values_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[4][4]' (FDCE) to 'plot_m1/icon_values_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][4]' (FDCE) to 'plot_m1/icon_values_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][5]' (FDCE) to 'plot_m1/icon_values_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][5]' (FDCE) to 'plot_m1/icon_values_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][5]' (FDCE) to 'plot_m1/icon_values_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][5]' (FDCE) to 'plot_m1/icon_values_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[4][5]' (FDCE) to 'plot_m1/icon_values_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][5]' (FDCE) to 'plot_m1/icon_values_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][3]' (FDCE) to 'plot_m1/icon_values_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][3]' (FDCE) to 'plot_m1/icon_values_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][3]' (FDCE) to 'plot_m1/icon_values_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[4][3]' (FDCE) to 'plot_m1/icon_values_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][3]' (FDCE) to 'plot_m1/icon_values_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][1]' (FDCE) to 'plot_m1/icon_values_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][1]' (FDPE) to 'plot_m1/icon_values_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][1]' (FDPE) to 'plot_m1/icon_values_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][1]' (FDCE) to 'plot_m1/icon_values_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][1]' (FDPE) to 'plot_m1/icon_values_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][2]' (FDCE) to 'plot_m1/icon_values_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][2]' (FDPE) to 'plot_m1/icon_values_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][2]' (FDPE) to 'plot_m1/icon_values_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][2]' (FDPE) to 'plot_m1/icon_values_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[3][2]' (FDCE) to 'plot_m1/icon_values_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[8][0]' (FDCE) to 'plot_m1/icon_values_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[7][0]' (FDPE) to 'plot_m1/icon_values_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[6][0]' (FDCE) to 'plot_m1/icon_values_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[5][0]' (FDPE) to 'plot_m1/icon_values_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'plot_m1/icon_values_reg[4][0]' (FDCE) to 'plot_m1/icon_values_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\plot_m1/icon_region_active_reg[3] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/current_object_id_reg[7]' (FDE) to 'overlay_m1/current_object_id_reg[4]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/current_object_id_reg[6]' (FDE) to 'overlay_m1/current_object_id_reg[4]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/current_object_id_reg[4]' (FDE) to 'overlay_m1/current_object_id_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\current_object_id_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\latitude_value_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_width_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][12] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[4][13]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[4][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][13] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[4][14]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[4][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][14] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[4][15]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[4][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][15] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[4][16]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[4][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][16] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[4][17]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[4][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][17] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[4][18]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[2][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[4][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_width_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][12] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[2][13]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[2][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][13] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[2][14]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[2][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][14] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[2][15]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[2][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][15] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[2][16]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[2][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][16] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[2][17]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[2][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][17] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[2][18]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_width_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_width_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[3][18] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[3][13]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[3][14]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[3][15]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[3][16]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[3][17]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[3][18]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[1][13]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[1][14]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[1][15]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[1][16]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[1][17]' (FDE) to 'overlay_m1/mouse_dis_start_y_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_y_reg[1][18]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[3][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_width_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_width_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][12] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[3][13]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[3][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][13] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[3][14]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[3][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][14] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[3][15]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[3][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][15] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[3][16]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[3][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][16] )
INFO: [Synth 8-3886] merging instance 'overlay_m1/mouse_dis_start_x_reg[3][17]' (FDE) to 'overlay_m1/mouse_dis_start_x_reg[3][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_start_x_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_width_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (overlay_m1/\mouse_dis_values_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (overlay_m1/\mouse_dis_values_reg[3][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[10][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[8][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[7][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[6][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[4][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[2][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[1][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[0][6]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[10][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[8][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[7][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[6][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[4][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[2][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[1][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[0][7]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[10][5]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'overlay_m1/long_lati_values_reg[8][5]' (FDCE) to 'overlay_m1/long_lati_values_reg[0][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/error_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/error_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sta_condition_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/busy_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m1/i2c_master_top_m0/error_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m1/error_reg) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[2]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[1]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_r_sum_reg[0]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[2]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[1]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_g_sum_reg[0]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[2]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[1]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (YCbCr2RGB_m1/r_b_sum_reg[0]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_region_active_reg[3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][11]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][10]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[3][3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][11]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][10]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[2][3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][11]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][10]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[1][3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][11]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][10]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[0][3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][11]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][10]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][9]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][8]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][7]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][6]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][5]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][4]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_x_reg[4][3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_values_reg[8][3]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[4][15]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[4][14]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[4][13]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[4][12]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[3][15]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[3][14]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[3][13]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[3][12]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[2][15]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[2][14]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[2][13]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[2][12]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[1][15]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[1][14]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (plot_m1/icon_addr_reg[1][13]) is unused and will be removed from module hdmi_loop.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 914.324 ; gain = 579.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|lut_adv7619 | lut_data   | 64x32         | LUT            | 
|lut_adv7619 | lut_data   | 64x32         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|YCbCr2RGB   | ((A:0xa8)*B)'                                          | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|YCbCr2RGB   | PCIN+((A:0x262)*B)'                                    | 10     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|YCbCr2RGB   | ((A:0x340)*B)'                                         | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|plot        | A*(B:0x280)                                            | 19     | 10     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plot        | (0 or PCIN)+(0 or (A:0x0):B)+(0 or (C:0xfffffffffd80)) | 30     | 12     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|plot        | A*B                                                    | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plot        | PCIN+A*B                                               | 12     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_pll_m0/clk_out1' to pin 'sys_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_pll_m0/clk_out2' to pin 'sys_pll_m0/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_p'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1045.090 ; gain = 710.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1072.754 ; gain = 738.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/plot.v:331]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:84]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/FPGA display/08_4_hdmi_loop/hdmi_loop.srcs/sources_1/new/timing_gen_xy.v:75]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop YCbCr2RGB_m1/r_g_cbpart_reg[4] is being inverted and renamed to YCbCr2RGB_m1/r_g_cbpart_reg[4]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_loop   | plot_m1/pos_x_d2_reg[11]                     | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|hdmi_loop   | plot_m1/pos_y_d2_reg[11]                     | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|hdmi_loop   | plot_m1/hs_d2_reg                            | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|hdmi_loop   | plot_m1/de_d2_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdmi_loop   | plot_m1/icon_region_active_d2_reg[2]         | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|hdmi_loop   | plot_m1/i_data_d2_reg[23]                    | 5      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|hdmi_loop   | overlay_m1/d1_region_active_d2_reg[7]        | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|hdmi_loop   | overlay_m1/mouse_dis_region_active_d2_reg[2] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|hdmi_loop   | timing_gen_xy_m1/vs_d0_reg                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|hdmi_loop   | timing_gen_xy_m1/de_d0_reg                   | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |sys_pll        |         1|
|2     |rom_char       |         1|
|3     |bram_display_a |         1|
|4     |bram_display_b |         1|
|5     |ila_0          |         1|
|6     |plot_bram      |         1|
|7     |rom_theta_data |         1|
|8     |icon_rom       |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |bram_display_a |     1|
|2     |bram_display_b |     1|
|3     |icon_rom       |     1|
|4     |ila_0          |     1|
|5     |plot_bram      |     1|
|6     |rom_char       |     1|
|7     |rom_theta_data |     1|
|8     |sys_pll        |     1|
|9     |BUFG           |     1|
|10    |CARRY4         |   589|
|11    |DSP48E1        |     2|
|12    |DSP48E1_1      |     3|
|13    |DSP48E1_3      |     1|
|14    |DSP48E1_4      |     1|
|15    |LUT1           |   408|
|16    |LUT2           |   956|
|17    |LUT3           |   605|
|18    |LUT4           |  1051|
|19    |LUT5           |   588|
|20    |LUT6           |  1381|
|21    |MUXF7          |    44|
|22    |SRL16E         |    66|
|23    |FDCE           |   793|
|24    |FDPE           |   102|
|25    |FDRE           |  1520|
|26    |FDSE           |    22|
|27    |LDC            |    24|
|28    |IBUF           |    25|
|29    |IOBUF          |     6|
|30    |OBUF           |    58|
|31    |OBUFT          |    27|
+------+---------------+------+

Report Instance Areas: 
+------+------------------------+-------------------------------+------+
|      |Instance                |Module                         |Cells |
+------+------------------------+-------------------------------+------+
|1     |top                     |                               |  8388|
|2     |  EEPROM_8b_m0          |EEPROM_8b                      |   151|
|3     |    I2C_SlaveController |TWI_SlaveCtl_7                 |    98|
|4     |      GlitchF_SCL       |GlitchFilter_8                 |     9|
|5     |      GlitchF_SDA       |GlitchFilter_9                 |     9|
|6     |      SyncSCL           |SyncAsync_10                   |     2|
|7     |      SyncSDA           |SyncAsync_11                   |     2|
|8     |  EEPROM_8b_m1          |EEPROM_8b_0                    |   151|
|9     |    I2C_SlaveController |TWI_SlaveCtl                   |    98|
|10    |      GlitchF_SCL       |GlitchFilter                   |     9|
|11    |      GlitchF_SDA       |GlitchFilter_5                 |     9|
|12    |      SyncSCL           |SyncAsync                      |     2|
|13    |      SyncSDA           |SyncAsync_6                    |     2|
|14    |  YCbCr2RGB_m1          |YCbCr2RGB                      |   406|
|15    |  i2c_config_m0         |i2c_config                     |   447|
|16    |    i2c_master_top_m0   |i2c_master_top_2               |   316|
|17    |      byte_controller   |i2c_master_byte_ctrl_3         |   226|
|18    |        bit_controller  |i2c_master_bit_ctrl_4          |   157|
|19    |  i2c_config_m1         |i2c_config_1                   |   446|
|20    |    i2c_master_top_m0   |i2c_master_top                 |   315|
|21    |      byte_controller   |i2c_master_byte_ctrl           |   226|
|22    |        bit_controller  |i2c_master_bit_ctrl            |   157|
|23    |  overlay_m1            |overlay                        |  2482|
|24    |  plot_m1               |plot                           |  3318|
|25    |    scale_p             |scale_point                    |  1929|
|26    |      simu_p            |simu_point                     |   392|
|27    |  reset_power_on_m0     |reset_power_on                 |    49|
|28    |  reset_power_on_m1     |reset_power_on__parameterized0 |    52|
|29    |  timing_gen_xy_m1      |timing_gen_xy                  |   238|
|30    |  uart_rs_inst          |uart_rs                        |   435|
|31    |    uart_rx_inst        |uart_rx                        |   115|
|32    |    uart_tx_inst        |uart_tx                        |    80|
+------+------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1137.246 ; gain = 802.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 989 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1137.246 ; gain = 394.465
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1137.246 ; gain = 802.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  LDC => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
524 Infos, 395 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1137.246 ; gain = 804.414
INFO: [Common 17-1381] The checkpoint 'D:/FPGA display/08_4_hdmi_loop/hdmi_loop.runs/synth_1/hdmi_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_loop_utilization_synth.rpt -pb hdmi_loop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1137.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug 25 11:19:39 2023...
