> GATED SR LATCH

![sr latch( enable, nand)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/4f0bbc09-25eb-42a4-b11a-1882a802360b)

>>
