{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696526316946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696526316946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 14:18:36 2023 " "Processing started: Thu Oct 05 14:18:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696526316946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696526316946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696526316946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696526317059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317259 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-comportamento " "Found design unit 1: soma-comportamento" {  } { { "soma.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/soma.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/soma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtracao-comportamento " "Found design unit 1: subtracao-comportamento" {  } { { "subtracao.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/subtracao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317260 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtracao " "Found entity 1: subtracao" {  } { { "subtracao.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/subtracao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-comportamento " "Found design unit 1: and_gate-comportamento" {  } { { "and_gate.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/and_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317261 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/and_gate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-comportamento " "Found design unit 1: or_gate-comportamento" {  } { { "or_gate.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/or_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317262 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/or_gate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-comportamento " "Found design unit 1: not_gate-comportamento" {  } { { "not_gate.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/not_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317262 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/not_gate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_esquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_esquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_esquerda-comportamento " "Found design unit 1: shift_esquerda-comportamento" {  } { { "shift_esquerda.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/shift_esquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317263 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_esquerda " "Found entity 1: shift_esquerda" {  } { { "shift_esquerda.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/shift_esquerda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_direita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_direita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_direita-comportamento " "Found design unit 1: shift_direita-comportamento" {  } { { "shift_direita.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/shift_direita.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317264 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_direita " "Found entity 1: shift_direita" {  } { { "shift_direita.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/shift_direita.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317264 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1696526317265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incremento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incremento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incremento-comportamento " "Found design unit 1: incremento-comportamento" {  } { { "incremento.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/incremento.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317266 ""} { "Info" "ISGN_ENTITY_NAME" "1 incremento " "Found entity 1: incremento" {  } { { "incremento.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/incremento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decremento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decremento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decremento-comportamento " "Found design unit 1: decremento-comportamento" {  } { { "decremento.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/decremento.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317267 ""} { "Info" "ISGN_ENTITY_NAME" "1 decremento " "Found entity 1: decremento" {  } { { "decremento.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/decremento.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-comportamento " "Found design unit 1: display-comportamento" {  } { { "display.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317267 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696526317267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696526317267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696526317281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:inst_soma " "Elaborating entity \"soma\" for hierarchy \"soma:inst_soma\"" {  } { { "alu.vhd" "inst_soma" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracao subtracao:inst_sub " "Elaborating entity \"subtracao\" for hierarchy \"subtracao:inst_sub\"" {  } { { "alu.vhd" "inst_sub" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:inst_and " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:inst_and\"" {  } { { "alu.vhd" "inst_and" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:inst_or " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:inst_or\"" {  } { { "alu.vhd" "inst_or" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:inst_not " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:inst_not\"" {  } { { "alu.vhd" "inst_not" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_esquerda shift_esquerda:inst_esq " "Elaborating entity \"shift_esquerda\" for hierarchy \"shift_esquerda:inst_esq\"" {  } { { "alu.vhd" "inst_esq" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_direita shift_direita:inst_dir " "Elaborating entity \"shift_direita\" for hierarchy \"shift_direita:inst_dir\"" {  } { { "alu.vhd" "inst_dir" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incremento incremento:inst_inc " "Elaborating entity \"incremento\" for hierarchy \"incremento:inst_inc\"" {  } { { "alu.vhd" "inst_inc" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decremento decremento:inst_dec " "Elaborating entity \"decremento\" for hierarchy \"decremento:inst_dec\"" {  } { { "alu.vhd" "inst_dec" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst_mux " "Elaborating entity \"mux\" for hierarchy \"mux:inst_mux\"" {  } { { "alu.vhd" "inst_mux" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst_display " "Elaborating entity \"display\" for hierarchy \"display:inst_display\"" {  } { { "alu.vhd" "inst_display" { Text "C:/Users/Demop/OneDrive/Documentos/Sexto_Semestre/PHI/quartus2/VHDL_ALU-main/alu.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696526317311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1696526317611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696526317611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696526317621 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696526317621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1696526317621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696526317621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696526317628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 14:18:37 2023 " "Processing ended: Thu Oct 05 14:18:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696526317628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696526317628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696526317628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696526317628 ""}
