set of mini-projects which was implemented using Verilog HDL.
