#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep  6 12:16:59 2019
# Process ID: 15752
# Current directory: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1
# Command line: vivado -log microblaze_MCU_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_MCU_wrapper.tcl
# Log file: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/microblaze_MCU_wrapper.vds
# Journal file: /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source microblaze_MCU_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/filip/Basys3_HardestGame/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top microblaze_MCU_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15774 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1409.984 ; gain = 49.891 ; free physical = 3152 ; free virtual = 10015
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_wrapper' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/hdl/microblaze_MCU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:609]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_clk_wiz_1_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_clk_wiz_1_0' (1#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_mdm_1_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_mdm_1_0' (2#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_microblaze_0_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_microblaze_0_0' (3#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'microblaze_MCU_microblaze_0_0' requires 52 connections, but only 51 given [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:768]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_microblaze_0_axi_periph_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:981]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_Z5QX09' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:12]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_auto_cc_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_auto_cc_0' (4#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_Z5QX09' (5#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1YWURPA' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:228]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1YWURPA' (6#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:228]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1GQK8H8' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:1473]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1GQK8H8' (7#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:1473]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_xbar_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_xbar_0' (8#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_microblaze_0_axi_periph_0' (9#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:981]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_VVB949' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:374]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_dlmb_bram_if_cntlr_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_dlmb_bram_if_cntlr_0' (10#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_dlmb_v10_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_dlmb_v10_0' (11#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'microblaze_MCU_dlmb_v10_0' requires 25 connections, but only 24 given [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:520]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_ilmb_bram_if_cntlr_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_ilmb_bram_if_cntlr_0' (12#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_ilmb_v10_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_ilmb_v10_0' (13#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'microblaze_MCU_ilmb_v10_0' requires 25 connections, but only 24 given [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:566]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_lmb_bram_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_lmb_bram_0' (14#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'microblaze_MCU_lmb_bram_0' requires 16 connections, but only 14 given [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:591]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_VVB949' (15#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:374]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_ps2_keyboard_0_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_ps2_keyboard_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_ps2_keyboard_0_0' (16#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_ps2_keyboard_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_rst_clk_wiz_1_100M_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_rst_clk_wiz_1_100M_0' (17#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'microblaze_MCU_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:934]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_rst_clk_wiz_1_40M_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_rst_clk_wiz_1_40M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_rst_clk_wiz_1_40M_0' (18#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_rst_clk_wiz_1_40M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_40M' of module 'microblaze_MCU_rst_clk_wiz_1_40M_0' requires 10 connections, but only 6 given [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:943]
INFO: [Synth 8-6157] synthesizing module 'microblaze_MCU_vga_basic_control_0_0' [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_vga_basic_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_vga_basic_control_0_0' (19#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/.Xil/Vivado-15752-BoomBoom/realtime/microblaze_MCU_vga_basic_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU' (20#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/synth/microblaze_MCU.v:609]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_MCU_wrapper' (21#1) [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/hdl/microblaze_MCU_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1GQK8H8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GQK8H8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GQK8H8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GQK8H8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1YWURPA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1YWURPA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1YWURPA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1YWURPA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_araddr[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_Z5QX09 has unconnected port S_AXI_awaddr[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.734 ; gain = 95.641 ; free physical = 3165 ; free virtual = 10028
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.734 ; gain = 95.641 ; free physical = 3168 ; free virtual = 10031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.734 ; gain = 95.641 ; free physical = 3168 ; free virtual = 10031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0/microblaze_MCU_microblaze_0_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0/microblaze_MCU_dlmb_v10_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_v10_0/microblaze_MCU_ilmb_v10_0/microblaze_MCU_dlmb_v10_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_v10_0/microblaze_MCU_ilmb_v10_0/microblaze_MCU_dlmb_v10_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_bram_if_cntlr_0/microblaze_MCU_dlmb_bram_if_cntlr_0/microblaze_MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_dlmb_bram_if_cntlr_0/microblaze_MCU_dlmb_bram_if_cntlr_0/microblaze_MCU_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_bram_if_cntlr_0/microblaze_MCU_ilmb_bram_if_cntlr_0/microblaze_MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ilmb_bram_if_cntlr_0/microblaze_MCU_ilmb_bram_if_cntlr_0/microblaze_MCU_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_lmb_bram_0/microblaze_MCU_lmb_bram_0/microblaze_MCU_lmb_bram_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_lmb_bram_0/microblaze_MCU_lmb_bram_0/microblaze_MCU_lmb_bram_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0_in_context.xdc] for cell 'microblaze_MCU_i/mdm_1'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0/microblaze_MCU_mdm_1_0_in_context.xdc] for cell 'microblaze_MCU_i/mdm_1'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0_in_context.xdc] for cell 'microblaze_MCU_i/clk_wiz_1'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0_in_context.xdc] for cell 'microblaze_MCU_i/clk_wiz_1'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0/microblaze_MCU_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0_in_context.xdc] for cell 'microblaze_MCU_i/vga_basic_control_0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0_in_context.xdc] for cell 'microblaze_MCU_i/vga_basic_control_0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0_in_context.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0/microblaze_MCU_rst_clk_wiz_1_40M_0_in_context.xdc] for cell 'microblaze_MCU_i/rst_clk_wiz_1_40M'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_xbar_0/microblaze_MCU_xbar_0/microblaze_MCU_xbar_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_xbar_0/microblaze_MCU_xbar_0/microblaze_MCU_xbar_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ps2_keyboard_0_0/microblaze_MCU_ps2_keyboard_0_0/microblaze_MCU_ps2_keyboard_0_0_in_context.xdc] for cell 'microblaze_MCU_i/ps2_keyboard_0'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_ps2_keyboard_0_0/microblaze_MCU_ps2_keyboard_0_0/microblaze_MCU_ps2_keyboard_0_0_in_context.xdc] for cell 'microblaze_MCU_i/ps2_keyboard_0'
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0/microblaze_MCU_auto_cc_0_in_context.xdc] for cell 'microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc'
Parsing XDC File [/home/filip/Projects/xilinx/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/filip/Projects/xilinx/Basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/filip/Projects/xilinx/Basys3_Master.xdc:64]
Finished Parsing XDC File [/home/filip/Projects/xilinx/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/filip/Projects/xilinx/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/microblaze_MCU_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/filip/Projects/xilinx/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_MCU_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_MCU_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.133 ; gain = 0.000 ; free physical = 2916 ; free virtual = 9779
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.133 ; gain = 0.000 ; free physical = 2917 ; free virtual = 9780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.133 ; gain = 0.000 ; free physical = 2917 ; free virtual = 9780
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1746.133 ; gain = 0.000 ; free physical = 2917 ; free virtual = 9780
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'microblaze_MCU_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2992 ; free virtual = 9855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2992 ; free virtual = 9855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0/microblaze_MCU_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/vga_basic_control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/rst_clk_wiz_1_40M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/ps2_keyboard_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_MCU_i/microblaze_0_axi_periph/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2994 ; free virtual = 9857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2994 ; free virtual = 9858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design microblaze_MCU_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design microblaze_MCU_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design microblaze_MCU_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design microblaze_MCU_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2982 ; free virtual = 9847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'microblaze_MCU_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'microblaze_MCU_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_MCU_i/mdm_1/Dbg_Clk_0' to pin 'microblaze_MCU_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_MCU_i/mdm_1/Dbg_Update_0' to pin 'microblaze_MCU_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_MCU_i/clk_wiz_1/clk_out1' to pin 'microblaze_MCU_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_MCU_i/clk_wiz_1/clk_out2' to pin 'microblaze_MCU_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2861 ; free virtual = 9726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2861 ; free virtual = 9726
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2862 ; free virtual = 9727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |microblaze_MCU_xbar_0                |         1|
|2     |microblaze_MCU_auto_cc_0             |         1|
|3     |microblaze_MCU_clk_wiz_1_0           |         1|
|4     |microblaze_MCU_mdm_1_0               |         1|
|5     |microblaze_MCU_microblaze_0_0        |         1|
|6     |microblaze_MCU_ps2_keyboard_0_0      |         1|
|7     |microblaze_MCU_rst_clk_wiz_1_100M_0  |         1|
|8     |microblaze_MCU_rst_clk_wiz_1_40M_0   |         1|
|9     |microblaze_MCU_vga_basic_control_0_0 |         1|
|10    |microblaze_MCU_dlmb_bram_if_cntlr_0  |         1|
|11    |microblaze_MCU_dlmb_v10_0            |         1|
|12    |microblaze_MCU_ilmb_bram_if_cntlr_0  |         1|
|13    |microblaze_MCU_ilmb_v10_0            |         1|
|14    |microblaze_MCU_lmb_bram_0            |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |microblaze_MCU_auto_cc_0             |     1|
|2     |microblaze_MCU_clk_wiz_1_0           |     1|
|3     |microblaze_MCU_dlmb_bram_if_cntlr_0  |     1|
|4     |microblaze_MCU_dlmb_v10_0            |     1|
|5     |microblaze_MCU_ilmb_bram_if_cntlr_0  |     1|
|6     |microblaze_MCU_ilmb_v10_0            |     1|
|7     |microblaze_MCU_lmb_bram_0            |     1|
|8     |microblaze_MCU_mdm_1_0               |     1|
|9     |microblaze_MCU_microblaze_0_0        |     1|
|10    |microblaze_MCU_ps2_keyboard_0_0      |     1|
|11    |microblaze_MCU_rst_clk_wiz_1_100M_0  |     1|
|12    |microblaze_MCU_rst_clk_wiz_1_40M_0   |     1|
|13    |microblaze_MCU_vga_basic_control_0_0 |     1|
|14    |microblaze_MCU_xbar_0                |     1|
|15    |IBUF                                 |     3|
|16    |OBUF                                 |    23|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------------+------+
|      |Instance                      |Module                                   |Cells |
+------+------------------------------+-----------------------------------------+------+
|1     |top                           |                                         |  1234|
|2     |  microblaze_MCU_i            |microblaze_MCU                           |  1208|
|3     |    microblaze_0_axi_periph   |microblaze_MCU_microblaze_0_axi_periph_0 |   359|
|4     |      m00_couplers            |m00_couplers_imp_Z5QX09                  |    96|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_VVB949     |   496|
+------+------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.133 ; gain = 386.039 ; free physical = 2870 ; free virtual = 9727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1746.133 ; gain = 95.641 ; free physical = 2924 ; free virtual = 9781
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.141 ; gain = 386.039 ; free physical = 2934 ; free virtual = 9791
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.133 ; gain = 0.000 ; free physical = 2867 ; free virtual = 9724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1750.133 ; gain = 390.148 ; free physical = 2914 ; free virtual = 9771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.133 ; gain = 0.000 ; free physical = 2914 ; free virtual = 9771
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/filip/Basys3_HardestGame/vivado/microblaze_VGA/microblaze_VGA.runs/synth_1/microblaze_MCU_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_MCU_wrapper_utilization_synth.rpt -pb microblaze_MCU_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 12:17:31 2019...
