# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCD_to_seven_segment.srcs/sources_1/new/BCD_to_seven_segment.vhd" \
"../../../../BCD_to_seven_segment.srcs/sources_1/new/inv.vhd" \
"../../../../BCD_to_seven_segment.srcs/sim_1/new/tb_BCD_to_seven_segment.vhd" \

# Do not sort compile order
nosort
