{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594870081651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594870081652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 21:28:01 2020 " "Processing started: Wed Jul 15 21:28:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594870081652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594870081652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImageEqualizer -c ImageEqualizer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImageEqualizer -c ImageEqualizer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594870081652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594870081942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594870081942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/ls.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/ls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ls " "Found entity 1: ls" {  } { { "LANE/ls.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/ls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norm " "Found entity 1: norm" {  } { { "LANE/norm.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/norm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092716 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataMemory.sv(13) " "Verilog HDL information at dataMemory.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "dataMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/dataMemory.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1594870092716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file dataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorRegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectorRegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorRegisterFile " "Found entity 1: vectorRegisterFile" {  } { { "vectorRegisterFile.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/vectorRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalarRegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file scalarRegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalarRegisterFile " "Found entity 1: scalarRegisterFile" {  } { { "scalarRegisterFile.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/scalarRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092719 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/modelsim/vectorRegisterFile.sv " "Can't analyze file -- file simulation/modelsim/vectorRegisterFile.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1594870092720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogramRegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file histogramRegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogramRegisterFile " "Found entity 1: histogramRegisterFile" {  } { { "histogramRegisterFile.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/histogramRegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/inc.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/inc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inc " "Found entity 1: inc" {  } { { "LANE/inc.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/inc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/mods.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/mods.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mods " "Found entity 1: mods" {  } { { "LANE/mods.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/mods.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/mux_LANE.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/mux_LANE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_LANE " "Found entity 1: mux_LANE" {  } { { "LANE/mux_LANE.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/mux_LANE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/lane.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/lane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lane " "Found entity 1: lane" {  } { { "LANE/lane.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LANE/LANES.sv 1 1 " "Found 1 design units, including 1 entities, in source file LANE/LANES.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LANES " "Found entity 1: LANES" {  } { { "LANE/LANES.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/LANES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/add.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU/add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "ALU/add.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "ALU/cmp.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/cmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/mux_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU/mux_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ALU " "Found entity 1: mux_ALU" {  } { { "ALU/mux_ALU.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/mux_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU/flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "ALU/flags.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092726 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU/tb_ALU.sv " "Can't analyze file -- file ALU/tb_ALU.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1594870092726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vector " "Found entity 1: mux_vector" {  } { { "mux_vector.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_vector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCREG.sv 1 1 " "Found 1 design units, including 1 entities, in source file PCREG.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCREG " "Found entity 1: PCREG" {  } { { "PCREG.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/PCREG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipe_FtoD.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipe_FtoD.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_FtoD " "Found entity 1: pipe_FtoD" {  } { { "pipeline/pipe_FtoD.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline/pipe_FtoD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipe_DtoE.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipe_DtoE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_DtoE " "Found entity 1: pipe_DtoE" {  } { { "pipeline/pipe_DtoE.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline/pipe_DtoE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipe_EtoM.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipe_EtoM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_EtoM " "Found entity 1: pipe_EtoM" {  } { { "pipeline/pipe_EtoM.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline/pipe_EtoM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipe_MtoW.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipe_MtoW.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_MtoW " "Found entity 1: pipe_MtoW" {  } { { "pipeline/pipe_MtoW.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline/pipe_MtoW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_WB " "Found entity 1: mux_WB" {  } { { "mux_WB.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_VorH.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_VorH.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_VorH " "Found entity 1: mux_VorH" {  } { { "mux_VorH.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_VorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_HSrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_HSrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_HSrc " "Found entity 1: mux_HSrc" {  } { { "mux_HSrc.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_HSrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ImmSrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_ImmSrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ImmSrc " "Found entity 1: mux_ImmSrc" {  } { { "mux_ImmSrc.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_ImmSrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_GET8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_GET8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_GET8 " "Found entity 1: mux_GET8" {  } { { "mux_GET8.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/mux_GET8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594870092735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594870092735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "suma_R ALU.sv(34) " "Verilog HDL Implicit Net warning at ALU.sv(34): created implicit net for \"suma_R\"" {  } { { "ALU/ALU.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594870092735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE pipeline.sv(84) " "Verilog HDL Implicit Net warning at pipeline.sv(84): created implicit net for \"FlushE\"" {  } { { "pipeline.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594870092735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlagsW_D pipeline.sv(86) " "Verilog HDL Implicit Net warning at pipeline.sv(86): created implicit net for \"FlagsW_D\"" {  } { { "pipeline.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594870092735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushW pipeline.sv(114) " "Verilog HDL Implicit Net warning at pipeline.sv(114): created implicit net for \"FlushW\"" {  } { { "pipeline.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594870092735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataFromMem_W pipeline.sv(118) " "Verilog HDL Implicit Net warning at pipeline.sv(118): created implicit net for \"DataFromMem_W\"" {  } { { "pipeline.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1594870092735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594870092796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pc mux_pc:mux_pc " "Elaborating entity \"mux_pc\" for hierarchy \"mux_pc:mux_pc\"" {  } { { "pipeline.sv" "mux_pc" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCREG PCREG:PCREG " "Elaborating entity \"PCREG\" for hierarchy \"PCREG:PCREG\"" {  } { { "pipeline.sv" "PCREG" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "pipeline.sv" "adder" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMemory\"" {  } { { "pipeline.sv" "instructionMemory" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092839 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "36 0 63 instructionMemory.sv(8) " "Verilog HDL warning at instructionMemory.sv(8): number of words (36) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instructionMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/instructionMemory.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1594870092839 "|pipeline|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructionMemory.sv(5) " "Net \"memory.data_a\" at instructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/instructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1594870092839 "|pipeline|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructionMemory.sv(5) " "Net \"memory.waddr_a\" at instructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/instructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1594870092839 "|pipeline|instructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructionMemory.sv(5) " "Net \"memory.we_a\" at instructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/instructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1594870092839 "|pipeline|instructionMemory:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_FtoD pipe_FtoD:pipe_FtoD " "Elaborating entity \"pipe_FtoD\" for hierarchy \"pipe_FtoD:pipe_FtoD\"" {  } { { "pipeline.sv" "pipe_FtoD" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "pipeline.sv" "decoder" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit\"" {  } { { "pipeline.sv" "controlUnit" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(22) " "Verilog HDL assignment warning at controlUnit.sv(22): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(39) " "Verilog HDL assignment warning at controlUnit.sv(39): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(56) " "Verilog HDL assignment warning at controlUnit.sv(56): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(73) " "Verilog HDL assignment warning at controlUnit.sv(73): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(90) " "Verilog HDL assignment warning at controlUnit.sv(90): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(107) " "Verilog HDL assignment warning at controlUnit.sv(107): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(124) " "Verilog HDL assignment warning at controlUnit.sv(124): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(141) " "Verilog HDL assignment warning at controlUnit.sv(141): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(158) " "Verilog HDL assignment warning at controlUnit.sv(158): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(175) " "Verilog HDL assignment warning at controlUnit.sv(175): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(192) " "Verilog HDL assignment warning at controlUnit.sv(192): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(209) " "Verilog HDL assignment warning at controlUnit.sv(209): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(226) " "Verilog HDL assignment warning at controlUnit.sv(226): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controlUnit.sv(243) " "Verilog HDL assignment warning at controlUnit.sv(243): truncated value with size 3 to match size of target (2)" {  } { { "controlUnit.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/controlUnit.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092842 "|pipeline|controlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalarRegisterFile scalarRegisterFile:scalarRegisterFile " "Elaborating entity \"scalarRegisterFile\" for hierarchy \"scalarRegisterFile:scalarRegisterFile\"" {  } { { "pipeline.sv" "scalarRegisterFile" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorRegisterFile vectorRegisterFile:vectorRegisterFile " "Elaborating entity \"vectorRegisterFile\" for hierarchy \"vectorRegisterFile:vectorRegisterFile\"" {  } { { "pipeline.sv" "vectorRegisterFile" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vector mux_vector:mux_vector " "Elaborating entity \"mux_vector\" for hierarchy \"mux_vector:mux_vector\"" {  } { { "pipeline.sv" "mux_vector" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_HSrc mux_HSrc:mux_HSrc " "Elaborating entity \"mux_HSrc\" for hierarchy \"mux_HSrc:mux_HSrc\"" {  } { { "pipeline.sv" "mux_HSrc" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogramRegisterFile histogramRegisterFile:histogramRegisterFile " "Elaborating entity \"histogramRegisterFile\" for hierarchy \"histogramRegisterFile:histogramRegisterFile\"" {  } { { "pipeline.sv" "histogramRegisterFile" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092847 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "histogram_register_memory " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"histogram_register_memory\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1594870092886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_VorH mux_VorH:mux_VorH " "Elaborating entity \"mux_VorH\" for hierarchy \"mux_VorH:mux_VorH\"" {  } { { "pipeline.sv" "mux_VorH" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_DtoE pipe_DtoE:pipe_DtoE " "Elaborating entity \"pipe_DtoE\" for hierarchy \"pipe_DtoE:pipe_DtoE\"" {  } { { "pipeline.sv" "pipe_DtoE" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ImmSrc mux_ImmSrc:mux_ImmSrc " "Elaborating entity \"mux_ImmSrc\" for hierarchy \"mux_ImmSrc:mux_ImmSrc\"" {  } { { "pipeline.sv" "mux_ImmSrc" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "pipeline.sv" "ALU" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ls_res ALU.sv(22) " "Verilog HDL or VHDL warning at ALU.sv(22): object \"ls_res\" assigned a value but never read" {  } { { "ALU/ALU.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1594870092892 "|pipeline|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add ALU:ALU\|add:ADD " "Elaborating entity \"add\" for hierarchy \"ALU:ALU\|add:ADD\"" {  } { { "ALU/ALU.sv" "ADD" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp ALU:ALU\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"ALU:ALU\|cmp:CMP\"" {  } { { "ALU/ALU.sv" "CMP" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU ALU:ALU\|mux_ALU:mux_ALU " "Elaborating entity \"mux_ALU\" for hierarchy \"ALU:ALU\|mux_ALU:mux_ALU\"" {  } { { "ALU/ALU.sv" "mux_ALU" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags ALU:ALU\|flags:flags_F " "Elaborating entity \"flags\" for hierarchy \"ALU:ALU\|flags:flags_F\"" {  } { { "ALU/ALU.sv" "flags_F" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/ALU/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LANES LANES:LANES " "Elaborating entity \"LANES\" for hierarchy \"LANES:LANES\"" {  } { { "pipeline.sv" "LANES" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lane LANES:LANES\|lane:lane3 " "Elaborating entity \"lane\" for hierarchy \"LANES:LANES\|lane:lane3\"" {  } { { "LANE/LANES.sv" "lane3" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/LANES.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IdxFlag lane.sv(10) " "Verilog HDL or VHDL warning at lane.sv(10): object \"IdxFlag\" assigned a value but never read" {  } { { "LANE/lane.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1594870092910 "|pipeline|LANES:LANES|lane:lane3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm LANES:LANES\|lane:lane3\|norm:NORM " "Elaborating entity \"norm\" for hierarchy \"LANES:LANES\|lane:lane3\|norm:NORM\"" {  } { { "LANE/lane.sv" "NORM" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 norm.sv(5) " "Verilog HDL assignment warning at norm.sv(5): truncated value with size 32 to match size of target (16)" {  } { { "LANE/norm.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/norm.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594870092910 "|pipeline|LANES:LANES|lane:lane3|norm:NORM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc LANES:LANES\|lane:lane3\|inc:INC " "Elaborating entity \"inc\" for hierarchy \"LANES:LANES\|lane:lane3\|inc:INC\"" {  } { { "LANE/lane.sv" "INC" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls LANES:LANES\|lane:lane3\|ls:LS " "Elaborating entity \"ls\" for hierarchy \"LANES:LANES\|lane:lane3\|ls:LS\"" {  } { { "LANE/lane.sv" "LS" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mods LANES:LANES\|lane:lane3\|mods:MODS " "Elaborating entity \"mods\" for hierarchy \"LANES:LANES\|lane:lane3\|mods:MODS\"" {  } { { "LANE/lane.sv" "MODS" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp mods.sv(5) " "Verilog HDL or VHDL warning at mods.sv(5): object \"tmp\" assigned a value but never read" {  } { { "LANE/mods.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/mods.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1594870092912 "|pipeline|LANES:LANES|lane:lane3|mods:MODS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_LANE LANES:LANES\|lane:lane3\|mux_LANE:mux_lane " "Elaborating entity \"mux_LANE\" for hierarchy \"LANES:LANES\|lane:lane3\|mux_LANE:mux_lane\"" {  } { { "LANE/lane.sv" "mux_lane" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/LANE/lane.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_GET8 mux_GET8:mux_GET8 " "Elaborating entity \"mux_GET8\" for hierarchy \"mux_GET8:mux_GET8\"" {  } { { "pipeline.sv" "mux_GET8" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_EtoM pipe_EtoM:pipe_EtoM " "Elaborating entity \"pipe_EtoM\" for hierarchy \"pipe_EtoM:pipe_EtoM\"" {  } { { "pipeline.sv" "pipe_EtoM" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMemory\"" {  } { { "pipeline.sv" "dataMemory" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092923 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24576 0 49151 dataMemory.sv(10) " "Verilog HDL warning at dataMemory.sv(10): number of words (24576) in memory file does not match the number of elements in the address range \[0:49151\]" {  } { { "dataMemory.sv" "" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/dataMemory.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1594870092924 "|pipeline|dataMemory:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_MtoW pipe_MtoW:pipe_MtoW " "Elaborating entity \"pipe_MtoW\" for hierarchy \"pipe_MtoW:pipe_MtoW\"" {  } { { "pipeline.sv" "pipe_MtoW" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_WB mux_WB:mux_WB " "Elaborating entity \"mux_WB\" for hierarchy \"mux_WB:mux_WB\"" {  } { { "pipeline.sv" "mux_WB" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594870092927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093420 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093420 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093422 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093422 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "reset" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "enable " "Net \"enable\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "enable" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "reset" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl_D\[2\] " "Net \"ALUControl_D\[2\]\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "ALUControl_D\[2\]" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "enable " "Net \"enable\" is missing source, defaulting to GND" {  } { { "pipeline.sv" "enable" { Text "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/pipeline.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594870093423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1594870093709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/output_files/ImageEqualizer.map.smsg " "Generated suppressed messages file /home/alecastrillo/Cursos/Arqui/ProyectoII/ProyectoII-ArquiII/QuartusProject/output_files/ImageEqualizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1594870093727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1289 " "Peak virtual memory: 1289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594870093734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 21:28:13 2020 " "Processing ended: Wed Jul 15 21:28:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594870093734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594870093734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594870093734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594870093734 ""}
