
---------- Begin Simulation Statistics ----------
final_tick                                74028992000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 438102                       # Simulator instruction rate (inst/s)
host_mem_usage                                8639700                       # Number of bytes of host memory used
host_op_rate                                   814187                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.98                       # Real time elapsed on the host
host_tick_rate                             4633121608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13009213                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074029                       # Number of seconds simulated
sim_ticks                                 74028992000                       # Number of ticks simulated
system.cpu.Branches                           1561349                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13009213                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1620186                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1719                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1008685                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           410                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9486880                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          9752                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         74028992                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   74028992                       # Number of busy cycles
system.cpu.num_cc_register_reads              8122738                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4572935                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1230251                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 163392                       # Number of float alu accesses
system.cpu.num_fp_insts                        163392                       # number of float instructions
system.cpu.num_fp_register_reads               232562                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               98740                       # number of times the floating registers were written
system.cpu.num_func_calls                      180262                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12877547                       # Number of integer alu accesses
system.cpu.num_int_insts                     12877547                       # number of integer instructions
system.cpu.num_int_register_reads            25289056                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10396544                       # number of times the integer registers were written
system.cpu.num_load_insts                     1619997                       # Number of load instructions
system.cpu.num_mem_refs                       2628667                       # number of memory refs
system.cpu.num_store_insts                    1008670                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 44483      0.34%      0.34% # Class of executed instruction
system.cpu.op_class::IntAlu                  10207709     78.46%     78.81% # Class of executed instruction
system.cpu.op_class::IntMult                     9662      0.07%     78.88% # Class of executed instruction
system.cpu.op_class::IntDiv                     36824      0.28%     79.16% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4667      0.04%     79.20% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                       22      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.20% # Class of executed instruction
system.cpu.op_class::SimdAlu                    20608      0.16%     79.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                       24      0.00%     79.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                    14886      0.11%     79.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                   41735      0.32%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShift                      7      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  44      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   2      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.79% # Class of executed instruction
system.cpu.op_class::MemRead                  1604703     12.33%     92.13% # Class of executed instruction
system.cpu.op_class::MemWrite                  953379      7.33%     99.46% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15294      0.12%     99.57% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              55291      0.43%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13009352                       # Class of executed instruction
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       280737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops       195418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         558326                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops           195418                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              40098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4041                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36974                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7824                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40098                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       136865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       136865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 136865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3325632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3325632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3325632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47928                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47928                       # Request fanout histogram
system.membus.reqLayer0.occupancy           105107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          258000000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9292187                       # number of demand (read+write) hits
system.icache.demand_hits::total              9292187                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9292187                       # number of overall hits
system.icache.overall_hits::total             9292187                       # number of overall hits
system.icache.demand_misses::.cpu.inst         194693                       # number of demand (read+write) misses
system.icache.demand_misses::total             194693                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        194693                       # number of overall misses
system.icache.overall_misses::total            194693                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  36289572000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  36289572000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  36289572000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  36289572000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9486880                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9486880                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9486880                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9486880                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.020522                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.020522                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.020522                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.020522                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 186393.820014                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 186393.820014                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 186393.820014                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 186393.820014                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       194693                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        194693                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       194693                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       194693                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  35900186000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  35900186000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  35900186000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  35900186000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.020522                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.020522                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.020522                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.020522                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 184393.820014                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 184393.820014                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 184393.820014                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 184393.820014                       # average overall mshr miss latency
system.icache.replacements                     194181                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9292187                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9292187                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        194693                       # number of ReadReq misses
system.icache.ReadReq_misses::total            194693                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  36289572000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  36289572000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9486880                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9486880                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.020522                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.020522                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 186393.820014                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 186393.820014                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       194693                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       194693                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  35900186000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  35900186000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020522                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.020522                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 184393.820014                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 184393.820014                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               502.977907                       # Cycle average of tags in use
system.icache.tags.total_refs                 9486880                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                194693                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 48.727381                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   502.977907                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982379                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982379                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9681573                       # Number of tag accesses
system.icache.tags.data_accesses              9681573                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         2218432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          848576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3067008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      2218432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        2218432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       258624                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           258624                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            34663                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            13259                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                47922                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          4041                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                4041                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           29967070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11462752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               41429823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      29967070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          29967070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3493550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3493550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3493550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          29967070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11462752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              44923373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      4040.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     34663.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13140.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013867883750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           223                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           223                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               118653                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3794                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        47922                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        4041                       # Number of write requests accepted
system.mem_ctrl.readBursts                      47922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      4041                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               7328                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               4491                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1310                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               4373                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               3328                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2831                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2927                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1423                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1749                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              3818                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2499                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2988                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1934                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2037                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2513                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                269                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                121                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                199                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                318                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                408                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                174                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                284                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               325                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               297                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               259                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               163                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               351                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.29                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     660853250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   239015000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1557159500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13824.51                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32574.51                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     23463                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     2845                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  49.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 70.42                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  47922                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  4041                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    47740                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       54                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     225                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     223                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        25509                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     130.002117                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    101.763298                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    121.024971                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         14614     57.29%     57.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         7625     29.89%     87.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1960      7.68%     94.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          571      2.24%     97.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          258      1.01%     98.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          385      1.51%     99.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           27      0.11%     99.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           23      0.09%     99.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           46      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         25509                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      213.412556                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     141.339877                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     312.085791                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            163     73.09%     73.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           47     21.08%     94.17% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            9      4.04%     98.21% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            3      1.35%     99.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            223                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          223                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       18.008969                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.008730                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.094489                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               221     99.10%     99.10% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            223                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 3059392                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     7616                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   257024                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3067008                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                258624                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         41.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          3.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      41.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.35                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.32                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    74026840000                       # Total gap between requests
system.mem_ctrl.avgGap                     1424606.74                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      2218432                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       840960                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       257024                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 29967070.198659464717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 11359873.710018906742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 3471937.048663312569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        34663                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        13259                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         4041                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst   1094556500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    462603000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1662580591500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31577.09                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34889.74                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 411428010.76                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     50.75                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              78133020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              41521095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            141314880                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            11217780                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5843382480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       15978214920                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       14971794240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         37065578415                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         500.690033                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  38764462500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2471820000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  32792709500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy             104015520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              55285560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            199998540                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             9745740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5843382480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       20117646690                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       11485956960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         37816031490                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         510.827319                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  29662665000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2471820000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  41894507000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           71824                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           41225                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              113049                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          71824                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          41225                       # number of overall hits
system.l2cache.overall_hits::total             113049                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst        122869                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         41671                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            164540                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst       122869                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        41671                       # number of overall misses
system.l2cache.overall_misses::total           164540                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  33805561000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  12900926000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  46706487000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  33805561000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  12900926000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  46706487000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       194693                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        82896                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          277589                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       194693                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        82896                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         277589                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.631091                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.502690                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.592747                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.631091                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.502690                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.592747                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 275134.989298                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 309590.026637                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 283860.988210                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 275134.989298                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 309590.026637                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 283860.988210                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          22728                       # number of writebacks
system.l2cache.writebacks::total                22728                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst       122869                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        41671                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       164540                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst       122869                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        41671                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       164540                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  31348181000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  12067506000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  43415687000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  31348181000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  12067506000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  43415687000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.631091                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.502690                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.592747                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.631091                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.502690                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.592747                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 255134.989298                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 289590.026637                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 263860.988210                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 255134.989298                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 289590.026637                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 263860.988210                       # average overall mshr miss latency
system.l2cache.replacements                    194791                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        52049                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        52049                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        52049                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        52049                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks       115315                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total       115315                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         2319                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            2319                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1853                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1853                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     61204000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     61204000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         4172                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         4172                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.444151                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.444151                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 33029.681597                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 33029.681597                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1853                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1853                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data    150089000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total    150089000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.444151                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.444151                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 80997.841338                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 80997.841338                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         9146                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             9146                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        11346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          11346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   6140662000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   6140662000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        20492                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        20492                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.553679                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.553679                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 541218.226688                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 541218.226688                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        11346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        11346                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   5913742000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   5913742000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.553679                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.553679                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 521218.226688                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 521218.226688                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        71824                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        32079                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       103903                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst       122869                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        30325                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       153194                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  33805561000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   6760264000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  40565825000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       194693                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        62404                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       257097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.631091                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.485946                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.595861                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 275134.989298                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 222927.089860                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 264800.351189                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst       122869                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        30325                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       153194                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  31348181000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   6153764000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  37501945000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.631091                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485946                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.595861                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 255134.989298                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 202927.089860                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 244800.351189                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1015.809553                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 441775                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               195815                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.256084                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   170.283063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   540.243945                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   305.282545                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.166292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.527582                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.298127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.992002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               754140                       # Number of tag accesses
system.l2cache.tags.data_accesses              754140                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            85106                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            24909                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total               110015                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           85106                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           24909                       # number of overall hits
system.l3Dram.overall_hits::total              110015                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          37763                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          16747                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              54510                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         37763                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         16747                       # number of overall misses
system.l3Dram.overall_misses::total             54510                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  24427526000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   9920943000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  34348469000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  24427526000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   9920943000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  34348469000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst       122869                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        41656                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           164525                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst       122869                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        41656                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          164525                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.307344                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.402031                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.331317                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.307344                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.402031                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.331317                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 646864.020337                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 592401.206186                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 630131.517153                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 646864.020337                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 592401.206186                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 630131.517153                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs          48726                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                   118                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   412.932203                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            9487                       # number of writebacks
system.l3Dram.writebacks::total                  9487                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        37763                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        16747                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         54510                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        37763                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        16747                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        54510                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  22501613000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   9066846000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  31568459000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  22501613000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   9066846000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  31568459000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.307344                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.402031                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.331317                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.307344                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.402031                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.331317                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 595864.020337                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 541401.206186                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 579131.517153                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 595864.020337                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 541401.206186                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 579131.517153                       # average overall mshr miss latency
system.l3Dram.replacements                      56891                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        22728                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        22728                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        22728                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        22728                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        29536                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        29536                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1780                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1780                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           88                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             88                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         1868                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1868                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.047109                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.047109                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           88                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           88                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     16762000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     16762000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.047109                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.047109                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 190477.272727                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 190477.272727                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          2847                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              2847                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         8484                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            8484                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   5529333000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   5529333000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        11331                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         11331                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.748742                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.748742                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 651736.562942                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 651736.562942                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         8484                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         8484                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   5096649000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   5096649000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.748742                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.748742                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 600736.562942                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 600736.562942                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        85106                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        22062                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total        107168                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        37763                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         8263                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        46026                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  24427526000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   4391610000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  28819136000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst       122869                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        30325                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total       153194                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.307344                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.272481                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.300443                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 646864.020337                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 531478.881762                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 626149.046191                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        37763                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         8263                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        46026                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  22501613000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   3970197000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  26471810000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.307344                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.272481                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.300443                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 595864.020337                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 480478.881762                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 575149.046191                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3820.351547                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  305260                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 60987                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  5.005329                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   327.023264                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1644.292667                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1849.035616                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.079840                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.401439                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.451425                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.932703                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1120                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2386                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                395918                       # Number of tag accesses
system.l3Dram.tags.data_accesses               395918                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2534370                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2534370                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2541468                       # number of overall hits
system.dcache.overall_hits::total             2541468                       # number of overall hits
system.dcache.demand_misses::.cpu.data          85923                       # number of demand (read+write) misses
system.dcache.demand_misses::total              85923                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         87264                       # number of overall misses
system.dcache.overall_misses::total             87264                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  14012958000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  14012958000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  14012958000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  14012958000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2620293                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2620293                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2628732                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2628732                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.032791                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.032791                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.033196                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.033196                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 163087.392200                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 163087.392200                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 160581.201870                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 160581.201870                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs          63053                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                   345                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs   182.762319                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           52049                       # number of writebacks
system.dcache.writebacks::total                 52049                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        85923                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         85923                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        87068                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        87068                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  13841112000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  13841112000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  14281552000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  14281552000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.032791                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.032791                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.033122                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.033122                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 161087.392200                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 161087.392200                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 164027.564662                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 164027.564662                       # average overall mshr miss latency
system.dcache.replacements                      82384                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1550487                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1550487                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         61259                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             61259                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   7309723000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   7309723000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1611746                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1611746                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.038008                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.038008                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 119324.882874                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 119324.882874                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        61259                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        61259                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   7187205000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   7187205000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038008                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.038008                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 117324.882874                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 117324.882874                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         983883                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             983883                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        24664                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            24664                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   6703235000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   6703235000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1008547                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1008547                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.024455                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.024455                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 271782.152125                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 271782.152125                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        24664                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        24664                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   6653907000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   6653907000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024455                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.024455                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 269782.152125                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 269782.152125                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          7098                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              7098                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data         1341                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total            1341                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         8439                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          8439                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.158905                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.158905                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data         1145                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total         1145                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    440440000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    440440000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.135680                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.135680                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 384663.755459                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 384663.755459                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               508.826954                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2628536                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 82896                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 31.708840                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   508.826954                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.993803                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.993803                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2711628                       # Number of tag accesses
system.dcache.tags.data_accesses              2711628                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         3100                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         3488                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           6588                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         3100                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         3488                       # number of overall hits
system.DynamicCache.overall_hits::total          6588                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        34663                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        13259                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        47922                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        34663                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        13259                       # number of overall misses
system.DynamicCache.overall_misses::total        47922                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  20172700000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7758768000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  27931468000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  20172700000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7758768000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  27931468000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        37763                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        16747                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        54510                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        37763                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        16747                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        54510                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.917909                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.791724                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.879141                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.917909                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.791724                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.879141                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581966.361827                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 585169.922317                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582852.719002                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581966.361827                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 585169.922317                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582852.719002                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs        27827                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs   255.293578                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         4041                       # number of writebacks
system.DynamicCache.writebacks::total            4041                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        34663                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        13259                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        47922                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        34663                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        13259                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        47922                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  15666510000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   6035098000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  21701608000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  15666510000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   6035098000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  21701608000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.917909                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.791724                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.879141                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.917909                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.791724                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.879141                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451966.361827                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 455169.922317                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452852.719002                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451966.361827                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 455169.922317                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452852.719002                       # average overall mshr miss latency
system.DynamicCache.replacements                53009                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         9487                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         9487                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         9487                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         9487                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        36247                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        36247                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           82                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           82                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            6                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data           88                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           88                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.068182                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.068182                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       828000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       828000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.068182                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.068182                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          660                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          660                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         7824                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         7824                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   4578165000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   4578165000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         8484                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         8484                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.922207                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.922207                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 585143.788344                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 585143.788344                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         7824                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         7824                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   3561045000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   3561045000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.922207                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.922207                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 455143.788344                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 455143.788344                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         3100                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         2828                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         5928                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        34663                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         5435                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        40098                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  20172700000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   3180603000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  23353303000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        37763                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         8263                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        46026                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.917909                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.657751                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.871203                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581966.361827                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585207.543698                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 582405.681081                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        34663                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         5435                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        40098                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  15666510000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   2474053000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  18140563000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.917909                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.657751                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.871203                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451966.361827                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455207.543698                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 452405.681081                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3820.358740                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             69363                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           57105                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.214657                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1556.950495                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   963.757460                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1299.650785                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.380115                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.235292                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.317298                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.932705                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1111                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         2452                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          162721                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         162721                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              257097                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         88305                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            484006                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              4172                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             4172                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              20492                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             20492                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         257097                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       256520                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       583567                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  840087                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      8636480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     12460352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 21096832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            295746                       # Total snoops (count)
system.l2bar.snoopTraffic                     2320384                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             577507                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.338384                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.473160                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   382088     66.16%     66.16% # Request fanout histogram
system.l2bar.snoop_fanout::1                   195419     33.84%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               577507                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            662424000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           584079000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           252860000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74028992000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  74028992000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
