#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 20 01:04:54 2018
# Process ID: 13104
# Current directory: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_wrapper_i/design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.dcp' for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tpg_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_wrapper_i/design_1_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 2117.422 ; gain = 543.461 ; free physical = 787 ; free virtual = 7178
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/mdm_1/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_wrapper_i/design_1_i/mdm_1/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_wrapper_i/design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_wrapper_i/design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tpg_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tpg_1/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tpg_1/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'main'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 2118.434 ; gain = 908.371 ; free physical = 983 ; free virtual = 7356
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2182.461 ; gain = 64.027 ; free physical = 976 ; free virtual = 7349
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3e02a1cadb37968e".
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "771a14825298bd5a".
INFO: [Netlist 29-17] Analyzing 548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "76a5d4f6fdb76068".
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2182.461 ; gain = 0.000 ; free physical = 1191 ; free virtual = 7280
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cba3c5f3

Time (s): cpu = 00:01:26 ; elapsed = 00:03:17 . Memory (MB): peak = 2182.461 ; gain = 0.000 ; free physical = 1191 ; free virtual = 7280
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1e6825a81

Time (s): cpu = 00:01:28 ; elapsed = 00:03:19 . Memory (MB): peak = 2192.438 ; gain = 9.977 ; free physical = 1188 ; free virtual = 7277
INFO: [Opt 31-389] Phase Retarget created 193 cells and removed 360 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 1ad00aec2

Time (s): cpu = 00:01:29 ; elapsed = 00:03:19 . Memory (MB): peak = 2192.438 ; gain = 9.977 ; free physical = 1188 ; free virtual = 7277
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 281 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 207d17d35

Time (s): cpu = 00:01:30 ; elapsed = 00:03:20 . Memory (MB): peak = 2192.438 ; gain = 9.977 ; free physical = 1187 ; free virtual = 7276
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1032 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 207d17d35

Time (s): cpu = 00:01:30 ; elapsed = 00:03:20 . Memory (MB): peak = 2192.438 ; gain = 9.977 ; free physical = 1187 ; free virtual = 7276
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 207d17d35

Time (s): cpu = 00:01:30 ; elapsed = 00:03:21 . Memory (MB): peak = 2192.438 ; gain = 9.977 ; free physical = 1184 ; free virtual = 7275
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2192.438 ; gain = 0.000 ; free physical = 1182 ; free virtual = 7273
Ending Logic Optimization Task | Checksum: 18c9e506e

Time (s): cpu = 00:01:31 ; elapsed = 00:03:21 . Memory (MB): peak = 2192.438 ; gain = 9.977 ; free physical = 1183 ; free virtual = 7274

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.906 | TNS=-178.141 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 167ea6478

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1139 ; free virtual = 7230
Ending Power Optimization Task | Checksum: 167ea6478

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2681.996 ; gain = 489.559 ; free physical = 1152 ; free virtual = 7243
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:44 ; elapsed = 00:03:27 . Memory (MB): peak = 2681.996 ; gain = 563.562 ; free physical = 1152 ; free virtual = 7243
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1152 ; free virtual = 7244
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1142 ; free virtual = 7238
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7159
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 123b96e5a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1063 ; free virtual = 7159
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1051 ; free virtual = 7147

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a541e3e0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1134 ; free virtual = 7230

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20987dc60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1108 ; free virtual = 7204

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20987dc60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1108 ; free virtual = 7204
Phase 1 Placer Initialization | Checksum: 20987dc60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1108 ; free virtual = 7204

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1102e2c20

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1087 ; free virtual = 7183

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1102e2c20

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1087 ; free virtual = 7183

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14a0a305b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7180

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b2d809f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7180

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19dc9462a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7180

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19dc9462a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1084 ; free virtual = 7180

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: cebc2dd8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1080 ; free virtual = 7176

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: cc83657b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1076 ; free virtual = 7173

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16a5d49cb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1076 ; free virtual = 7173

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16a5d49cb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1075 ; free virtual = 7172

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 133f57f6f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7169
Phase 3 Detail Placement | Checksum: 133f57f6f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1068 ; free virtual = 7169

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18bf1a402

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18bf1a402

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1077 ; free virtual = 7178
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.452. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 113ccc1b2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7172
Phase 4.1 Post Commit Optimization | Checksum: 113ccc1b2

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7172

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 113ccc1b2

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7172

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 113ccc1b2

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7172

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 163be2010

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7172
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 163be2010

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7172
Ending Placer Task | Checksum: b1347bd8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7186
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1085 ; free virtual = 7186
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1065 ; free virtual = 7183
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1077 ; free virtual = 7184
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1071 ; free virtual = 7178
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7181
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 1073 ; free virtual = 7181
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2785d215 ConstDB: 0 ShapeSum: 89aea9c3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13e2a6336

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 966 ; free virtual = 7075
Post Restoration Checksum: NetGraph: 7889b3ad NumContArr: c5a0af89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13e2a6336

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 965 ; free virtual = 7074

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13e2a6336

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 936 ; free virtual = 7045

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13e2a6336

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 936 ; free virtual = 7045
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fff63e6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 921 ; free virtual = 7030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.402 | TNS=-293.566| WHS=-0.403 | THS=-281.056|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1415af09c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 915 ; free virtual = 7025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.402 | TNS=-232.098| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b40d6fda

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 915 ; free virtual = 7025
Phase 2 Router Initialization | Checksum: 14520ad0a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 915 ; free virtual = 7024

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 26ca6c78a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 916 ; free virtual = 7026

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1670
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.784 | TNS=-597.032| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e9b0b66

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 913 ; free virtual = 7022

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.525 | TNS=-549.941| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21d280c6f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 909 ; free virtual = 7019

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 369
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.271 | TNS=-535.533| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b29e4bea

Time (s): cpu = 00:01:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 901 ; free virtual = 7011
Phase 4 Rip-up And Reroute | Checksum: 1b29e4bea

Time (s): cpu = 00:01:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 901 ; free virtual = 7011

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1da5b499b

Time (s): cpu = 00:01:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 901 ; free virtual = 7010
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.191 | TNS=-464.124| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 112e2e488

Time (s): cpu = 00:01:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 6999

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 112e2e488

Time (s): cpu = 00:01:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 6999
Phase 5 Delay and Skew Optimization | Checksum: 112e2e488

Time (s): cpu = 00:01:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 6999

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17926a303

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 6999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.184 | TNS=-439.537| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12ac37b57

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 6999
Phase 6 Post Hold Fix | Checksum: 12ac37b57

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 6999

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.83999 %
  Global Horizontal Routing Utilization  = 5.02681 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 13aede868

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 888 ; free virtual = 6998

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13aede868

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 888 ; free virtual = 6998

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bcd849a1

Time (s): cpu = 00:01:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 7000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.184 | TNS=-439.537| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bcd849a1

Time (s): cpu = 00:01:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 889 ; free virtual = 7000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 938 ; free virtual = 7050

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 938 ; free virtual = 7050
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 874 ; free virtual = 7031
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2681.996 ; gain = 0.000 ; free physical = 873 ; free virtual = 7025
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_3/test_pattern_3.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
134 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 01:11:32 2018...
