Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/FPGA/P4-TD/Proyecto4/MIPS_tb_isim_beh.exe" -prj "D:/FPGA/P4-TD/Proyecto4/MIPS_tb_beh.prj" "work.MIPS_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/RegPC.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/RegInstruccion.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/Mux_Sel_PC.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/Mux_Sel_Dir.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/Mux_OperB.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/Mux_OperA.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/alu.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/MIPS.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/MIPS_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module RegPC
Compiling module Mux_Sel_Dir
Compiling module RegInstruccion
Compiling module Mux_Sel_PC
Compiling module Mux_OperA
Compiling module Mux_OperB
Compiling module alu
Compiling module MIPS
Compiling module MIPS_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable D:/FPGA/P4-TD/Proyecto4/MIPS_tb_isim_beh.exe
Fuse Memory Usage: 28068 KB
Fuse CPU Usage: 952 ms
