# ARM-Pipeline-Processor
A pipeline processor with a cache attached to it was fully designed and implemented using Verilog.
