# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RISCV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is alvar@COMPUFATIMA.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV.v 
# -- Compiling module single_cycle_RISCV
# 
# Top level modules:
# 	single_cycle_RISCV
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/control_unit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/register_file.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/extend.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/extend.v 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/data_memory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/alu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/main_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 16:32:20 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/alu_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:20 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 16:32:21 on Jun 02,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/instruction_memory.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:21 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 16:32:21 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle {C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:32:21 on Jun 02,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alvar/Documents/quartus/SoC/Singlecycle" C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV_tb.v 
# -- Compiling module single_cycle_RISCV_tb
# 
# Top level modules:
# 	single_cycle_RISCV_tb
# End time: 16:32:21 on Jun 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  single_cycle_RISCV_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" single_cycle_RISCV_tb 
# Start time: 16:32:21 on Jun 02,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.single_cycle_RISCV_tb(fast)
# Loading work.single_cycle_RISCV(fast)
# Loading work.instruction_memory(fast)
# Loading work.register_file(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.data_memory(fast)
# Loading work.control_unit(fast)
# Loading work.main_decoder(fast)
# Loading work.alu_decoder(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: alvar  Hostname: COMPUFATIMA  ProcessID: 25240
#           Attempting to use alternate WLF file "./wlftvw6791".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvw6791
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV_tb.v(30)
#    Time: 520 ns  Iteration: 0  Instance: /single_cycle_RISCV_tb
# 1
# Break in Module single_cycle_RISCV_tb at C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV_tb.v line 30
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/PC_src \
sim:/single_cycle_RISCV_tb/top/PC_plus_4 \
sim:/single_cycle_RISCV_tb/top/PC_next \
sim:/single_cycle_RISCV_tb/top/PC
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/PC \
sim:/single_cycle_RISCV_tb/top/instruction
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/src_A \
sim:/single_cycle_RISCV_tb/top/result \
sim:/single_cycle_RISCV_tb/top/reg_write \
sim:/single_cycle_RISCV_tb/top/RD2
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/imm_src \
sim:/single_cycle_RISCV_tb/top/imm_ext
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/zero \
sim:/single_cycle_RISCV_tb/top/src_A \
sim:/single_cycle_RISCV_tb/top/ALU_src_B \
sim:/single_cycle_RISCV_tb/top/alu_src \
sim:/single_cycle_RISCV_tb/top/alu_result \
sim:/single_cycle_RISCV_tb/top/alu_control
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/read_data \
sim:/single_cycle_RISCV_tb/top/RD2 \
sim:/single_cycle_RISCV_tb/top/mem_write \
sim:/single_cycle_RISCV_tb/top/alu_result
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/PC_src
add wave -position insertpoint  \
sim:/single_cycle_RISCV_tb/top/zero \
sim:/single_cycle_RISCV_tb/top/result_src \
sim:/single_cycle_RISCV_tb/top/reg_write \
sim:/single_cycle_RISCV_tb/top/PC_src \
sim:/single_cycle_RISCV_tb/top/mem_write \
sim:/single_cycle_RISCV_tb/top/instruction \
sim:/single_cycle_RISCV_tb/top/imm_src \
sim:/single_cycle_RISCV_tb/top/alu_src \
sim:/single_cycle_RISCV_tb/top/alu_control
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alvar/Documents/quartus/SoC/Singlecycle/simulation/questa/wave.do
restart
# Closing VCD file "single_cycle_RISCV_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.single_cycle_RISCV_tb(fast)
# Loading work.single_cycle_RISCV(fast)
# Loading work.instruction_memory(fast)
# Loading work.register_file(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.data_memory(fast)
# Loading work.control_unit(fast)
# Loading work.main_decoder(fast)
# Loading work.alu_decoder(fast)
run -all
# ** Note: $finish    : C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV_tb.v(30)
#    Time: 520 ns  Iteration: 0  Instance: /single_cycle_RISCV_tb
# 1
# Break in Module single_cycle_RISCV_tb at C:/Users/alvar/Documents/quartus/SoC/Singlecycle/single_cycle_RISCV_tb.v line 30
# Causality operation skipped due to absence of debug database file
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/alvar/Documents/quartus/SoC/Singlecycle/simulation/questa/wave.do
