

================================================================
== Vivado HLS Report for 'image_filter_fh_Block_Mat_exit712_proc'
================================================================
* Date:           Wed Jun  3 13:51:22 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.50|      0.00|        0.81|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
newFuncRoot:0  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
newFuncRoot:1  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: img_0_rows_V [1/1] 0.00ns
newFuncRoot:2  %img_0_rows_V = trunc i32 %rows_read to i12

ST_1: img_0_cols_V [1/1] 0.00ns
newFuncRoot:3  %img_0_cols_V = trunc i32 %cols_read to i12

ST_1: mrv [1/1] 0.00ns
newFuncRoot:4  %mrv = insertvalue { i12, i12, i12, i12 } undef, i12 %img_0_rows_V, 0

ST_1: mrv_1 [1/1] 0.00ns
newFuncRoot:5  %mrv_1 = insertvalue { i12, i12, i12, i12 } %mrv, i12 %img_0_cols_V, 1

ST_1: mrv_2 [1/1] 0.00ns
newFuncRoot:6  %mrv_2 = insertvalue { i12, i12, i12, i12 } %mrv_1, i12 %img_0_rows_V, 2

ST_1: mrv_3 [1/1] 0.00ns
newFuncRoot:7  %mrv_3 = insertvalue { i12, i12, i12, i12 } %mrv_2, i12 %img_0_cols_V, 3

ST_1: stg_10 [1/1] 0.00ns
newFuncRoot:8  ret { i12, i12, i12, i12 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fc00ae04020; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fc00ae04080; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read    (read       ) [ 00]
rows_read    (read       ) [ 00]
img_0_rows_V (trunc      ) [ 00]
img_0_cols_V (trunc      ) [ 00]
mrv          (insertvalue) [ 00]
mrv_1        (insertvalue) [ 00]
mrv_2        (insertvalue) [ 00]
mrv_3        (insertvalue) [ 00]
stg_10       (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="cols_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="32" slack="0"/>
<pin id="10" dir="0" index="1" bw="32" slack="0"/>
<pin id="11" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="rows_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="21" class="1004" name="img_0_rows_V_fu_21">
<pin_list>
<pin id="22" dir="0" index="0" bw="32" slack="0"/>
<pin id="23" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_0_rows_V/1 "/>
</bind>
</comp>

<comp id="25" class="1004" name="img_0_cols_V_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="32" slack="0"/>
<pin id="27" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="img_0_cols_V/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="mrv_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="48" slack="0"/>
<pin id="31" dir="0" index="1" bw="12" slack="0"/>
<pin id="32" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="mrv_1_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="48" slack="0"/>
<pin id="37" dir="0" index="1" bw="12" slack="0"/>
<pin id="38" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="mrv_2_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="48" slack="0"/>
<pin id="43" dir="0" index="1" bw="12" slack="0"/>
<pin id="44" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="mrv_3_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="48" slack="0"/>
<pin id="49" dir="0" index="1" bw="12" slack="0"/>
<pin id="50" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="14" pin="2"/><net_sink comp="21" pin=0"/></net>

<net id="28"><net_src comp="8" pin="2"/><net_sink comp="25" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="29" pin=0"/></net>

<net id="34"><net_src comp="21" pin="1"/><net_sink comp="29" pin=1"/></net>

<net id="39"><net_src comp="29" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="25" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="45"><net_src comp="35" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="21" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="51"><net_src comp="41" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="25" pin="1"/><net_sink comp="47" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		stg_10 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|
| Operation|    Functional Unit   |
|----------|----------------------|
|   read   |  cols_read_read_fu_8 |
|          | rows_read_read_fu_14 |
|----------|----------------------|
|   trunc  |  img_0_rows_V_fu_21  |
|          |  img_0_cols_V_fu_25  |
|----------|----------------------|
|          |       mrv_fu_29      |
|insertvalue|      mrv_1_fu_35     |
|          |      mrv_2_fu_41     |
|          |      mrv_3_fu_47     |
|----------|----------------------|
|   Total  |                      |
|----------|----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
