{
    "UVM_GOLDEN": [
        "UVM_ENV"
    ],
    "RL6903": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RLE1226": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RLE1199": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV",
        "I3C"
    ],
    "VIP": [
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "SWI3S",
        "I3C",
        "I2C",
        "PCIE",
        "SPI",
        "I2S",
        "DMIC",
		"AHB",
		"APB",
		"RA",
		"DebounceCheck",
        "SPI_LITE"
    ],
    "Tools": [
        "卡片盒筆記",
        "audio data path",
        "audio data phase",
        "tcon visio auto gen",
        "man power gantt",
        "new_regression",
        "register control by port_name",
        "DV Utilities",
        "analog wrapper auto-gen",
        "Visio Debug",
        "Upload To NX",
        "spec reader",
        "Bus Generator",
        "Logic Check",
        "Combination Circuit Automation",
        "Register File Version Control",
        "Verilog Copilot"
    ],
    "MVP2.0 Plus": [
        "npu",
        "resize_top"
    ],
    "RLE1121": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "RTS5881": [
        "ISP DV"
    ],
    "ALC1800_RLE1245" : [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5682_RL6956" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "DV_Training" : [
        "SV",
        "UVM",
        "LAB",
        "PROJECT",
        "OTHERS"
    ],
    "ALC3326_RLE1257" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC1320LV_RL6981" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC721_RL6976" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ISP" : [
        "UVM_ENV",
        "Verification",
        "Survey",
        "IPU",
        "DebugTop",
        "Implmentation"
    ],
    "ANE20" : [
        "UVM_ENV",
        "Algorithm Implmentation",
        "Regreesion Implmentation",
        "Verification",
        "Study",
        "con2d",
        "pointwise",
        "fully"
    ],
    "ALC1320HV_RLE1255": [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC712VB_RL6977": [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5665VE_RL6992" : [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC1018_RL6655": [
        "FPGA",
        "AudioDataPath",
        "AudioDataPhase",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5658SLIM_RL7012": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC721_RLE1272": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC721_RL7001": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC5526_RL7048": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC1800_RL6996": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "IP_Support": [
        "CM_kent"
    ],
    "ALC1801_RLE1338": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC722VB_RL7042": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC1320LV-R_RL7045": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ],
    "ALC1600_RLE1379": [
        "FPGA",
        "AudioDataPath",
        "ClockGating",
        "CTC",
        "UVM_ENV"
    ]
}
