entity lab2 is
  port (
    a, b : in std_logic_vector(3 downto 0);
    cin : in std_logic;
    sum : out std_logic_vector(3 downto 0);
    cout : out std_logic
  );
end entity lab2;

architecture Behavioral of lab2 is
  component add1
    port (
      a, b : in std_logic;
      cin : in std_logic;
      s : out std_logic;
      cout : out std_logic
    );
  end component add1;

  signal c : std_logic_vector(4 downto 0);

begin
  adder0: add1 port map (a(0), b(0), cin, sum(0), c(1));
  
  gen_adders: for i in 1 to 3 generate
    adder: add1 port map (a(i), b(i), c(i), sum(i), c(i+1));
  end generate gen_adders;

  cout <= c(4);
  
end architecture Behavioral;