Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Sep  2 13:36:53 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file factor_timing_summary_routed.rpt -pb factor_timing_summary_routed.pb -rpx factor_timing_summary_routed.rpx -warn_on_violation
| Design       : factor
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: ad9850_inst/sclk_t_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: fd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rs485_bins_inst/tx_byte_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rs485_bins_inst/tx_en_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: rs485_bins_inst/uart_tx_inst/txBaudClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.892     -462.928                    364                12264        0.060        0.000                      0                12188        2.625        0.000                       0                  4649  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)           Period(ns)      Frequency(MHz)
-----           ------------           ----------      --------------
sys_clk         {0.000 10.000}         20.000          50.000          
  clk_out1_pll  {0.000 3.125}          6.250           160.000         
  clk_out2_pll  {0.000 4.000}          8.000           125.000         
  clk_out3_pll  {0.000 10.000}         20.000          50.000          
  clkfbout_pll  {0.000 10.000}         20.000          50.000          
ts_PHY_GTXC     {0.000 4.000}          8.000           125.000         
ts_PHY_RXC      {0.000 4.000}          8.000           125.000         
ts_clk125       {0.000 4.000}          8.000           125.000         
ts_clk160       {0.000 3.125}          6.250           160.000         
ts_clk_adc_o    {0.000 3.125}          6.250           160.000         
ts_conv_o       {0.000 2500.000}       5000.000        0.200           
ts_ser1_rse     {0.000 2500.000}       5000.000        0.200           
ts_ser1_rx      {0.000 2500.000}       5000.000        0.200           
ts_ser1_tx      {0.000 2500.000}       5000.000        0.200           
ts_ser2_rse     {0.000 2500.000}       5000.000        0.200           
ts_ser2_rx      {0.000 2500.000}       5000.000        0.200           
ts_ser2_tx      {0.000 2500.000}       5000.000        0.200           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_pll                                                                                                                                                    4.658        0.000                       0                     2  
  clk_out2_pll                                                                                                                                                    6.408        0.000                       0                     2  
  clk_out3_pll       15.347        0.000                      0                  369        0.120        0.000                      0                  369        9.500        0.000                       0                   230  
  clkfbout_pll                                                                                                                                                   18.408        0.000                       0                     3  
ts_PHY_RXC            0.917        0.000                      0                 1020        0.060        0.000                      0                 1020        2.870        0.000                       0                   523  
ts_clk125             0.004        0.000                      0                 9075        0.087        0.000                      0                 9075        2.870        0.000                       0                  2485  
ts_clk160            -0.136       -1.422                     17                 1416        0.200        0.000                      0                 1416        2.625        0.000                       0                  1403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ts_PHY_RXC    clk_out3_pll        6.967        0.000                      0                   10                                                                        
ts_clk125     clk_out3_pll        6.900        0.000                      0                   10                                                                        
ts_ser1_rx    clk_out3_pll       13.306        0.000                      0                   31        1.680        0.000                      0                   31  
clk_out3_pll  ts_PHY_RXC         18.900        0.000                      0                   10                                                                        
ts_clk125     ts_PHY_RXC          6.775        0.000                      0                   18                                                                        
clk_out3_pll  ts_clk125          18.902        0.000                      0                   10                                                                        
ts_PHY_RXC    ts_clk125          -0.776      -71.680                    144                  166        0.711        0.000                      0                  148  
ts_clk160     ts_clk125          -3.892     -291.983                    135                  135        0.106        0.000                      0                  135  
ts_ser2_rx    ts_clk125          -0.546       -6.451                     19                   35        0.413        0.000                      0                   35  
ts_clk125     ts_clk160          -2.023      -91.392                     49                   49        0.138        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ts_PHY_RXC         ts_PHY_RXC               6.131        0.000                      0                   35        0.380        0.000                      0                   35  
**async_default**  ts_clk125          ts_clk125                5.751        0.000                      0                   69        0.388        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.250       4.658      BUFGCTRL_X0Y2    pll_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    pll_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.347ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.826ns (18.970%)  route 3.528ns (81.030%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.683     3.786    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X85Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 15.347    

Slack (MET) :             15.347ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.826ns (18.970%)  route 3.528ns (81.030%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.683     3.786    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X85Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 15.347    

Slack (MET) :             15.347ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.826ns (18.970%)  route 3.528ns (81.030%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.683     3.786    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X85Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 15.347    

Slack (MET) :             15.347ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.826ns (18.970%)  route 3.528ns (81.030%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.683     3.786    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X85Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                 15.347    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.826ns (19.466%)  route 3.417ns (80.534%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.572     3.675    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X83Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.826ns (19.466%)  route 3.417ns (80.534%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.572     3.675    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X83Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.826ns (19.466%)  route 3.417ns (80.534%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.572     3.675    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X83Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.826ns (19.466%)  route 3.417ns (80.534%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.572     3.675    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X83Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.826ns (19.466%)  route 3.417ns (80.534%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.572     3.675    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X83Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.458    

Slack (MET) :             15.458ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.826ns (19.466%)  route 3.417ns (80.534%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 19.060 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.493    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.238    -3.745 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    -2.031    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.950 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.382    -0.568    rs485_dfs_inst/uart_tx_dfs/i_Clock
    SLICE_X14Y64         FDRE                                         r  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.433    -0.135 f  rs485_dfs_inst/uart_tx_dfs/r_TX_Active_reg/Q
                         net (fo=26, routed)          2.494     2.359    rs485_dfs_inst/serial_rse
    SLICE_X87Y62         LUT4 (Prop_lut4_I2_O)        0.126     2.485 r  rs485_dfs_inst/fifo_rx_i_1/O
                         net (fo=2, routed)           0.351     2.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X87Y62         LUT2 (Prop_lut2_I0_O)        0.267     3.103 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=30, routed)          0.572     3.675    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.348    19.060    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.344    19.404    
                         clock uncertainty           -0.102    19.302    
    SLICE_X83Y60         FDRE (Setup_fdre_C_CE)      -0.168    19.134    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         19.134    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.604    -0.532    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.335    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.876    -0.768    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.076    -0.456    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.603    -0.533    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.336    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875    -0.769    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.076    -0.457    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.600    -0.536    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.339    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.871    -0.773    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.076    -0.460    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.603    -0.533    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.336    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X85Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875    -0.769    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X85Y57         FDRE (Hold_fdre_C_D)         0.075    -0.458    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.604    -0.532    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.335    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.876    -0.768    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.075    -0.457    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.603    -0.533    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.336    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875    -0.769    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.075    -0.458    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.600    -0.536    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.339    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.871    -0.773    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.237    -0.536    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.075    -0.461    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.604    -0.532    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058    -0.333    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X82Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.876    -0.768    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X82Y56         FDRE (Hold_fdre_C_D)         0.076    -0.456    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.604    -0.532    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.335    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.876    -0.768    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.236    -0.532    
    SLICE_X85Y56         FDRE (Hold_fdre_C_D)         0.071    -0.461    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - clk_out3_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.514    -1.809 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -1.161    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.135 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.603    -0.533    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.336    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.875    -0.769    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.071    -0.462    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y24     rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    pll_inst/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y62      rs485_dfs_inst/fifo_tx_rd_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y62     rs485_dfs_inst/timer_sw_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y64     rs485_dfs_inst/timer_sw_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y64     rs485_dfs_inst/timer_sw_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y65     rs485_dfs_inst/timer_sw_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y65     rs485_dfs_inst/timer_sw_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y65     rs485_dfs_inst/timer_sw_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y62      rs485_dfs_inst/tx_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y62      rs485_dfs_inst/tx_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y62      rs485_dfs_inst/tx_byte_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y62      rs485_dfs_inst/tx_byte_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y64      rs485_dfs_inst/tx_byte_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y64      rs485_dfs_inst/tx_byte_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y64      rs485_dfs_inst/tx_byte_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y64      rs485_dfs_inst/tx_byte_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      rs485_dfs_inst/uart_tx_dfs/r_TX_Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y64      rs485_dfs_inst/uart_tx_dfs/r_TX_Data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y62      rs485_dfs_inst/fifo_tx_rd_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y62      rs485_dfs_inst/fifo_tx_rd_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y62     rs485_dfs_inst/timer_sw_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y64     rs485_dfs_inst/timer_sw_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y64     rs485_dfs_inst/timer_sw_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y64     rs485_dfs_inst/timer_sw_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y64     rs485_dfs_inst/timer_sw_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y65     rs485_dfs_inst/timer_sw_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y65     rs485_dfs_inst/timer_sw_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y65     rs485_dfs_inst/timer_sw_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    pll_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.576ns  (logic 0.594ns (23.063%)  route 1.982ns (76.937%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.133    11.255    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y20         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.318    12.457    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y20         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.226    12.683    
                         clock uncertainty           -0.035    12.648    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    12.172    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.565ns  (logic 0.594ns (23.157%)  route 1.971ns (76.843%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          1.122    11.244    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y20         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.318    12.457    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y20         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.226    12.683    
                         clock uncertainty           -0.035    12.648    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    12.261    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.261    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.422ns  (logic 0.594ns (24.525%)  route 1.828ns (75.475%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.979    11.101    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y20         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.318    12.457    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y20         RAMB18E1                                     r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.226    12.683    
                         clock uncertainty           -0.035    12.648    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    12.172    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.323ns  (logic 0.594ns (25.567%)  route 1.729ns (74.433%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.677ns = ( 8.677 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.380     8.677    mac_inst/eth_rx_clk
    SLICE_X45Y58         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.384     9.061 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.759     9.820    rs485_dfs_inst/fifo_tx_wr_en
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.105     9.925 r  rs485_dfs_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.220    10.145    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.105    10.250 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.751    11.001    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y24         RAMB18E1                                     r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.314    12.453    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.226    12.679    
                         clock uncertainty           -0.035    12.644    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    12.168    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.326ns  (logic 0.594ns (25.542%)  route 1.732ns (74.458%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.677ns = ( 8.677 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.380     8.677    mac_inst/eth_rx_clk
    SLICE_X45Y58         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.384     9.061 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.759     9.820    rs485_dfs_inst/fifo_tx_wr_en
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.105     9.925 r  rs485_dfs_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.220    10.145    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.105    10.250 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.753    11.003    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y24         RAMB18E1                                     r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.314    12.453    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.226    12.679    
                         clock uncertainty           -0.035    12.644    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    12.257    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 mac_inst/dfs_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.184ns  (logic 0.594ns (27.200%)  route 1.590ns (72.800%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.677ns = ( 8.677 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.380     8.677    mac_inst/eth_rx_clk
    SLICE_X45Y58         FDRE                                         r  mac_inst/dfs_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.384     9.061 r  mac_inst/dfs_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.759     9.820    rs485_dfs_inst/fifo_tx_wr_en
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.105     9.925 r  rs485_dfs_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.220    10.145    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.105    10.250 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.611    10.861    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y24         RAMB18E1                                     r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.314    12.453    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y24         RAMB18E1                                     r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.226    12.679    
                         clock uncertainty           -0.035    12.644    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    12.168    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.101ns  (logic 0.594ns (28.271%)  route 1.507ns (71.729%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.658    10.780    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.274    12.412    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.226    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.168    12.435    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.101ns  (logic 0.594ns (28.271%)  route 1.507ns (71.729%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.658    10.780    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.274    12.412    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.226    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.168    12.435    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.101ns  (logic 0.594ns (28.271%)  route 1.507ns (71.729%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.658    10.780    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.274    12.412    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.226    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.168    12.435    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 mac_inst/bins_tx_wr_en_reg/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_PHY_RXC rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        2.101ns  (logic 0.594ns (28.271%)  route 1.507ns (71.729%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.679ns = ( 8.679 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.382     8.679    mac_inst/eth_rx_clk
    SLICE_X45Y55         FDRE                                         r  mac_inst/bins_tx_wr_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.384     9.063 r  mac_inst/bins_tx_wr_en_reg/Q
                         net (fo=2, routed)           0.488     9.552    rs485_bins_inst/fifo_tx_wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.657 r  rs485_bins_inst/fifo_tx_i_1/O
                         net (fo=2, routed)           0.361    10.017    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.105    10.122 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=33, routed)          0.658    10.780    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      8.000     8.000 r  
    D4                                                0.000     8.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     8.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433     9.433 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    11.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.138 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.274    12.412    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y51         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.226    12.638    
                         clock uncertainty           -0.035    12.603    
    SLICE_X31Y51         FDRE (Setup_fdre_C_CE)      -0.168    12.435    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.050%)  route 0.078ns (34.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 6.085 - 4.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 5.568 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.563     5.568    mac_inst/eth_rx_clk
    SLICE_X39Y66         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.146     5.714 r  mac_inst/fifo_eth_apo_din_reg[0]/Q
                         net (fo=4, routed)           0.078     5.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/DIA
    SLICE_X38Y66         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.833     6.085    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/WCLK
    SLICE_X38Y66         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.503     5.581    
    SLICE_X38Y66         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.151     5.732    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -5.732    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.050%)  route 0.078ns (34.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 6.083 - 4.000 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    mac_inst/eth_rx_clk
    SLICE_X39Y68         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/fifo_eth_apo_din_reg[3]/Q
                         net (fo=4, routed)           0.078     5.791    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/DIA
    SLICE_X38Y68         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.831     6.083    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/WCLK
    SLICE_X38Y68         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.503     5.579    
    SLICE_X38Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.151     5.730    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.730    
                         arrival time                           5.791    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.226ns (42.747%)  route 0.303ns (57.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.573     1.578    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y50         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.128     1.706 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=4, routed)           0.303     2.009    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.098     2.107 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     2.107    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X28Y49         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.914     2.166    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y49         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.251     1.914    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     2.006    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.742%)  route 0.142ns (49.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns = ( 6.084 - 4.000 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    mac_inst/eth_rx_clk
    SLICE_X39Y68         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/fifo_eth_apo_din_reg[5]/Q
                         net (fo=4, routed)           0.142     5.854    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/DIC
    SLICE_X34Y68         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.832     6.084    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/WCLK
    SLICE_X34Y68         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.480     5.603    
    SLICE_X34Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.148     5.751    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -5.751    
                         arrival time                           5.854    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.474%)  route 0.122ns (45.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 6.082 - 4.000 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    mac_inst/eth_rx_clk
    SLICE_X39Y68         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/fifo_eth_apo_din_reg[4]/Q
                         net (fo=4, routed)           0.122     5.834    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/DIB
    SLICE_X38Y69         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.830     6.082    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/WCLK
    SLICE_X38Y69         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.502     5.579    
    SLICE_X38Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.150     5.729    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -5.729    
                         arrival time                           5.834    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.949%)  route 0.135ns (48.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 6.086 - 4.000 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 5.569 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.564     5.569    mac_inst/eth_rx_clk
    SLICE_X40Y65         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.146     5.715 r  mac_inst/fifo_eth_apo_din_reg[1]/Q
                         net (fo=4, routed)           0.135     5.850    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/DIB
    SLICE_X38Y65         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.834     6.086    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/WCLK
    SLICE_X38Y65         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.502     5.583    
    SLICE_X38Y65         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.150     5.733    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -5.733    
                         arrival time                           5.850    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mac_inst/fifo_eth_apo_din_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/I
                            (falling edge-triggered cell RAMD64E clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.201%)  route 0.134ns (47.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 6.082 - 4.000 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    mac_inst/eth_rx_clk
    SLICE_X39Y68         FDRE                                         r  mac_inst/fifo_eth_apo_din_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/fifo_eth_apo_din_reg[5]/Q
                         net (fo=4, routed)           0.134     5.846    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/DIC
    SLICE_X38Y69         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.830     6.082    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/WCLK
    SLICE_X38Y69         RAMD64E                                      r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.502     5.579    
    SLICE_X38Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.148     5.727    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -5.727    
                         arrival time                           5.846    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.573     1.578    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.775    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.844     2.096    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.517     1.578    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.076     1.654    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.575     1.580    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y55          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.777    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y55          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.846     2.098    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y55          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.517     1.580    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.075     1.655    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.573     1.578    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.775    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     0.524 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.844     2.096    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.517     1.578    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.075     1.653    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_PHY_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PHY_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y24    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y20    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  PHY_RXC_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y67    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y67    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X47Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X47Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X46Y67    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X13Y57    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y67    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X34Y67    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y65    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y65    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y65    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y65    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X42Y68    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X38Y66    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 1.392ns (17.578%)  route 6.527ns (82.422%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 9.331 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         2.559     4.433    mac_inst/ram_adc/ram_reg_1920_1983_0_2/ADDRA0
    SLICE_X60Y84         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     4.538 r  mac_inst/ram_adc/ram_reg_1920_1983_0_2/RAMA/O
                         net (fo=1, routed)           0.761     5.299    mac_inst/ram_adc/ram_reg_1920_1983_0_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.105     5.404 r  mac_inst/ram_adc/dout[0]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     5.404    mac_inst/ram_adc/dout[0]_INST_0_i_13_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I1_O)      0.182     5.586 r  mac_inst/ram_adc/dout[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.185     6.771    mac_inst/ram_adc/dout[0]_INST_0_i_4_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.252     7.023 r  mac_inst/ram_adc/dout[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.914     7.937    mac_inst/ram_adc/dout[0]_INST_0_i_1_n_0
    SLICE_X68Y67         LUT6 (Prop_lut6_I1_O)        0.105     8.042 r  mac_inst/ram_adc/dout[0]_INST_0/O
                         net (fo=1, routed)           0.657     8.699    mac_inst/fifo_eth_adc_dout[0]
    SLICE_X75Y67         LUT5 (Prop_lut5_I4_O)        0.105     8.804 f  mac_inst/eth_txd[0]_i_2/O
                         net (fo=1, routed)           0.451     9.255    mac_inst/eth_txd[0]_i_2_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I0_O)        0.105     9.360 r  mac_inst/eth_txd[0]_i_1/O
                         net (fo=1, routed)           0.000     9.360    mac_inst/eth_txd[0]_i_1_n_0
    SLICE_X75Y67         FDRE                                         r  mac_inst/eth_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.331     9.331    mac_inst/eth_tx_clk
    SLICE_X75Y67         FDRE                                         r  mac_inst/eth_txd_reg[0]/C
                         clock pessimism              0.083     9.414    
                         clock uncertainty           -0.082     9.332    
    SLICE_X75Y67         FDRE (Setup_fdre_C_D)        0.032     9.364    mac_inst/eth_txd_reg[0]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 1.570ns (20.302%)  route 6.163ns (79.698%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 9.332 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         3.030     4.904    mac_inst/ram_adc/ram_reg_1792_1855_3_5/ADDRB0
    SLICE_X56Y79         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     5.009 r  mac_inst/ram_adc/ram_reg_1792_1855_3_5/RAMB/O
                         net (fo=1, routed)           0.457     5.466    mac_inst/ram_adc/ram_reg_1792_1855_3_5_n_1
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.105     5.571 r  mac_inst/ram_adc/dout[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     5.571    mac_inst/ram_adc/dout[4]_INST_0_i_13_n_0
    SLICE_X59Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     5.753 r  mac_inst/ram_adc/dout[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.779     6.532    mac_inst/ram_adc/dout[4]_INST_0_i_4_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.252     6.784 r  mac_inst/ram_adc/dout[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.965     7.749    mac_inst/ram_adc/dout[4]_INST_0_i_1_n_0
    SLICE_X65Y66         LUT6 (Prop_lut6_I1_O)        0.105     7.854 r  mac_inst/ram_adc/dout[4]_INST_0/O
                         net (fo=1, routed)           0.336     8.190    mac_inst/fifo_eth_adc_dout[4]
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.105     8.295 r  mac_inst/eth_txd[4]_i_5/O
                         net (fo=1, routed)           0.596     8.891    mac_inst/eth_txd[4]_i_5_n_0
    SLICE_X75Y66         LUT5 (Prop_lut5_I2_O)        0.105     8.996 r  mac_inst/eth_txd[4]_i_2/O
                         net (fo=1, routed)           0.000     8.996    mac_inst/eth_txd[4]_i_2_n_0
    SLICE_X75Y66         MUXF7 (Prop_muxf7_I0_O)      0.178     9.174 r  mac_inst/eth_txd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.174    mac_inst/eth_txd_reg[4]_i_1_n_0
    SLICE_X75Y66         FDRE                                         r  mac_inst/eth_txd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.332     9.332    mac_inst/eth_tx_clk
    SLICE_X75Y66         FDRE                                         r  mac_inst/eth_txd_reg[4]/C
                         clock pessimism              0.083     9.415    
                         clock uncertainty           -0.082     9.333    
    SLICE_X75Y66         FDRE (Setup_fdre_C_D)        0.060     9.393    mac_inst/eth_txd_reg[4]
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 1.388ns (18.128%)  route 6.269ns (81.872%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 9.331 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         3.070     4.944    mac_inst/ram_adc/ram_reg_1536_1599_3_5/ADDRA0
    SLICE_X58Y79         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     5.049 r  mac_inst/ram_adc/ram_reg_1536_1599_3_5/RAMA/O
                         net (fo=1, routed)           0.521     5.569    mac_inst/ram_adc/ram_reg_1536_1599_3_5_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.105     5.674 r  mac_inst/ram_adc/dout[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     5.674    mac_inst/ram_adc/dout[3]_INST_0_i_12_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.178     5.852 r  mac_inst/ram_adc/dout[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.839     6.691    mac_inst/ram_adc/dout[3]_INST_0_i_4_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.252     6.943 r  mac_inst/ram_adc/dout[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.945     7.888    mac_inst/ram_adc/dout[3]_INST_0_i_1_n_0
    SLICE_X67Y67         LUT6 (Prop_lut6_I1_O)        0.105     7.993 r  mac_inst/ram_adc/dout[3]_INST_0/O
                         net (fo=1, routed)           0.428     8.421    mac_inst/fifo_eth_adc_dout[3]
    SLICE_X73Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.526 r  mac_inst/eth_txd[3]_i_2/O
                         net (fo=1, routed)           0.466     8.993    mac_inst/eth_txd[3]_i_2_n_0
    SLICE_X76Y67         LUT5 (Prop_lut5_I0_O)        0.105     9.098 r  mac_inst/eth_txd[3]_i_1/O
                         net (fo=1, routed)           0.000     9.098    mac_inst/eth_txd[3]_i_1_n_0
    SLICE_X76Y67         FDRE                                         r  mac_inst/eth_txd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.331     9.331    mac_inst/eth_tx_clk
    SLICE_X76Y67         FDRE                                         r  mac_inst/eth_txd_reg[3]/C
                         clock pessimism              0.083     9.414    
                         clock uncertainty           -0.082     9.332    
    SLICE_X76Y67         FDRE (Setup_fdre_C_D)        0.072     9.404    mac_inst/eth_txd_reg[3]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.561ns (20.355%)  route 6.108ns (79.645%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 9.332 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         2.842     4.715    mac_inst/ram_adc/ram_reg_1728_1791_6_6/DPRA0
    SLICE_X56Y84         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     4.820 r  mac_inst/ram_adc/ram_reg_1728_1791_6_6/DP/O
                         net (fo=1, routed)           0.666     5.486    mac_inst/ram_adc/ram_reg_1728_1791_6_6_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.105     5.591 r  mac_inst/ram_adc/dout[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     5.591    mac_inst/ram_adc/dout[6]_INST_0_i_12_n_0
    SLICE_X57Y82         MUXF7 (Prop_muxf7_I0_O)      0.178     5.769 r  mac_inst/ram_adc/dout[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.299     7.068    mac_inst/ram_adc/dout[6]_INST_0_i_4_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.252     7.320 r  mac_inst/ram_adc/dout[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.491     7.812    mac_inst/ram_adc/dout[6]_INST_0_i_1_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I1_O)        0.105     7.917 r  mac_inst/ram_adc/dout[6]_INST_0/O
                         net (fo=1, routed)           0.223     8.140    mac_inst/fifo_eth_adc_dout[6]
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.105     8.245 r  mac_inst/eth_txd[6]_i_5/O
                         net (fo=1, routed)           0.587     8.832    mac_inst/eth_txd[6]_i_5_n_0
    SLICE_X74Y66         LUT5 (Prop_lut5_I2_O)        0.105     8.937 r  mac_inst/eth_txd[6]_i_2/O
                         net (fo=1, routed)           0.000     8.937    mac_inst/eth_txd[6]_i_2_n_0
    SLICE_X74Y66         MUXF7 (Prop_muxf7_I0_O)      0.173     9.110 r  mac_inst/eth_txd_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.110    mac_inst/eth_txd_reg[6]_i_1_n_0
    SLICE_X74Y66         FDRE                                         r  mac_inst/eth_txd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.332     9.332    mac_inst/eth_tx_clk
    SLICE_X74Y66         FDRE                                         r  mac_inst/eth_txd_reg[6]/C
                         clock pessimism              0.083     9.415    
                         clock uncertainty           -0.082     9.333    
    SLICE_X74Y66         FDRE (Setup_fdre_C_D)        0.104     9.437    mac_inst/eth_txd_reg[6]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 1.414ns (18.679%)  route 6.156ns (81.321%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 9.329 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         2.913     4.786    mac_inst/ram_adc/ram_reg_1984_2047_7_7/DPRA0
    SLICE_X56Y81         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     4.891 r  mac_inst/ram_adc/ram_reg_1984_2047_7_7/DP/O
                         net (fo=1, routed)           0.677     5.568    mac_inst/ram_adc/ram_reg_1984_2047_7_7_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.105     5.673 r  mac_inst/ram_adc/dout[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     5.673    mac_inst/ram_adc/dout[7]_INST_0_i_13_n_0
    SLICE_X57Y82         MUXF7 (Prop_muxf7_I1_O)      0.206     5.879 r  mac_inst/ram_adc/dout[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.367     7.247    mac_inst/ram_adc/dout[7]_INST_0_i_4_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I0_O)        0.250     7.497 r  mac_inst/ram_adc/dout[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.528     8.025    mac_inst/ram_adc/dout[7]_INST_0_i_1_n_0
    SLICE_X67Y67         LUT6 (Prop_lut6_I1_O)        0.105     8.130 r  mac_inst/ram_adc/dout[7]_INST_0/O
                         net (fo=1, routed)           0.548     8.679    mac_inst/fifo_eth_adc_dout[7]
    SLICE_X72Y67         LUT6 (Prop_lut6_I4_O)        0.105     8.784 f  mac_inst/eth_txd[7]_i_5/O
                         net (fo=1, routed)           0.122     8.906    mac_inst/eth_txd[7]_i_5_n_0
    SLICE_X72Y67         LUT6 (Prop_lut6_I3_O)        0.105     9.011 r  mac_inst/eth_txd[7]_i_2/O
                         net (fo=1, routed)           0.000     9.011    mac_inst/eth_txd[7]_i_2_n_0
    SLICE_X72Y67         FDRE                                         r  mac_inst/eth_txd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.329     9.329    mac_inst/eth_tx_clk
    SLICE_X72Y67         FDRE                                         r  mac_inst/eth_txd_reg[7]/C
                         clock pessimism              0.066     9.395    
                         clock uncertainty           -0.082     9.313    
    SLICE_X72Y67         FDRE (Setup_fdre_C_D)        0.030     9.343    mac_inst/eth_txd_reg[7]
  -------------------------------------------------------------------
                         required time                          9.343    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 adc_ch_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 1.466ns (19.925%)  route 5.892ns (80.075%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 9.244 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    clk_125Mhz
    SLICE_X44Y84         FDRE                                         r  adc_ch_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.379     1.750 r  adc_ch_reg[1]_rep/Q
                         net (fo=126, routed)         4.312     6.061    adc_ch_reg[1]_rep_n_0
    SLICE_X42Y117        LUT6 (Prop_lut6_I2_O)        0.105     6.166 r  adc_data[7]_i_78/O
                         net (fo=1, routed)           0.000     6.166    adc_data[7]_i_78_n_0
    SLICE_X42Y117        MUXF7 (Prop_muxf7_I0_O)      0.201     6.367 r  adc_data_reg[7]_i_50/O
                         net (fo=1, routed)           1.009     7.377    adc_data_reg[7]_i_50_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.242     7.619 f  adc_data[7]_i_33/O
                         net (fo=1, routed)           0.000     7.619    adc_data[7]_i_33_n_0
    SLICE_X44Y118        MUXF7 (Prop_muxf7_I1_O)      0.182     7.801 f  adc_data_reg[7]_i_18/O
                         net (fo=1, routed)           0.244     8.045    adc_data_reg[7]_i_18_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.252     8.297 f  adc_data[7]_i_8/O
                         net (fo=1, routed)           0.327     8.623    adc_data[7]_i_8_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.105     8.728 r  adc_data[7]_i_3/O
                         net (fo=1, routed)           0.000     8.728    adc_data[7]_i_3_n_0
    SLICE_X44Y120        FDRE                                         r  adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.244     9.244    clk_125Mhz
    SLICE_X44Y120        FDRE                                         r  adc_data_reg[7]/C
                         clock pessimism              0.000     9.244    
                         clock uncertainty           -0.082     9.162    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.032     9.194    adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.309ns (17.640%)  route 6.112ns (82.360%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 9.331 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         3.267     5.140    mac_inst/ram_adc/ram_reg_1856_1919_0_2/ADDRC0
    SLICE_X60Y81         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     5.245 r  mac_inst/ram_adc/ram_reg_1856_1919_0_2/RAMC/O
                         net (fo=1, routed)           0.442     5.687    mac_inst/ram_adc/ram_reg_1856_1919_0_2_n_2
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.105     5.792 r  mac_inst/ram_adc/dout[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     5.792    mac_inst/ram_adc/dout[2]_INST_0_i_13_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I1_O)      0.206     5.998 r  mac_inst/ram_adc/dout[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.924     6.922    mac_inst/ram_adc/dout[2]_INST_0_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.250     7.172 r  mac_inst/ram_adc/dout[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.942     8.114    mac_inst/ram_adc/dout[2]_INST_0_i_1_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.105     8.219 r  mac_inst/ram_adc/dout[2]_INST_0/O
                         net (fo=1, routed)           0.537     8.757    mac_inst/fifo_eth_adc_dout[2]
    SLICE_X75Y67         LUT6 (Prop_lut6_I2_O)        0.105     8.862 r  mac_inst/eth_txd[2]_i_1/O
                         net (fo=1, routed)           0.000     8.862    mac_inst/eth_txd[2]_i_1_n_0
    SLICE_X75Y67         FDRE                                         r  mac_inst/eth_txd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.331     9.331    mac_inst/eth_tx_clk
    SLICE_X75Y67         FDRE                                         r  mac_inst/eth_txd_reg[2]/C
                         clock pessimism              0.083     9.414    
                         clock uncertainty           -0.082     9.332    
    SLICE_X75Y67         FDRE (Setup_fdre_C_D)        0.032     9.364    mac_inst/eth_txd_reg[2]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.589ns (21.784%)  route 5.705ns (78.216%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 9.329 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         3.023     4.897    mac_inst/ram_adc/ram_reg_2368_2431_3_5/ADDRC0
    SLICE_X56Y70         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     5.002 r  mac_inst/ram_adc/ram_reg_2368_2431_3_5/RAMC/O
                         net (fo=1, routed)           0.950     5.951    mac_inst/ram_adc/ram_reg_2368_2431_3_5_n_2
    SLICE_X57Y67         LUT6 (Prop_lut6_I3_O)        0.105     6.056 r  mac_inst/ram_adc/dout[5]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     6.056    mac_inst/ram_adc/dout[5]_INST_0_i_21_n_0
    SLICE_X57Y67         MUXF7 (Prop_muxf7_I1_O)      0.206     6.262 r  mac_inst/ram_adc/dout[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.262    mac_inst/ram_adc/dout[5]_INST_0_i_8_n_0
    SLICE_X57Y67         MUXF8 (Prop_muxf8_I0_O)      0.085     6.347 r  mac_inst/ram_adc/dout[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.899     7.247    mac_inst/ram_adc/dout[5]_INST_0_i_2_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I3_O)        0.264     7.511 r  mac_inst/ram_adc/dout[5]_INST_0/O
                         net (fo=1, routed)           0.718     8.229    mac_inst/fifo_eth_adc_dout[5]
    SLICE_X73Y67         LUT5 (Prop_lut5_I4_O)        0.124     8.353 f  mac_inst/eth_txd[5]_i_2/O
                         net (fo=1, routed)           0.115     8.468    mac_inst/eth_txd[5]_i_2_n_0
    SLICE_X73Y67         LUT6 (Prop_lut6_I0_O)        0.267     8.735 r  mac_inst/eth_txd[5]_i_1/O
                         net (fo=1, routed)           0.000     8.735    mac_inst/eth_txd[5]_i_1_n_0
    SLICE_X73Y67         FDRE                                         r  mac_inst/eth_txd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.329     9.329    mac_inst/eth_tx_clk
    SLICE_X73Y67         FDRE                                         r  mac_inst/eth_txd_reg[5]/C
                         clock pessimism              0.066     9.395    
                         clock uncertainty           -0.082     9.313    
    SLICE_X73Y67         FDRE (Setup_fdre_C_D)        0.032     9.345    mac_inst/eth_txd_reg[5]
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 mac_inst/adc_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 1.392ns (19.144%)  route 5.879ns (80.856%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 9.331 - 8.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.441     1.441    mac_inst/eth_tx_clk
    SLICE_X74Y65         FDRE                                         r  mac_inst/adc_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y65         FDRE (Prop_fdre_C_Q)         0.433     1.874 r  mac_inst/adc_rd_addr_reg[0]/Q
                         net (fo=514, routed)         2.461     4.335    mac_inst/ram_adc/ram_reg_1472_1535_0_2/ADDRB0
    SLICE_X54Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     4.440 r  mac_inst/ram_adc/ram_reg_1472_1535_0_2/RAMB/O
                         net (fo=1, routed)           0.844     5.284    mac_inst/ram_adc/ram_reg_1472_1535_0_2_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I0_O)        0.105     5.389 r  mac_inst/ram_adc/dout[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     5.389    mac_inst/ram_adc/dout[1]_INST_0_i_15_n_0
    SLICE_X57Y75         MUXF7 (Prop_muxf7_I1_O)      0.182     5.571 r  mac_inst/ram_adc/dout[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.886     6.457    mac_inst/ram_adc/dout[1]_INST_0_i_5_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.252     6.709 r  mac_inst/ram_adc/dout[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.804     7.513    mac_inst/ram_adc/dout[1]_INST_0_i_1_n_0
    SLICE_X67Y67         LUT6 (Prop_lut6_I1_O)        0.105     7.618 r  mac_inst/ram_adc/dout[1]_INST_0/O
                         net (fo=1, routed)           0.641     8.259    mac_inst/fifo_eth_adc_dout[1]
    SLICE_X73Y67         LUT6 (Prop_lut6_I3_O)        0.105     8.364 r  mac_inst/eth_txd[1]_i_2/O
                         net (fo=1, routed)           0.243     8.607    mac_inst/eth_txd[1]_i_2_n_0
    SLICE_X75Y67         LUT5 (Prop_lut5_I0_O)        0.105     8.712 r  mac_inst/eth_txd[1]_i_1/O
                         net (fo=1, routed)           0.000     8.712    mac_inst/eth_txd[1]_i_1_n_0
    SLICE_X75Y67         FDRE                                         r  mac_inst/eth_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.331     9.331    mac_inst/eth_tx_clk
    SLICE_X75Y67         FDRE                                         r  mac_inst/eth_txd_reg[1]/C
                         clock pessimism              0.083     9.414    
                         clock uncertainty           -0.082     9.332    
    SLICE_X75Y67         FDRE (Setup_fdre_C_D)        0.033     9.365    mac_inst/eth_txd_reg[1]
  -------------------------------------------------------------------
                         required time                          9.365    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 adc_ch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 1.189ns (17.023%)  route 5.796ns (82.977%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 9.243 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.376     1.376    clk_125Mhz
    SLICE_X32Y85         FDRE                                         r  adc_ch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.379     1.755 r  adc_ch_reg[2]/Q
                         net (fo=166, routed)         4.579     6.334    adc_ch_reg_n_0_[2]
    SLICE_X38Y124        MUXF7 (Prop_muxf7_S_O)       0.259     6.593 r  adc_data_reg[4]_i_56/O
                         net (fo=1, routed)           0.000     6.593    adc_data_reg[4]_i_56_n_0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.082     6.675 r  adc_data_reg[4]_i_28/O
                         net (fo=1, routed)           0.622     7.296    adc_data_reg[4]_i_28_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.259     7.555 r  adc_data[4]_i_12/O
                         net (fo=1, routed)           0.121     7.677    adc_data[4]_i_12_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.105     7.782 r  adc_data[4]_i_4/O
                         net (fo=1, routed)           0.473     8.255    adc_data[4]_i_4_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.105     8.360 r  adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000     8.360    adc_data[4]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.243     9.243    clk_125Mhz
    SLICE_X38Y122        FDRE                                         r  adc_data_reg[4]/C
                         clock pessimism              0.000     9.243    
                         clock uncertainty           -0.082     9.161    
    SLICE_X38Y122        FDRE (Setup_fdre_C_D)        0.072     9.233    adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.956%)  route 0.287ns (67.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.287     0.981    ram_bins/ram_reg_0_63_3_5/ADDRD1
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.820     0.820    ram_bins/ram_reg_0_63_3_5/WCLK
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X50Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.895    ram_bins/ram_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.956%)  route 0.287ns (67.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.287     0.981    ram_bins/ram_reg_0_63_3_5/ADDRD1
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.820     0.820    ram_bins/ram_reg_0_63_3_5/WCLK
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X50Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.895    ram_bins/ram_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.956%)  route 0.287ns (67.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.287     0.981    ram_bins/ram_reg_0_63_3_5/ADDRD1
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.820     0.820    ram_bins/ram_reg_0_63_3_5/WCLK
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X50Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.895    ram_bins/ram_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.956%)  route 0.287ns (67.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[1]/Q
                         net (fo=20, routed)          0.287     0.981    ram_bins/ram_reg_0_63_3_5/ADDRD1
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.820     0.820    ram_bins/ram_reg_0_63_3_5/WCLK
    SLICE_X50Y72         RAMD64E                                      r  ram_bins/ram_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X50Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.895    ram_bins/ram_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.459%)  route 0.197ns (54.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.631     0.631    mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X60Y49         FDSE                                         r  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDSE (Prop_fdse_C_Q)         0.164     0.795 r  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.197     0.992    mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X61Y50         FDRE                                         r  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.836     0.836    mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X61Y50         FDRE                                         r  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.070     0.901    mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[0]/Q
                         net (fo=21, routed)          0.293     0.988    ram_bins/ram_reg_0_63_6_7/ADDRD0
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.818     0.818    ram_bins/ram_reg_0_63_6_7/WCLK
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.894    ram_bins/ram_reg_0_63_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[0]/Q
                         net (fo=21, routed)          0.293     0.988    ram_bins/ram_reg_0_63_6_7/ADDRD0
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.818     0.818    ram_bins/ram_reg_0_63_6_7/WCLK
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.894    ram_bins/ram_reg_0_63_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[0]/Q
                         net (fo=21, routed)          0.293     0.988    ram_bins/ram_reg_0_63_6_7/ADDRD0
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.818     0.818    ram_bins/ram_reg_0_63_6_7/WCLK
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.894    ram_bins/ram_reg_0_63_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ram_bins_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_bins/ram_reg_0_63_6_7/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.554     0.554    clk_125Mhz
    SLICE_X48Y72         FDSE                                         r  ram_bins_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  ram_bins_wr_addr_reg[0]/Q
                         net (fo=21, routed)          0.293     0.988    ram_bins/ram_reg_0_63_6_7/ADDRD0
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.818     0.818    ram_bins/ram_reg_0_63_6_7/WCLK
    SLICE_X50Y73         RAMD64E                                      r  ram_bins/ram_reg_0_63_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.584    
    SLICE_X50Y73         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.894    ram_bins/ram_reg_0_63_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 apo_comm_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_get_pkt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.556     0.556    clk_125Mhz
    SLICE_X39Y72         FDRE                                         r  apo_comm_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  apo_comm_reg[7][5]/Q
                         net (fo=1, routed)           0.053     0.750    p_0_in[13]
    SLICE_X38Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.795 r  cnt_get_pkt[13]_i_1/O
                         net (fo=1, routed)           0.000     0.795    cnt_get_pkt[13]_i_1_n_0
    SLICE_X38Y72         FDRE                                         r  cnt_get_pkt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.825     0.825    clk_125Mhz
    SLICE_X38Y72         FDRE                                         r  cnt_get_pkt_reg[13]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.121     0.690    cnt_get_pkt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_inst/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y26  rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y26  rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y22  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y22  mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y20  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y23  mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y23  mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y22  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y22  mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y54  FSM_onehot_alg_rst_phy_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y80  mac_inst/ram_adc/ram_reg_1600_1663_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y80  mac_inst/ram_adc/ram_reg_1600_1663_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y80  mac_inst/ram_adc/ram_reg_1600_1663_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X58Y80  mac_inst/ram_adc/ram_reg_1600_1663_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y83  mac_inst/ram_adc/ram_reg_1600_1663_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X70Y64  mac_inst/ram_adc/ram_reg_3328_3391_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X66Y57  mac_inst/ram_adc/ram_reg_3328_3391_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X66Y57  mac_inst/ram_adc/ram_reg_3328_3391_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X66Y57  mac_inst/ram_adc/ram_reg_3328_3391_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X66Y57  mac_inst/ram_adc/ram_reg_3328_3391_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X56Y68  mac_inst/ram_adc/ram_reg_2496_2559_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X56Y68  mac_inst/ram_adc/ram_reg_2496_2559_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X56Y68  mac_inst/ram_adc/ram_reg_2496_2559_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X60Y62  mac_inst/ram_adc/ram_reg_2560_2623_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X60Y62  mac_inst/ram_adc/ram_reg_2560_2623_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X60Y62  mac_inst/ram_adc/ram_reg_2560_2623_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X60Y62  mac_inst/ram_adc/ram_reg_2560_2623_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y67  mac_inst/ram_adc/ram_reg_2560_2623_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y67  mac_inst/ram_adc/ram_reg_2560_2623_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X54Y67  mac_inst/ram_adc/ram_reg_2560_2623_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk160

Setup :           17  Failing Endpoints,  Worst Slack       -0.136ns,  Total Violation       -1.422ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[10][7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.175ns (20.116%)  route 4.666ns (79.884%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 7.491 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.633     5.003    data_adc[1][15]_i_2_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.270     5.273 r  data_adc[4][15]_i_1/O
                         net (fo=32, routed)          1.937     7.210    data_adc[4][15]_i_1_n_0
    SLICE_X47Y119        FDRE                                         r  data_adc_reg[10][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.241     7.491    clk_160Mhz
    SLICE_X47Y119        FDRE                                         r  data_adc_reg[10][7]/C
                         clock pessimism              0.000     7.491    
                         clock uncertainty           -0.079     7.412    
    SLICE_X47Y119        FDRE (Setup_fdre_C_CE)      -0.338     7.074    data_adc_reg[10][7]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[4][7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.175ns (20.116%)  route 4.666ns (79.884%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 7.491 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.633     5.003    data_adc[1][15]_i_2_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.270     5.273 r  data_adc[4][15]_i_1/O
                         net (fo=32, routed)          1.937     7.210    data_adc[4][15]_i_1_n_0
    SLICE_X47Y119        FDRE                                         r  data_adc_reg[4][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.241     7.491    clk_160Mhz
    SLICE_X47Y119        FDRE                                         r  data_adc_reg[4][7]/C
                         clock pessimism              0.000     7.491    
                         clock uncertainty           -0.079     7.412    
    SLICE_X47Y119        FDRE (Setup_fdre_C_CE)      -0.338     7.074    data_adc_reg[4][7]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.175ns (20.137%)  route 4.660ns (79.863%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 7.491 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.629     4.999    data_adc[1][15]_i_2_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.270     5.269 r  data_adc[1][15]_i_1/O
                         net (fo=32, routed)          1.935     7.204    data_adc[1][15]_i_1_n_0
    SLICE_X48Y119        FDRE                                         r  data_adc_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.241     7.491    clk_160Mhz
    SLICE_X48Y119        FDRE                                         r  data_adc_reg[1][15]/C
                         clock pessimism              0.000     7.491    
                         clock uncertainty           -0.079     7.412    
    SLICE_X48Y119        FDRE (Setup_fdre_C_CE)      -0.330     7.082    data_adc_reg[1][15]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.175ns (20.137%)  route 4.660ns (79.863%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 7.491 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.629     4.999    data_adc[1][15]_i_2_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.270     5.269 r  data_adc[1][15]_i_1/O
                         net (fo=32, routed)          1.935     7.204    data_adc[1][15]_i_1_n_0
    SLICE_X48Y119        FDRE                                         r  data_adc_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.241     7.491    clk_160Mhz
    SLICE_X48Y119        FDRE                                         r  data_adc_reg[1][7]/C
                         clock pessimism              0.000     7.491    
                         clock uncertainty           -0.079     7.412    
    SLICE_X48Y119        FDRE (Setup_fdre_C_CE)      -0.330     7.082    data_adc_reg[1][7]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 1.175ns (20.137%)  route 4.660ns (79.863%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 7.491 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.629     4.999    data_adc[1][15]_i_2_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.270     5.269 r  data_adc[1][15]_i_1/O
                         net (fo=32, routed)          1.935     7.204    data_adc[1][15]_i_1_n_0
    SLICE_X48Y119        FDRE                                         r  data_adc_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.241     7.491    clk_160Mhz
    SLICE_X48Y119        FDRE                                         r  data_adc_reg[7][7]/C
                         clock pessimism              0.000     7.491    
                         clock uncertainty           -0.079     7.412    
    SLICE_X48Y119        FDRE (Setup_fdre_C_CE)      -0.330     7.082    data_adc_reg[7][7]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.175ns (20.116%)  route 4.666ns (79.884%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 7.490 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.633     5.003    data_adc[1][15]_i_2_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.270     5.273 r  data_adc[4][15]_i_1/O
                         net (fo=32, routed)          1.937     7.210    data_adc[4][15]_i_1_n_0
    SLICE_X42Y123        FDRE                                         r  data_adc_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.240     7.490    clk_160Mhz
    SLICE_X42Y123        FDRE                                         r  data_adc_reg[4][4]/C
                         clock pessimism              0.000     7.490    
                         clock uncertainty           -0.079     7.411    
    SLICE_X42Y123        FDRE (Setup_fdre_C_CE)      -0.306     7.105    data_adc_reg[4][4]
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[39][12]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.172ns (19.667%)  route 4.787ns (80.333%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 7.492 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.379     4.748    data_adc[1][15]_i_2_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.267     5.015 r  data_adc[39][15]_i_1/O
                         net (fo=32, routed)          2.313     7.328    data_adc[39][15]_i_1_n_0
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[39][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.242     7.492    clk_160Mhz
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[39][12]/C
                         clock pessimism              0.000     7.492    
                         clock uncertainty           -0.079     7.413    
    SLICE_X35Y124        FDRE (Setup_fdre_C_CE)      -0.168     7.245    data_adc_reg[39][12]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[39][4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.172ns (19.667%)  route 4.787ns (80.333%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 7.492 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.379     4.748    data_adc[1][15]_i_2_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.267     5.015 r  data_adc[39][15]_i_1/O
                         net (fo=32, routed)          2.313     7.328    data_adc[39][15]_i_1_n_0
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[39][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.242     7.492    clk_160Mhz
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[39][4]/C
                         clock pessimism              0.000     7.492    
                         clock uncertainty           -0.079     7.413    
    SLICE_X35Y124        FDRE (Setup_fdre_C_CE)      -0.168     7.245    data_adc_reg[39][4]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[45][12]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.172ns (19.667%)  route 4.787ns (80.333%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 7.492 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.379     4.748    data_adc[1][15]_i_2_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.267     5.015 r  data_adc[39][15]_i_1/O
                         net (fo=32, routed)          2.313     7.328    data_adc[39][15]_i_1_n_0
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[45][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.242     7.492    clk_160Mhz
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[45][12]/C
                         clock pessimism              0.000     7.492    
                         clock uncertainty           -0.079     7.413    
    SLICE_X35Y124        FDRE (Setup_fdre_C_CE)      -0.168     7.245    data_adc_reg[45][12]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 fd_tim_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_reg[45][4]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (ts_clk160 rise@6.250ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.172ns (19.667%)  route 4.787ns (80.333%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 7.492 - 6.250 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.369     1.369    clk_160Mhz
    SLICE_X35Y80         FDRE                                         r  fd_tim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.348     1.717 f  fd_tim_reg[18]/Q
                         net (fo=2, routed)           0.699     2.416    fd_tim[18]
    SLICE_X35Y80         LUT4 (Prop_lut4_I1_O)        0.239     2.655 f  clk_adc_o_i_14/O
                         net (fo=1, routed)           0.315     2.970    clk_adc_o_i_14_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.105     3.075 f  clk_adc_o_i_8/O
                         net (fo=2, routed)           0.466     3.541    clk_adc_o_i_8_n_0
    SLICE_X35Y82         LUT3 (Prop_lut3_I0_O)        0.105     3.646 r  clk_adc_o_i_4/O
                         net (fo=14, routed)          0.616     4.262    clk_adc_o_i_4_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I0_O)        0.108     4.370 f  data_adc[1][15]_i_2/O
                         net (fo=11, routed)          0.379     4.748    data_adc[1][15]_i_2_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.267     5.015 r  data_adc[39][15]_i_1/O
                         net (fo=32, routed)          2.313     7.328    data_adc[39][15]_i_1_n_0
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[45][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.242     7.492    clk_160Mhz
    SLICE_X35Y124        FDRE                                         r  data_adc_reg[45][4]/C
                         clock pessimism              0.000     7.492    
                         clock uncertainty           -0.079     7.413    
    SLICE_X35Y124        FDRE (Setup_fdre_C_CE)      -0.168     7.245    data_adc_reg[45][4]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fd_tim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            clk_adc_o_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.255%)  route 0.139ns (42.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.559     0.559    clk_160Mhz
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  fd_tim_reg[1]/Q
                         net (fo=15, routed)          0.139     0.838    fd_tim[1]
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.883 r  clk_adc_o_i_2/O
                         net (fo=1, routed)           0.000     0.883    clk_adc_o_i_2_n_0
    SLICE_X35Y77         FDRE                                         r  clk_adc_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.826     0.826    clk_160Mhz
    SLICE_X35Y77         FDRE                                         r  clk_adc_o_reg/C
                         clock pessimism             -0.234     0.592    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.092     0.684    clk_adc_o_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fd_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.845%)  route 0.180ns (49.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X36Y83         FDRE                                         r  fd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  fd_reg/Q
                         net (fo=2, routed)           0.180     0.883    conv_o_OBUF
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.928 r  fd_i_1/O
                         net (fo=1, routed)           0.000     0.928    fd_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  fd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.832     0.832    clk_160Mhz
    SLICE_X36Y83         FDRE                                         r  fd_reg/C
                         clock pessimism             -0.269     0.563    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.091     0.654    fd_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 fd_tim_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.387%)  route 0.243ns (56.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.559     0.559    clk_160Mhz
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  fd_tim_reg[0]/Q
                         net (fo=20, routed)          0.243     0.942    fd_tim[0]
    SLICE_X33Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.987 r  fd_tim[0]_i_1/O
                         net (fo=1, routed)           0.000     0.987    fd_tim[0]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.828     0.828    clk_160Mhz
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[0]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.092     0.651    fd_tim_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_adc_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.137%)  route 0.255ns (57.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.554     0.554    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.255     0.950    data_adc_ok_reg_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.995 r  data_adc_ok_i_1/O
                         net (fo=1, routed)           0.000     0.995    data_adc_ok_i_1_n_0
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.821     0.821    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
                         clock pessimism             -0.267     0.554    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.092     0.646    data_adc_ok_reg
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 fd_tim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.225ns (36.252%)  route 0.396ns (63.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.562     0.562    clk_160Mhz
    SLICE_X33Y81         FDRE                                         r  fd_tim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.128     0.690 f  fd_tim_reg[2]/Q
                         net (fo=36, routed)          0.396     1.085    fd_tim[2]
    SLICE_X33Y76         LUT2 (Prop_lut2_I1_O)        0.097     1.182 r  cs_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.182    cs_o[1]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  cs_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.825     0.825    clk_160Mhz
    SLICE_X33Y76         FDRE                                         r  cs_o_reg[1]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.107     0.677    cs_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 fd_tim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cs_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.226ns (36.355%)  route 0.396ns (63.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.562     0.562    clk_160Mhz
    SLICE_X33Y81         FDRE                                         r  fd_tim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.128     0.690 f  fd_tim_reg[2]/Q
                         net (fo=36, routed)          0.396     1.085    fd_tim[2]
    SLICE_X33Y76         LUT2 (Prop_lut2_I1_O)        0.098     1.183 r  cs_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.183    cs_o[0]_i_1_n_0
    SLICE_X33Y76         FDRE                                         r  cs_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.825     0.825    clk_160Mhz
    SLICE_X33Y76         FDRE                                         r  cs_o_reg[0]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.091     0.661    cs_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 fd_tim_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.360ns (57.943%)  route 0.261ns (42.057%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.562     0.562    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  fd_tim_reg[26]/Q
                         net (fo=2, routed)           0.122     0.825    fd_tim[26]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.936 r  fd_tim_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.139     1.075    fd_tim_reg[28]_i_2_n_6
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.108     1.183 r  fd_tim[26]_i_1/O
                         net (fo=1, routed)           0.000     1.183    fd_tim[26]_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.831     0.831    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[26]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.091     0.653    fd_tim_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 fd_tim_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.361ns (56.028%)  route 0.283ns (43.972%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.562     0.562    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  fd_tim_reg[28]/Q
                         net (fo=2, routed)           0.063     0.766    fd_tim[28]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.875 r  fd_tim_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.220     1.095    fd_tim_reg[28]_i_2_n_4
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.111     1.206 r  fd_tim[28]_i_1/O
                         net (fo=1, routed)           0.000     1.206    fd_tim[28]_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.831     0.831    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[28]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.092     0.654    fd_tim_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 fd_tim_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.359ns (54.165%)  route 0.304ns (45.835%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.561     0.561    clk_160Mhz
    SLICE_X35Y81         FDRE                                         r  fd_tim_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  fd_tim_reg[27]/Q
                         net (fo=2, routed)           0.167     0.869    fd_tim[27]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.979 r  fd_tim_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.136     1.115    fd_tim_reg[28]_i_2_n_5
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.108     1.223 r  fd_tim[27]_i_1/O
                         net (fo=1, routed)           0.000     1.223    fd_tim[27]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  fd_tim_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.830     0.830    clk_160Mhz
    SLICE_X35Y81         FDRE                                         r  fd_tim_reg[27]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091     0.652    fd_tim_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 fd_tim_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            fd_tim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.361ns (53.043%)  route 0.320ns (46.957%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.559     0.559    clk_160Mhz
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  fd_tim_reg[12]/Q
                         net (fo=2, routed)           0.123     0.823    fd_tim[12]
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.932 r  fd_tim_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.197     1.128    fd_tim_reg[12]_i_2_n_4
    SLICE_X33Y78         LUT2 (Prop_lut2_I0_O)        0.111     1.239 r  fd_tim[12]_i_1/O
                         net (fo=1, routed)           0.000     1.239    fd_tim[12]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.828     0.828    clk_160Mhz
    SLICE_X33Y78         FDRE                                         r  fd_tim_reg[12]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.091     0.650    fd_tim_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ts_clk160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { pll_inst/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y90   data_adc_reg[12][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X30Y104  data_adc_reg[12][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X40Y122  data_adc_reg[12][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X36Y75   data_adc_reg[12][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X48Y92   data_adc_reg[12][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X40Y119  data_adc_reg[12][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X44Y87   data_adc_reg[12][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X38Y90   data_adc_reg[12][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X48Y88   data_adc_reg[13][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.250       5.250      SLICE_X35Y90   data_adc_reg[13][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X44Y87   data_adc_reg[12][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X44Y88   data_adc_reg[55][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X34Y122  data_adc_reg[15][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X36Y122  data_adc_reg[16][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X36Y122  data_adc_reg[16][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X43Y87   data_adc_reg[57][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X44Y87   data_adc_reg[18][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X44Y87   data_adc_reg[18][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X42Y88   data_adc_reg[58][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X43Y88   data_adc_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X36Y75   data_adc_reg[12][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X44Y87   data_adc_reg[12][8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X38Y90   data_adc_reg[12][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X48Y88   data_adc_reg[13][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X48Y88   data_adc_reg[13][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X33Y122  data_adc_reg[13][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X33Y122  data_adc_reg[13][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y83   data_adc_reg[13][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X37Y83   data_adc_reg[13][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.125       2.625      SLICE_X52Y120  data_adc_reg[13][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.967ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.398ns (45.639%)  route 0.474ns (54.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.872    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X6Y57          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)       -0.161     7.839    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.864ns  (logic 0.398ns (46.062%)  route 0.466ns (53.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.466     0.864    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X6Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.161     7.839    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.864ns  (logic 0.398ns (46.090%)  route 0.466ns (53.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.466     0.864    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y57          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)       -0.156     7.844    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.433ns (49.316%)  route 0.445ns (50.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.445     0.878    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.398ns (55.674%)  route 0.317ns (44.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.317     0.715    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.202     7.798    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.712ns  (logic 0.398ns (55.911%)  route 0.314ns (44.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.314     0.712    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.200     7.800    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.433ns (49.661%)  route 0.439ns (50.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.439     0.872    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X6Y57          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.433ns (49.661%)  route 0.439ns (50.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.439     0.872    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X6Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.033     7.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.755ns  (logic 0.433ns (57.349%)  route 0.322ns (42.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.322     0.755    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y57          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)       -0.031     7.969    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.755ns  (logic 0.433ns (57.349%)  route 0.322ns (42.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.322     0.755    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X6Y58          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)       -0.029     7.971    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  7.216    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.900ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.888ns  (logic 0.348ns (39.185%)  route 0.540ns (60.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.540     0.888    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)       -0.212     7.788    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.881ns  (logic 0.348ns (39.512%)  route 0.533ns (60.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.533     0.881    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X82Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)       -0.207     7.793    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.838ns  (logic 0.379ns (45.250%)  route 0.459ns (54.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.459     0.838    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X85Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X85Y57         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.836ns  (logic 0.379ns (45.318%)  route 0.457ns (54.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.457     0.836    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X82Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  7.089    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.689ns  (logic 0.348ns (50.537%)  route 0.341ns (49.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.341     0.689    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X85Y56         FDRE (Setup_fdre_C_D)       -0.212     7.788    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.823ns  (logic 0.379ns (46.067%)  route 0.444ns (53.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.444     0.823    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.112ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.681ns  (logic 0.348ns (51.125%)  route 0.333ns (48.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.333     0.681    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X85Y56         FDRE (Setup_fdre_C_D)       -0.207     7.793    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  7.112    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.162%)  route 0.377ns (49.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.377     0.756    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X85Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X85Y56         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.200%)  route 0.376ns (49.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.376     0.755    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X82Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.714ns  (logic 0.379ns (53.050%)  route 0.335ns (46.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.335     0.714    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X83Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X83Y57         FDRE (Setup_fdre_C_D)       -0.073     7.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  7.213    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser1_rx
  To Clock:  clk_out3_pll

Setup :            0  Failing Endpoints,  Worst Slack       13.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.815ns (35.397%)  route 3.313ns (64.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 19.053 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          1.037     5.128    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.341    19.053    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000    19.053    
                         clock uncertainty           -0.267    18.786    
    SLICE_X83Y69         FDSE (Setup_fdse_C_S)       -0.352    18.434    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.815ns (35.397%)  route 3.313ns (64.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 19.053 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          1.037     5.128    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.341    19.053    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]/C
                         clock pessimism              0.000    19.053    
                         clock uncertainty           -0.267    18.786    
    SLICE_X83Y69         FDSE (Setup_fdse_C_S)       -0.352    18.434    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.815ns (35.397%)  route 3.313ns (64.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 19.053 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          1.037     5.128    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.341    19.053    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]/C
                         clock pessimism              0.000    19.053    
                         clock uncertainty           -0.267    18.786    
    SLICE_X83Y69         FDSE (Setup_fdse_C_S)       -0.352    18.434    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.815ns (35.397%)  route 3.313ns (64.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 19.053 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          1.037     5.128    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.341    19.053    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000    19.053    
                         clock uncertainty           -0.267    18.786    
    SLICE_X83Y69         FDSE (Setup_fdse_C_S)       -0.352    18.434    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.457ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.979ns  (logic 1.815ns (36.457%)  route 3.164ns (63.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 2519.055 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805  2503.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126  2503.353 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471  2503.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267  2504.091 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.888  2504.979    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X85Y67         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.343  2519.055    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X85Y67         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2519.055    
                         clock uncertainty           -0.267  2518.788    
    SLICE_X85Y67         FDSE (Setup_fdse_C_S)       -0.352  2518.436    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2518.436    
                         arrival time                       -2504.979    
  -------------------------------------------------------------------
                         slack                                 13.457    

Slack (MET) :             13.457ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.979ns  (logic 1.815ns (36.457%)  route 3.164ns (63.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 2519.055 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805  2503.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126  2503.353 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471  2503.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267  2504.091 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.888  2504.979    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X85Y67         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.343  2519.055    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X85Y67         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2519.055    
                         clock uncertainty           -0.267  2518.788    
    SLICE_X85Y67         FDSE (Setup_fdse_C_S)       -0.352  2518.436    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2518.436    
                         arrival time                       -2504.979    
  -------------------------------------------------------------------
                         slack                                 13.457    

Slack (MET) :             13.457ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@2520.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        4.979ns  (logic 1.815ns (36.457%)  route 3.164ns (63.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.945ns = ( 2519.055 - 2520.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422  2501.422 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805  2503.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126  2503.353 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471  2503.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267  2504.091 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.888  2504.979    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X85Y67         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2520.000  2520.000 r  
    U22                                               0.000  2520.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2520.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362  2521.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004  2522.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363  2516.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633  2517.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077  2517.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.343  2519.055    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X85Y67         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]/C
                         clock pessimism              0.000  2519.055    
                         clock uncertainty           -0.267  2518.788    
    SLICE_X85Y67         FDSE (Setup_fdse_C_S)       -0.352  2518.436    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                       2518.436    
                         arrival time                       -2504.979    
  -------------------------------------------------------------------
                         slack                                 13.457    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.815ns (38.202%)  route 2.936ns (61.798%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 19.054 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.661     4.751    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X85Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.342    19.054    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X85Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000    19.054    
                         clock uncertainty           -0.267    18.787    
    SLICE_X85Y68         FDSE (Setup_fdse_C_S)       -0.352    18.435    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 13.684    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.815ns (38.202%)  route 2.936ns (61.798%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 19.054 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.661     4.751    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X85Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.342    19.054    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X85Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000    19.054    
                         clock uncertainty           -0.267    18.787    
    SLICE_X85Y68         FDSE (Setup_fdse_C_S)       -0.352    18.435    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 13.684    

Slack (MET) :             13.684ns  (required time - arrival time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_pll rise@20.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.815ns (38.202%)  route 2.936ns (61.798%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.946ns = ( 19.054 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           1.805     3.227    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT4 (Prop_lut4_I2_O)        0.126     3.353 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4/O
                         net (fo=2, routed)           0.471     3.824    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_4_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I2_O)        0.267     4.091 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.661     4.751    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X85Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         1.362    21.362 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.366    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.363    16.002 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.633    17.636    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.713 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         1.342    19.054    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X85Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000    19.054    
                         clock uncertainty           -0.267    18.787    
    SLICE_X85Y68         FDSE (Setup_fdse_C_S)       -0.352    18.435    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 13.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.246ns  (logic 0.304ns (24.377%)  route 0.943ns (75.628%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 2499.224 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.889  2501.147    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.045  2501.192 f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_1/O
                         net (fo=1, routed)           0.054  2501.246    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[4]_i_1_n_0
    SLICE_X87Y68         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868  2499.224    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]/C
                         clock pessimism              0.000  2499.224    
                         clock uncertainty            0.267  2499.491    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.075  2499.566    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[4]
  -------------------------------------------------------------------
                         required time                      -2499.566    
                         arrival time                        2501.246    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.266ns  (logic 0.304ns (24.009%)  route 0.962ns (76.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 2499.224 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.962  2501.221    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X87Y68         LUT6 (Prop_lut6_I0_O)        0.045  2501.266 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000  2501.266    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[0]_i_1_n_0
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868  2499.224    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]/C
                         clock pessimism              0.000  2499.224    
                         clock uncertainty            0.267  2499.491    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.091  2499.582    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.582    
                         arrival time                        2501.265    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.267ns  (logic 0.304ns (23.987%)  route 0.963ns (76.016%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 2499.224 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.963  2501.222    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X87Y68         LUT6 (Prop_lut6_I4_O)        0.045  2501.267 f  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_i_1/O
                         net (fo=1, routed)           0.000  2501.267    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_i_1_n_0
    SLICE_X87Y68         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868  2499.224    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg/C
                         clock pessimism              0.000  2499.224    
                         clock uncertainty            0.267  2499.491    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.092  2499.583    rs485_dfs_inst/uart_rx_dfs/r_RX_DV_reg
  -------------------------------------------------------------------
                         required time                      -2499.583    
                         arrival time                        2501.267    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.777ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.361ns  (logic 0.349ns (25.639%)  route 1.012ns (74.354%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 2499.224 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.963  2501.222    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X87Y68         LUT2 (Prop_lut2_I0_O)        0.045  2501.267 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_4/O
                         net (fo=1, routed)           0.049  2501.315    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_4_n_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I2_O)        0.045  2501.360 r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000  2501.360    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main[2]_i_1_n_0
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868  2499.224    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]/C
                         clock pessimism              0.000  2499.224    
                         clock uncertainty            0.267  2499.491    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.092  2499.583    rs485_dfs_inst/uart_rx_dfs/FSM_onehot_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                      -2499.583    
                         arrival time                        2501.361    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.953ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@2500.000ns - ts_ser1_rx fall@2500.000ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.811%)  route 1.149ns (79.199%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 2499.224 - 2500.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx fall edge)
                                                   2500.000  2500.000 f  
    M4                                                0.000  2500.000 f  ser1_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259  2500.259 f  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.963  2501.222    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X87Y68         LUT4 (Prop_lut4_I1_O)        0.043  2501.265 f  rs485_dfs_inst/uart_rx_dfs/r_sync[0]_i_1/O
                         net (fo=1, routed)           0.186  2501.450    rs485_dfs_inst/uart_rx_dfs/r_sync[0]_i_1_n_0
    SLICE_X87Y68         FDRE                                         f  rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                   2500.000  2500.000 r  
    U22                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453  2500.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2500.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306  2497.627 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700  2498.327    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029  2498.356 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868  2499.224    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X87Y68         FDRE                                         r  rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]/C
                         clock pessimism              0.000  2499.224    
                         clock uncertainty            0.267  2499.491    
    SLICE_X87Y68         FDRE (Hold_fdre_C_D)         0.006  2499.497    rs485_dfs_inst/uart_rx_dfs/r_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      -2499.497    
                         arrival time                        2501.450    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.172ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.349ns (21.200%)  route 1.297ns (78.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.870     1.128    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.173 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.234     1.408    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.453 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.193     1.646    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X86Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868    -0.776    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X86Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.267    -0.509    
    SLICE_X86Y68         FDSE (Hold_fdse_C_S)        -0.018    -0.527    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.349ns (21.200%)  route 1.297ns (78.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.870     1.128    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.173 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.234     1.408    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.453 r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1/O
                         net (fo=13, routed)          0.193     1.646    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_1_n_0
    SLICE_X86Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868    -0.776    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X86Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.267    -0.509    
    SLICE_X86Y68         FDSE (Hold_fdse_C_S)        -0.018    -0.527    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.180ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.349ns (21.373%)  route 1.283ns (78.627%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.870     1.128    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.173 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.230     1.404    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.449 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_2/O
                         net (fo=13, routed)          0.184     1.632    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X86Y68         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868    -0.776    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X86Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.267    -0.509    
    SLICE_X86Y68         FDSE (Hold_fdse_C_CE)       -0.039    -0.548    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.349ns (21.373%)  route 1.283ns (78.627%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.870     1.128    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.173 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.230     1.404    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.449 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_2/O
                         net (fo=13, routed)          0.184     1.632    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X86Y68         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.868    -0.776    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X86Y68         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.267    -0.509    
    SLICE_X86Y68         FDSE (Hold_fdse_C_CE)       -0.039    -0.548    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.205ns  (arrival time - required time)
  Source:                 ser1_rx
                            (clock source 'ts_ser1_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll rise@0.000ns - ts_ser1_rx rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.349ns (21.081%)  route 1.306ns (78.919%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser1_rx rise edge)
                                                      0.000     0.000 r  
    M4                                                0.000     0.000 r  ser1_rx (IN)
                         net (fo=0)                   0.000     0.000    ser1_rx
    M4                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ser1_rx_IBUF_inst/O
                         net (fo=8, routed)           0.870     1.128    rs485_dfs_inst/uart_rx_dfs/i_RX_Serial
    SLICE_X86Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.173 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5/O
                         net (fo=2, routed)           0.230     1.404    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_5_n_0
    SLICE_X86Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.449 f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count[12]_i_2/O
                         net (fo=13, routed)          0.206     1.655    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count
    SLICE_X83Y69         FDSE                                         f  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1
    U22                  IBUF (Prop_ibuf_I_O)         0.453     0.453 r  pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    pll_inst/inst/clk_in1_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.306    -2.373 r  pll_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -1.673    pll_inst/inst/clk_out3_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.644 r  pll_inst/inst/clkout3_buf/O
                         net (fo=228, routed)         0.866    -0.778    rs485_dfs_inst/uart_rx_dfs/i_Clock
    SLICE_X83Y69         FDSE                                         r  rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000    -0.778    
                         clock uncertainty            0.267    -0.511    
    SLICE_X83Y69         FDSE (Hold_fdse_C_CE)       -0.039    -0.550    rs485_dfs_inst/uart_rx_dfs/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  2.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack       18.900ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.900ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.897ns  (logic 0.398ns (44.347%)  route 0.499ns (55.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.499     0.897    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)       -0.203    19.797    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 18.900    

Slack (MET) :             18.915ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.885ns  (logic 0.398ns (44.996%)  route 0.487ns (55.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.487     0.885    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)       -0.200    19.800    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.800    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 18.915    

Slack (MET) :             18.994ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.931ns  (logic 0.433ns (46.515%)  route 0.498ns (53.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.498     0.931    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X13Y60         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 18.994    

Slack (MET) :             19.022ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.945ns  (logic 0.433ns (45.842%)  route 0.512ns (54.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.512     0.945    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X12Y59         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.033    19.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 19.022    

Slack (MET) :             19.049ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.918ns  (logic 0.433ns (47.150%)  route 0.485ns (52.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.485     0.918    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X10Y56         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y56         FDRE (Setup_fdre_C_D)       -0.033    19.967    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 19.049    

Slack (MET) :             19.065ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.779ns  (logic 0.398ns (51.077%)  route 0.381ns (48.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.779    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y56         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X10Y56         FDRE (Setup_fdre_C_D)       -0.156    19.844    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                 19.065    

Slack (MET) :             19.067ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.549%)  route 0.374ns (48.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.374     0.772    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X12Y59         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.161    19.839    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 19.067    

Slack (MET) :             19.093ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.832ns  (logic 0.379ns (45.538%)  route 0.453ns (54.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.453     0.832    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X9Y55          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                 19.093    

Slack (MET) :             19.098ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.692ns  (logic 0.348ns (50.297%)  route 0.344ns (49.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.344     0.692    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y55          FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                 19.098    

Slack (MET) :             19.157ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.200%)  route 0.381ns (46.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59                                       0.000     0.000 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.381     0.814    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X12Y59         FDRE                                         r  rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.029    19.971    rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 19.157    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.775ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.775ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.018ns  (logic 0.348ns (34.195%)  route 0.670ns (65.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.670     1.018    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y67         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)       -0.207     7.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  6.775    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.840ns  (logic 0.348ns (41.450%)  route 0.492ns (58.550%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.492     0.840    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y67         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)       -0.207     7.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.594%)  route 0.469ns (57.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.469     0.817    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X28Y50         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.801ns  (logic 0.348ns (43.426%)  route 0.453ns (56.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.801    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y67         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y67         FDRE (Setup_fdre_C_D)       -0.207     7.793    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.711%)  route 0.381ns (52.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.381     0.729    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y49         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.210     7.790    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.419%)  route 0.356ns (50.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     0.704    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X31Y50         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.209     7.791    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.834ns  (logic 0.379ns (45.417%)  route 0.455ns (54.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.455     0.834    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X28Y50         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.726ns  (logic 0.348ns (47.905%)  route 0.378ns (52.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.726    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X30Y50         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.166     7.834    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53                                      0.000     0.000 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.375     0.754    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X32Y53         FDRE                                         r  rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)       -0.075     7.925    rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_PHY_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.554%)  route 0.371ns (49.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67                                      0.000     0.000 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.371     0.750    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X41Y67         FDRE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)       -0.073     7.927    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  7.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack       18.902ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.888ns  (logic 0.348ns (39.181%)  route 0.540ns (60.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.540     0.888    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X82Y58         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y58         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 18.902    

Slack (MET) :             18.975ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.700%)  route 0.467ns (57.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.467     0.815    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X87Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y56         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 18.975    

Slack (MET) :             19.034ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.619%)  route 0.458ns (51.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.458     0.891    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X83Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y56         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 19.034    

Slack (MET) :             19.049ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.791ns  (logic 0.398ns (50.326%)  route 0.393ns (49.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X84Y58         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.393     0.791    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X84Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X84Y57         FDRE (Setup_fdre_C_D)       -0.160    19.840    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 19.049    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.861ns  (logic 0.379ns (44.004%)  route 0.482ns (55.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.482     0.861    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X86Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X86Y56         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.067ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.175%)  route 0.479ns (55.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.479     0.858    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X86Y57         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X86Y57         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 19.067    

Slack (MET) :             19.080ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.710ns  (logic 0.348ns (48.989%)  route 0.362ns (51.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.362     0.710    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X87Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y56         FDRE (Setup_fdre_C_D)       -0.210    19.790    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 19.080    

Slack (MET) :             19.084ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.433%)  route 0.356ns (50.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.356     0.704    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X82Y58         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X82Y58         FDRE (Setup_fdre_C_D)       -0.212    19.788    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 19.084    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.833ns  (logic 0.379ns (45.514%)  route 0.454ns (54.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.454     0.833    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X83Y56         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y56         FDRE (Setup_fdre_C_D)       -0.073    19.927    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.111ns  (required time - arrival time)
  Source:                 rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.814ns  (logic 0.379ns (46.587%)  route 0.435ns (53.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60                                      0.000     0.000 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.435     0.814    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X81Y60         FDRE                                         r  rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)       -0.075    19.925    rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 19.111    





---------------------------------------------------------------------------------------------------
From Clock:  ts_PHY_RXC
  To Clock:  ts_clk125

Setup :          144  Failing Endpoints,  Worst Slack       -0.776ns,  Total Violation      -71.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.048ns  (logic 0.384ns (36.641%)  route 0.664ns (63.359%))
  Logic Levels:           0  
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 9.257 - 8.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 8.667 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.370     8.667    mac_inst/eth_rx_clk
    SLICE_X52Y58         FDRE                                         r  mac_inst/eth_type_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.384     9.051 r  mac_inst/eth_type_reg[10]/Q
                         net (fo=3, routed)           0.664     9.715    mac_inst/p_24_in[2]
    SLICE_X55Y58         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.257     9.257    mac_inst/eth_tx_clk
    SLICE_X55Y58         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[20][2]/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.247     9.010    
    SLICE_X55Y58         FDRE (Setup_fdre_C_D)       -0.070     8.940    mac_inst/eth_tx_arp_data_reg[20][2]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.915ns  (logic 0.353ns (38.589%)  route 0.562ns (61.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 9.251 - 8.000 ) 
    Source Clock Delay      (SCD):    4.664ns = ( 8.664 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.367     8.664    mac_inst/eth_rx_clk
    SLICE_X52Y63         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.353     9.017 r  mac_inst/eth_ARP_MAC_src_reg[29]/Q
                         net (fo=2, routed)           0.562     9.579    mac_inst/p_12_in[5]
    SLICE_X52Y67         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.251     9.251    mac_inst/eth_tx_clk
    SLICE_X52Y67         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][5]/C
                         clock pessimism              0.000     9.251    
                         clock uncertainty           -0.247     9.004    
    SLICE_X52Y67         FDRE (Setup_fdre_C_D)       -0.181     8.823    mac_inst/eth_tx_adc_data_reg[10][5]
  -------------------------------------------------------------------
                         required time                          8.823    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                 -0.756    

Slack (VIOLATED) :        -0.753ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[44][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.915ns  (logic 0.353ns (38.578%)  route 0.562ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        -3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 9.254 - 8.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 8.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.371     8.668    mac_inst/eth_rx_clk
    SLICE_X61Y63         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.353     9.021 r  mac_inst/eth_ARP_MAC_src_reg[8]/Q
                         net (fo=2, routed)           0.562     9.583    mac_inst/p_16_in[0]
    SLICE_X55Y63         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.254     9.254    mac_inst/eth_tx_clk
    SLICE_X55Y63         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][0]/C
                         clock pessimism              0.000     9.254    
                         clock uncertainty           -0.247     9.007    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)       -0.176     8.831    mac_inst/eth_tx_arp_data_reg[44][0]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                 -0.753    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[43]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.946ns  (logic 0.437ns (46.217%)  route 0.509ns (53.783%))
  Logic Levels:           0  
  Clock Path Skew:        -3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 9.253 - 8.000 ) 
    Source Clock Delay      (SCD):    4.667ns = ( 8.667 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.370     8.667    mac_inst/eth_rx_clk
    SLICE_X50Y64         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[43]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.437     9.104 r  mac_inst/eth_ARP_MAC_src_reg[43]/Q
                         net (fo=2, routed)           0.509     9.613    mac_inst/p_8_in[3]
    SLICE_X52Y64         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.253     9.253    mac_inst/eth_tx_clk
    SLICE_X52Y64         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[8][3]/C
                         clock pessimism              0.000     9.253    
                         clock uncertainty           -0.247     9.006    
    SLICE_X52Y64         FDRE (Setup_fdre_C_D)       -0.073     8.933    mac_inst/eth_tx_adc_data_reg[8][3]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.674ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.852ns  (logic 0.353ns (41.455%)  route 0.499ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 9.257 - 8.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 8.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.371     8.668    mac_inst/eth_rx_clk
    SLICE_X61Y63         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.353     9.021 r  mac_inst/eth_ARP_MAC_src_reg[8]/Q
                         net (fo=2, routed)           0.499     9.520    mac_inst/p_16_in[0]
    SLICE_X60Y63         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.257     9.257    mac_inst/eth_tx_clk
    SLICE_X60Y63         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[12][0]/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.247     9.010    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.164     8.846    mac_inst/eth_tx_adc_data_reg[12][0]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 -0.674    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 mac_inst/eth_type_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[21][2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.966ns  (logic 0.437ns (45.229%)  route 0.529ns (54.771%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 9.259 - 8.000 ) 
    Source Clock Delay      (SCD):    4.671ns = ( 8.671 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.374     8.671    mac_inst/eth_rx_clk
    SLICE_X58Y59         FDRE                                         r  mac_inst/eth_type_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.437     9.108 r  mac_inst/eth_type_reg[2]/Q
                         net (fo=1, routed)           0.529     9.638    mac_inst/eth_type_reg_n_0_[2]
    SLICE_X57Y59         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[21][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.259     9.259    mac_inst/eth_tx_clk
    SLICE_X57Y59         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[21][2]/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty           -0.247     9.012    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.047     8.965    mac_inst/eth_tx_arp_data_reg[21][2]
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.663ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[45][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.853ns  (logic 0.353ns (41.406%)  route 0.500ns (58.594%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 9.258 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 8.669 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.372     8.669    mac_inst/eth_rx_clk
    SLICE_X59Y61         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.353     9.022 r  mac_inst/eth_ARP_MAC_src_reg[6]/Q
                         net (fo=2, routed)           0.500     9.522    mac_inst/eth_ARP_MAC_src_reg_n_0_[6]
    SLICE_X58Y61         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[45][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.258     9.258    mac_inst/eth_tx_clk
    SLICE_X58Y61         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[45][6]/C
                         clock pessimism              0.000     9.258    
                         clock uncertainty           -0.247     9.011    
    SLICE_X58Y61         FDRE (Setup_fdre_C_D)       -0.152     8.859    mac_inst/eth_tx_arp_data_reg[45][6]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 -0.663    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.857ns  (logic 0.353ns (41.205%)  route 0.504ns (58.795%))
  Logic Levels:           0  
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 9.257 - 8.000 ) 
    Source Clock Delay      (SCD):    4.668ns = ( 8.668 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.371     8.668    mac_inst/eth_rx_clk
    SLICE_X61Y63         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.353     9.021 r  mac_inst/eth_ARP_MAC_src_reg[9]/Q
                         net (fo=2, routed)           0.504     9.525    mac_inst/p_16_in[1]
    SLICE_X60Y63         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.257     9.257    mac_inst/eth_tx_clk
    SLICE_X60Y63         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[12][1]/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.247     9.010    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.146     8.864    mac_inst/eth_tx_adc_data_reg[12][1]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.644ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[48][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.926ns  (logic 0.384ns (41.482%)  route 0.542ns (58.518%))
  Logic Levels:           0  
  Clock Path Skew:        -3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 9.257 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 8.669 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.372     8.669    mac_inst/eth_rx_clk
    SLICE_X57Y57         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.384     9.053 r  mac_inst/eth_ARP_IP_src_reg[11]/Q
                         net (fo=1, routed)           0.542     9.595    mac_inst/p_52_in[3]
    SLICE_X57Y61         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.257     9.257    mac_inst/eth_tx_clk
    SLICE_X57Y61         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[48][3]/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty           -0.247     9.010    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)       -0.059     8.951    mac_inst/eth_tx_arp_data_reg[48][3]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                 -0.644    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@8.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.934ns  (logic 0.437ns (46.786%)  route 0.497ns (53.214%))
  Logic Levels:           0  
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 9.256 - 8.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 8.666 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.369     8.666    mac_inst/eth_rx_clk
    SLICE_X50Y65         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.437     9.103 r  mac_inst/eth_ARP_MAC_src_reg[31]/Q
                         net (fo=2, routed)           0.497     9.600    mac_inst/p_12_in[7]
    SLICE_X51Y65         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.256     9.256    mac_inst/eth_tx_clk
    SLICE_X51Y65         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[10][7]/C
                         clock pessimism              0.000     9.256    
                         clock uncertainty           -0.247     9.009    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)       -0.047     8.962    mac_inst/eth_tx_adc_data_reg[10][7]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 -0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 mac_inst/event_arp/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_arp/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.808%)  route 0.154ns (52.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.564     1.569    mac_inst/event_arp/wr_clk
    SLICE_X52Y56         FDRE                                         r  mac_inst/event_arp/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  mac_inst/event_arp/temp1_reg/Q
                         net (fo=1, routed)           0.154     1.864    mac_inst/event_arp/temp1
    SLICE_X51Y58         FDRE                                         r  mac_inst/event_arp/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.832     0.832    mac_inst/event_arp/rd_clk
    SLICE_X51Y58         FDRE                                         r  mac_inst/event_arp/temp2_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.075     1.154    mac_inst/event_arp/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 mac_inst/event_26010_dfs/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26010_dfs/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.717%)  route 0.214ns (60.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.566    mac_inst/event_26010_dfs/wr_clk
    SLICE_X44Y68         FDRE                                         r  mac_inst/event_26010_dfs/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  mac_inst/event_26010_dfs/temp1_reg/Q
                         net (fo=1, routed)           0.214     1.921    mac_inst/event_26010_dfs/temp1
    SLICE_X45Y69         FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.826     0.826    mac_inst/event_26010_dfs/rd_clk
    SLICE_X45Y69         FDRE                                         r  mac_inst/event_26010_dfs/temp2_reg/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.247     1.073    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.063     1.136    mac_inst/event_26010_dfs/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 mac_inst/event_26100_bins/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26100_bins/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.974%)  route 0.274ns (66.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.566     1.571    mac_inst/event_26100_bins/wr_clk
    SLICE_X43Y60         FDRE                                         r  mac_inst/event_26100_bins/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  mac_inst/event_26100_bins/temp1_reg/Q
                         net (fo=1, routed)           0.274     1.986    mac_inst/event_26100_bins/temp1
    SLICE_X43Y64         FDRE                                         r  mac_inst/event_26100_bins/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.831     0.831    mac_inst/event_26100_bins/rd_clk
    SLICE_X43Y64         FDRE                                         r  mac_inst/event_26100_bins/temp2_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.247     1.078    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.063     1.141    mac_inst/event_26100_bins/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 mac_inst/event_26100_dfs/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/event_26100_dfs/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.968%)  route 0.280ns (63.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  PHY_RXC (IN)
                         net (fo=0)                   0.000     0.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     0.336 r  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.006 r  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.567    mac_inst/event_26100_dfs/wr_clk
    SLICE_X46Y64         FDRE                                         r  mac_inst/event_26100_dfs/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.731 r  mac_inst/event_26100_dfs/temp1_reg/Q
                         net (fo=1, routed)           0.280     2.011    mac_inst/event_26100_dfs/temp1
    SLICE_X47Y69         FDRE                                         r  mac_inst/event_26100_dfs/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.825     0.825    mac_inst/event_26100_dfs/rd_clk
    SLICE_X47Y69         FDRE                                         r  mac_inst/event_26100_dfs/temp2_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.247     1.072    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.066     1.138    mac_inst/event_26100_dfs/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             4.666ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[46][0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.729%)  route 0.098ns (40.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.566ns = ( 5.566 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     5.566    mac_inst/eth_rx_clk
    SLICE_X55Y62         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.146     5.712 r  mac_inst/eth_ARP_IP_src_reg[24]/Q
                         net (fo=1, routed)           0.098     5.811    mac_inst/p_48_in[0]
    SLICE_X53Y62         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.828     0.828    mac_inst/eth_tx_clk
    SLICE_X53Y62         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[46][0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.247     1.075    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.070     1.145    mac_inst/eth_tx_arp_data_reg[46][0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           5.811    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.670ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_IP_src_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[46][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.382%)  route 0.108ns (42.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.568ns = ( 5.568 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.563     5.568    mac_inst/eth_rx_clk
    SLICE_X53Y57         FDRE                                         r  mac_inst/eth_ARP_IP_src_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.146     5.714 r  mac_inst/eth_ARP_IP_src_reg[27]/Q
                         net (fo=1, routed)           0.108     5.823    mac_inst/p_48_in[3]
    SLICE_X53Y58         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.831     0.831    mac_inst/eth_tx_clk
    SLICE_X53Y58         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[46][3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.247     1.078    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.075     1.153    mac_inst/eth_tx_arp_data_reg[46][3]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           5.823    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.674ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[37]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.204ns  (logic 0.133ns (65.202%)  route 0.071ns (34.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.565ns = ( 5.565 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.560     5.565    mac_inst/eth_rx_clk
    SLICE_X53Y64         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[37]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.133     5.698 r  mac_inst/eth_ARP_MAC_src_reg[37]/Q
                         net (fo=2, routed)           0.071     5.769    mac_inst/p_10_in[5]
    SLICE_X52Y64         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.827     0.827    mac_inst/eth_tx_clk
    SLICE_X52Y64         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][5]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.247     1.074    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.022     1.096    mac_inst/eth_tx_adc_data_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.675ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[43][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.204ns  (logic 0.133ns (65.202%)  route 0.071ns (34.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.565ns = ( 5.565 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.560     5.565    mac_inst/eth_rx_clk
    SLICE_X52Y65         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.133     5.698 r  mac_inst/eth_ARP_MAC_src_reg[20]/Q
                         net (fo=2, routed)           0.071     5.769    mac_inst/p_14_in[4]
    SLICE_X53Y65         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[43][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.826     0.826    mac_inst/eth_tx_clk
    SLICE_X53Y65         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[43][4]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.247     1.073    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.022     1.095    mac_inst/eth_tx_arp_data_reg[43][4]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           5.769    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.676ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[35]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_adc_data_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.585%)  route 0.112ns (43.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.565ns = ( 5.565 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.560     5.565    mac_inst/eth_rx_clk
    SLICE_X53Y64         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[35]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.146     5.711 r  mac_inst/eth_ARP_MAC_src_reg[35]/Q
                         net (fo=2, routed)           0.112     5.823    mac_inst/p_10_in[3]
    SLICE_X55Y65         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.826     0.826    mac_inst/eth_tx_clk
    SLICE_X55Y65         FDRE                                         r  mac_inst/eth_tx_adc_data_reg[9][3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.247     1.073    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.075     1.148    mac_inst/eth_tx_adc_data_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           5.823    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.679ns  (arrival time - required time)
  Source:                 mac_inst/eth_ARP_MAC_src_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by ts_PHY_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/eth_tx_arp_data_reg[44][6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (ts_clk125 rise@0.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.184%)  route 0.109ns (42.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.569ns = ( 5.569 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.564     5.569    mac_inst/eth_rx_clk
    SLICE_X61Y61         FDRE                                         r  mac_inst/eth_ARP_MAC_src_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.146     5.715 r  mac_inst/eth_ARP_MAC_src_reg[14]/Q
                         net (fo=2, routed)           0.109     5.825    mac_inst/p_16_in[6]
    SLICE_X59Y60         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.833     0.833    mac_inst/eth_tx_clk
    SLICE_X59Y60         FDRE                                         r  mac_inst/eth_tx_arp_data_reg[44][6]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.247     1.080    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.066     1.146    mac_inst/eth_tx_arp_data_reg[44][6]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           5.825    
  -------------------------------------------------------------------
                         slack                                  4.679    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk160
  To Clock:  ts_clk125

Setup :          135  Failing Endpoints,  Worst Slack       -3.892ns,  Total Violation     -291.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.892ns  (required time - arrival time)
  Source:                 data_adc_reg[10][8]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.859ns  (logic 1.487ns (38.536%)  route 2.372ns (61.464%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 145.260 - 144.000 ) 
    Source Clock Delay      (SCD):    1.373ns = ( 145.123 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.373   145.123    clk_160Mhz
    SLICE_X46Y88         FDRE                                         r  data_adc_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.433   145.556 r  data_adc_reg[10][8]/Q
                         net (fo=1, routed)           0.790   146.346    data_adc_reg_n_0_[10][8]
    SLICE_X50Y87         LUT6 (Prop_lut6_I1_O)        0.105   146.451 r  adc_data[0]_i_66/O
                         net (fo=1, routed)           0.000   146.451    adc_data[0]_i_66_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.173   146.624 r  adc_data_reg[0]_i_55/O
                         net (fo=1, routed)           0.902   147.526    adc_data_reg[0]_i_55_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I5_O)        0.241   147.767 f  adc_data[0]_i_30/O
                         net (fo=1, routed)           0.000   147.767    adc_data[0]_i_30_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I0_O)      0.178   147.945 f  adc_data_reg[0]_i_12/O
                         net (fo=1, routed)           0.244   148.189    adc_data_reg[0]_i_12_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.252   148.441 f  adc_data[0]_i_4/O
                         net (fo=1, routed)           0.436   148.877    adc_data[0]_i_4_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I5_O)        0.105   148.982 r  adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000   148.982    adc_data[0]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.260   145.260    clk_125Mhz
    SLICE_X51Y89         FDRE                                         r  adc_data_reg[0]/C
                         clock pessimism              0.000   145.260    
                         clock uncertainty           -0.202   145.058    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)        0.032   145.090    adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                        145.090    
                         arrival time                        -148.982    
  -------------------------------------------------------------------
                         slack                                 -3.892    

Slack (VIOLATED) :        -3.840ns  (required time - arrival time)
  Source:                 data_adc_reg[57][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.809ns  (logic 1.520ns (39.905%)  route 2.289ns (60.095%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 145.244 - 144.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 145.105 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.355   145.105    clk_160Mhz
    SLICE_X42Y117        FDRE                                         r  data_adc_reg[57][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE (Prop_fdre_C_Q)         0.433   145.538 r  data_adc_reg[57][7]/Q
                         net (fo=1, routed)           0.709   146.247    p_27_in[7]
    SLICE_X42Y117        LUT6 (Prop_lut6_I3_O)        0.105   146.352 r  adc_data[7]_i_78/O
                         net (fo=1, routed)           0.000   146.352    adc_data[7]_i_78_n_0
    SLICE_X42Y117        MUXF7 (Prop_muxf7_I0_O)      0.201   146.553 r  adc_data_reg[7]_i_50/O
                         net (fo=1, routed)           1.009   147.562    adc_data_reg[7]_i_50_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.242   147.805 f  adc_data[7]_i_33/O
                         net (fo=1, routed)           0.000   147.805    adc_data[7]_i_33_n_0
    SLICE_X44Y118        MUXF7 (Prop_muxf7_I1_O)      0.182   147.987 f  adc_data_reg[7]_i_18/O
                         net (fo=1, routed)           0.244   148.231    adc_data_reg[7]_i_18_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.252   148.483 f  adc_data[7]_i_8/O
                         net (fo=1, routed)           0.327   148.809    adc_data[7]_i_8_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.105   148.914 r  adc_data[7]_i_3/O
                         net (fo=1, routed)           0.000   148.914    adc_data[7]_i_3_n_0
    SLICE_X44Y120        FDRE                                         r  adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.244   145.244    clk_125Mhz
    SLICE_X44Y120        FDRE                                         r  adc_data_reg[7]/C
                         clock pessimism              0.000   145.244    
                         clock uncertainty           -0.202   145.042    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.032   145.074    adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                        145.074    
                         arrival time                        -148.914    
  -------------------------------------------------------------------
                         slack                                 -3.840    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 data_adc_reg[62][10]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.442ns  (logic 1.471ns (42.738%)  route 1.971ns (57.262%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 145.270 - 144.000 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 145.130 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.380   145.130    clk_160Mhz
    SLICE_X37Y93         FDRE                                         r  data_adc_reg[62][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.379   145.509 r  data_adc_reg[62][10]/Q
                         net (fo=1, routed)           0.583   146.092    data_adc_reg_n_0_[62][10]
    SLICE_X34Y92         LUT6 (Prop_lut6_I1_O)        0.105   146.197 r  adc_data[2]_i_71/O
                         net (fo=1, routed)           0.000   146.197    adc_data[2]_i_71_n_0
    SLICE_X34Y92         MUXF7 (Prop_muxf7_I1_O)      0.206   146.403 r  adc_data_reg[2]_i_57/O
                         net (fo=1, routed)           0.702   147.105    adc_data_reg[2]_i_57_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.242   147.347 f  adc_data[2]_i_31/O
                         net (fo=1, routed)           0.000   147.347    adc_data[2]_i_31_n_0
    SLICE_X33Y90         MUXF7 (Prop_muxf7_I1_O)      0.182   147.529 f  adc_data_reg[2]_i_12/O
                         net (fo=1, routed)           0.225   147.754    adc_data_reg[2]_i_12_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.252   148.006 f  adc_data[2]_i_4/O
                         net (fo=1, routed)           0.461   148.467    adc_data[2]_i_4_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.105   148.572 r  adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000   148.572    adc_data[2]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.270   145.270    clk_125Mhz
    SLICE_X32Y89         FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.000   145.270    
                         clock uncertainty           -0.202   145.068    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.032   145.100    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                        145.100    
                         arrival time                        -148.572    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 data_adc_reg[55][5]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.337ns  (logic 1.249ns (37.430%)  route 2.088ns (62.570%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 145.260 - 144.000 ) 
    Source Clock Delay      (SCD):    1.371ns = ( 145.121 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.371   145.121    clk_160Mhz
    SLICE_X43Y84         FDRE                                         r  data_adc_reg[55][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.379   145.500 r  data_adc_reg[55][5]/Q
                         net (fo=1, routed)           0.755   146.254    p_29_in[5]
    SLICE_X39Y82         LUT6 (Prop_lut6_I0_O)        0.105   146.359 r  adc_data[5]_i_65/O
                         net (fo=1, routed)           0.000   146.359    adc_data[5]_i_65_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.206   146.565 r  adc_data_reg[5]_i_56/O
                         net (fo=1, routed)           0.000   146.565    adc_data_reg[5]_i_56_n_0
    SLICE_X39Y82         MUXF8 (Prop_muxf8_I0_O)      0.085   146.650 r  adc_data_reg[5]_i_28/O
                         net (fo=1, routed)           0.635   147.286    adc_data_reg[5]_i_28_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I0_O)        0.264   147.550 r  adc_data[5]_i_12/O
                         net (fo=1, routed)           0.231   147.781    adc_data[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105   147.886 r  adc_data[5]_i_4/O
                         net (fo=1, routed)           0.467   148.353    adc_data[5]_i_4_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.105   148.458 r  adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000   148.458    adc_data[5]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.260   145.260    clk_125Mhz
    SLICE_X42Y81         FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.000   145.260    
                         clock uncertainty           -0.202   145.058    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)        0.074   145.132    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                        145.132    
                         arrival time                        -148.458    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.321ns  (required time - arrival time)
  Source:                 data_adc_reg[35][1]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.295ns  (logic 1.242ns (37.697%)  route 2.053ns (62.303%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 145.266 - 144.000 ) 
    Source Clock Delay      (SCD):    1.370ns = ( 145.120 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.370   145.120    clk_160Mhz
    SLICE_X40Y82         FDRE                                         r  data_adc_reg[35][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.379   145.499 r  data_adc_reg[35][1]/Q
                         net (fo=1, routed)           0.775   146.273    p_49_in[1]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.105   146.378 r  adc_data[1]_i_68/O
                         net (fo=1, routed)           0.000   146.378    adc_data[1]_i_68_n_0
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.199   146.577 r  adc_data_reg[1]_i_58/O
                         net (fo=1, routed)           0.000   146.577    adc_data_reg[1]_i_58_n_0
    SLICE_X40Y85         MUXF8 (Prop_muxf8_I0_O)      0.085   146.662 r  adc_data_reg[1]_i_29/O
                         net (fo=1, routed)           0.624   147.286    adc_data_reg[1]_i_29_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.264   147.550 r  adc_data[1]_i_12/O
                         net (fo=1, routed)           0.124   147.674    adc_data[1]_i_12_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.105   147.779 r  adc_data[1]_i_4/O
                         net (fo=1, routed)           0.530   148.309    adc_data[1]_i_4_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.105   148.414 r  adc_data[1]_i_1/O
                         net (fo=1, routed)           0.000   148.414    adc_data[1]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  adc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.266   145.266    clk_125Mhz
    SLICE_X40Y87         FDRE                                         r  adc_data_reg[1]/C
                         clock pessimism              0.000   145.266    
                         clock uncertainty           -0.202   145.064    
    SLICE_X40Y87         FDRE (Setup_fdre_C_D)        0.030   145.094    adc_data_reg[1]
  -------------------------------------------------------------------
                         required time                        145.094    
                         arrival time                        -148.414    
  -------------------------------------------------------------------
                         slack                                 -3.321    

Slack (VIOLATED) :        -3.206ns  (required time - arrival time)
  Source:                 data_adc_reg[37][11]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.174ns  (logic 1.128ns (35.538%)  route 2.046ns (64.462%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 145.257 - 144.000 ) 
    Source Clock Delay      (SCD):    1.367ns = ( 145.117 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.367   145.117    clk_160Mhz
    SLICE_X35Y102        FDRE                                         r  data_adc_reg[37][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379   145.496 r  data_adc_reg[37][11]/Q
                         net (fo=1, routed)           0.666   146.163    data_adc_reg_n_0_[37][11]
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.105   146.268 r  adc_data[3]_i_37/O
                         net (fo=1, routed)           0.000   146.268    adc_data[3]_i_37_n_0
    SLICE_X36Y101        MUXF7 (Prop_muxf7_I1_O)      0.182   146.450 r  adc_data_reg[3]_i_17/O
                         net (fo=1, routed)           0.542   146.992    adc_data_reg[3]_i_17_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.252   147.244 r  adc_data[3]_i_6/O
                         net (fo=1, routed)           0.458   147.702    adc_data[3]_i_6_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.105   147.807 r  adc_data[3]_i_3/O
                         net (fo=1, routed)           0.379   148.186    adc_data[3]_i_3_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.105   148.291 r  adc_data[3]_i_1/O
                         net (fo=1, routed)           0.000   148.291    adc_data[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  adc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.257   145.257    clk_125Mhz
    SLICE_X36Y102        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.000   145.257    
                         clock uncertainty           -0.202   145.055    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)        0.030   145.085    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                        145.085    
                         arrival time                        -148.291    
  -------------------------------------------------------------------
                         slack                                 -3.206    

Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 data_adc_reg[36][6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.149ns  (logic 1.241ns (39.406%)  route 1.908ns (60.594%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 145.263 - 144.000 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 145.127 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.377   145.127    clk_160Mhz
    SLICE_X49Y94         FDRE                                         r  data_adc_reg[36][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.379   145.506 r  data_adc_reg[36][6]/Q
                         net (fo=1, routed)           0.762   146.267    p_48_in[6]
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.105   146.372 r  adc_data[6]_i_69/O
                         net (fo=1, routed)           0.000   146.372    adc_data[6]_i_69_n_0
    SLICE_X46Y95         MUXF7 (Prop_muxf7_I1_O)      0.206   146.578 r  adc_data_reg[6]_i_58/O
                         net (fo=1, routed)           0.000   146.578    adc_data_reg[6]_i_58_n_0
    SLICE_X46Y95         MUXF8 (Prop_muxf8_I0_O)      0.082   146.660 r  adc_data_reg[6]_i_29/O
                         net (fo=1, routed)           0.580   147.240    adc_data_reg[6]_i_29_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.259   147.499 r  adc_data[6]_i_12/O
                         net (fo=1, routed)           0.204   147.704    adc_data[6]_i_12_n_0
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.105   147.809 r  adc_data[6]_i_4/O
                         net (fo=1, routed)           0.362   148.171    adc_data[6]_i_4_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I5_O)        0.105   148.276 r  adc_data[6]_i_1/O
                         net (fo=1, routed)           0.000   148.276    adc_data[6]_i_1_n_0
    SLICE_X48Y91         FDRE                                         r  adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.263   145.263    clk_125Mhz
    SLICE_X48Y91         FDRE                                         r  adc_data_reg[6]/C
                         clock pessimism              0.000   145.263    
                         clock uncertainty           -0.202   145.061    
    SLICE_X48Y91         FDRE (Setup_fdre_C_D)        0.030   145.091    adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                        145.091    
                         arrival time                        -148.276    
  -------------------------------------------------------------------
                         slack                                 -3.185    

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 data_adc_reg[50][4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        3.181ns  (logic 1.236ns (38.853%)  route 1.945ns (61.147%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 145.243 - 144.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 145.097 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.347   145.097    clk_160Mhz
    SLICE_X41Y124        FDRE                                         r  data_adc_reg[50][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.379   145.476 r  data_adc_reg[50][4]/Q
                         net (fo=1, routed)           0.728   146.205    p_34_in[4]
    SLICE_X38Y124        LUT6 (Prop_lut6_I1_O)        0.105   146.310 r  adc_data[4]_i_64/O
                         net (fo=1, routed)           0.000   146.310    adc_data[4]_i_64_n_0
    SLICE_X38Y124        MUXF7 (Prop_muxf7_I0_O)      0.201   146.511 r  adc_data_reg[4]_i_56/O
                         net (fo=1, routed)           0.000   146.511    adc_data_reg[4]_i_56_n_0
    SLICE_X38Y124        MUXF8 (Prop_muxf8_I0_O)      0.082   146.593 r  adc_data_reg[4]_i_28/O
                         net (fo=1, routed)           0.622   147.215    adc_data_reg[4]_i_28_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I0_O)        0.259   147.474 r  adc_data[4]_i_12/O
                         net (fo=1, routed)           0.121   147.595    adc_data[4]_i_12_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.105   147.700 r  adc_data[4]_i_4/O
                         net (fo=1, routed)           0.473   148.174    adc_data[4]_i_4_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.105   148.279 r  adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000   148.279    adc_data[4]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.243   145.243    clk_125Mhz
    SLICE_X38Y122        FDRE                                         r  adc_data_reg[4]/C
                         clock pessimism              0.000   145.243    
                         clock uncertainty           -0.202   145.041    
    SLICE_X38Y122        FDRE (Setup_fdre_C_D)        0.072   145.113    adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                        145.113    
                         arrival time                        -148.279    
  -------------------------------------------------------------------
                         slack                                 -3.166    

Slack (VIOLATED) :        -2.696ns  (required time - arrival time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        2.212ns  (logic 0.694ns (31.369%)  route 1.518ns (68.631%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 145.253 - 144.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 145.111 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.361   145.111    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.379   145.490 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.282   145.772    data_adc_ok_reg_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.105   145.877 r  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.229   146.106    packet_cnt[31]_i_5_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I4_O)        0.105   146.211 r  packet_cnt[31]_i_1/O
                         net (fo=33, routed)          0.410   146.621    packet_cnt[31]_i_1_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.105   146.726 r  packet_cnt[26]_i_1/O
                         net (fo=27, routed)          0.598   147.323    packet_cnt[26]_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  packet_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.253   145.253    clk_125Mhz
    SLICE_X42Y74         FDRE                                         r  packet_cnt_reg[26]/C
                         clock pessimism              0.000   145.253    
                         clock uncertainty           -0.202   145.051    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.423   144.628    packet_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        144.628    
                         arrival time                        -147.323    
  -------------------------------------------------------------------
                         slack                                 -2.696    

Slack (VIOLATED) :        -2.622ns  (required time - arrival time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk125 rise@144.000ns - ts_clk160 rise@143.750ns)
  Data Path Delay:        2.207ns  (logic 0.694ns (31.450%)  route 1.513ns (68.550%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 145.250 - 144.000 ) 
    Source Clock Delay      (SCD):    1.361ns = ( 145.111 - 143.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                    143.750   143.750 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   143.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.361   145.111    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.379   145.490 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.282   145.772    data_adc_ok_reg_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.105   145.877 r  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.229   146.106    packet_cnt[31]_i_5_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I4_O)        0.105   146.211 r  packet_cnt[31]_i_1/O
                         net (fo=33, routed)          0.410   146.621    packet_cnt[31]_i_1_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.105   146.726 r  packet_cnt[26]_i_1/O
                         net (fo=27, routed)          0.592   147.317    packet_cnt[26]_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  packet_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                    144.000   144.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   144.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.250   145.250    clk_125Mhz
    SLICE_X47Y76         FDRE                                         r  packet_cnt_reg[18]/C
                         clock pessimism              0.000   145.250    
                         clock uncertainty           -0.202   145.048    
    SLICE_X47Y76         FDRE (Setup_fdre_C_R)       -0.352   144.696    packet_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        144.696    
                         arrival time                        -147.318    
  -------------------------------------------------------------------
                         slack                                 -2.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 data_adc_reg[84][3]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.254ns (37.817%)  route 0.418ns (62.183%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.565     0.565    clk_160Mhz
    SLICE_X42Y102        FDRE                                         r  data_adc_reg[84][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  data_adc_reg[84][3]/Q
                         net (fo=1, routed)           0.259     0.988    data_adc_reg_n_0_[84][3]
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.033 r  adc_data[3]_i_4/O
                         net (fo=1, routed)           0.159     1.191    adc_data[3]_i_4_n_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  adc_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.236    adc_data[3]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  adc_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.838     0.838    clk_125Mhz
    SLICE_X36Y102        FDRE                                         r  adc_data_reg[3]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.091     1.131    adc_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.768%)  route 0.365ns (61.232%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.554     0.554    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.138     0.833    data_adc_ok_reg_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.878 r  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.108     0.986    packet_cnt[31]_i_5_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.031 r  packet_cnt[31]_i_1/O
                         net (fo=33, routed)          0.119     1.149    packet_cnt[31]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  packet_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.821     0.821    clk_125Mhz
    SLICE_X44Y76         FDRE                                         r  packet_cnt_reg[14]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X44Y76         FDRE (Hold_fdre_C_CE)       -0.039     0.984    packet_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.768%)  route 0.365ns (61.232%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.554     0.554    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.138     0.833    data_adc_ok_reg_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.878 r  packet_cnt[31]_i_5/O
                         net (fo=1, routed)           0.108     0.986    packet_cnt[31]_i_5_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.031 r  packet_cnt[31]_i_1/O
                         net (fo=33, routed)          0.119     1.149    packet_cnt[31]_i_1_n_0
    SLICE_X44Y76         FDRE                                         r  packet_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.821     0.821    clk_125Mhz
    SLICE_X44Y76         FDRE                                         r  packet_cnt_reg[15]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.202     1.023    
    SLICE_X44Y76         FDRE (Hold_fdre_C_CE)       -0.039     0.984    packet_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 data_adc_reg[84][6]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.545%)  route 0.501ns (68.455%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.563     0.563    clk_160Mhz
    SLICE_X47Y91         FDRE                                         r  data_adc_reg[84][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  data_adc_reg[84][6]/Q
                         net (fo=1, routed)           0.344     1.048    data_adc_reg_n_0_[84][6]
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.093 r  adc_data[6]_i_4/O
                         net (fo=1, routed)           0.157     1.250    adc_data[6]_i_4_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.295 r  adc_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.295    adc_data[6]_i_1_n_0
    SLICE_X48Y91         FDRE                                         r  adc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.834     0.834    clk_125Mhz
    SLICE_X48Y91         FDRE                                         r  adc_data_reg[6]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.202     1.036    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.091     1.127    adc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_adc_reg[84][13]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.276ns (36.158%)  route 0.487ns (63.842%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.560     0.560    clk_160Mhz
    SLICE_X44Y82         FDRE                                         r  data_adc_reg[84][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  data_adc_reg[84][13]/Q
                         net (fo=1, routed)           0.147     0.848    data_adc_reg_n_0_[84][13]
    SLICE_X44Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.893 f  adc_data[5]_i_7/O
                         net (fo=1, routed)           0.209     1.102    adc_data[5]_i_7_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.147 r  adc_data[5]_i_3/O
                         net (fo=1, routed)           0.131     1.278    adc_data[5]_i_3_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.323 r  adc_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.323    adc_data[5]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  adc_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.827     0.827    clk_125Mhz
    SLICE_X42Y81         FDRE                                         r  adc_data_reg[5]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.202     1.029    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.150    adc_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 data_adc_reg[84][0]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.276ns (36.866%)  route 0.473ns (63.134%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.559     0.559    clk_160Mhz
    SLICE_X52Y87         FDRE                                         r  data_adc_reg[84][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  data_adc_reg[84][0]/Q
                         net (fo=1, routed)           0.183     0.883    data_adc_reg_n_0_[84][0]
    SLICE_X51Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.928 f  adc_data[0]_i_7/O
                         net (fo=1, routed)           0.134     1.061    adc_data[0]_i_7_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.106 r  adc_data[0]_i_3/O
                         net (fo=1, routed)           0.156     1.262    adc_data[0]_i_3_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  adc_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    adc_data[0]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  adc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.831     0.831    clk_125Mhz
    SLICE_X51Y89         FDRE                                         r  adc_data_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.092     1.125    adc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 data_adc_reg[84][7]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.907%)  route 0.495ns (66.093%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.557     0.557    clk_160Mhz
    SLICE_X46Y116        FDRE                                         r  data_adc_reg[84][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  data_adc_reg[84][7]/Q
                         net (fo=1, routed)           0.348     1.068    data_adc_reg_n_0_[84][7]
    SLICE_X44Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.113 f  adc_data[7]_i_8/O
                         net (fo=1, routed)           0.148     1.261    adc_data[7]_i_8_n_0
    SLICE_X44Y120        LUT6 (Prop_lut6_I5_O)        0.045     1.306 r  adc_data[7]_i_3/O
                         net (fo=1, routed)           0.000     1.306    adc_data[7]_i_3_n_0
    SLICE_X44Y120        FDRE                                         r  adc_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.822     0.822    clk_125Mhz
    SLICE_X44Y120        FDRE                                         r  adc_data_reg[7]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.025    
    SLICE_X44Y120        FDRE (Hold_fdre_C_D)         0.092     1.117    adc_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 data_adc_reg[84][4]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.231ns (29.608%)  route 0.549ns (70.392%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.559     0.559    clk_160Mhz
    SLICE_X37Y118        FDRE                                         r  data_adc_reg[84][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  data_adc_reg[84][4]/Q
                         net (fo=1, routed)           0.349     1.048    data_adc_reg_n_0_[84][4]
    SLICE_X38Y122        LUT6 (Prop_lut6_I1_O)        0.045     1.093 r  adc_data[4]_i_4/O
                         net (fo=1, routed)           0.200     1.294    adc_data[4]_i_4_n_0
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.339 r  adc_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.339    adc_data[4]_i_1_n_0
    SLICE_X38Y122        FDRE                                         r  adc_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.822     0.822    clk_125Mhz
    SLICE_X38Y122        FDRE                                         r  adc_data_reg[4]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.025    
    SLICE_X38Y122        FDRE (Hold_fdre_C_D)         0.120     1.145    adc_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 data_adc_reg[84][10]/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            adc_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.285%)  route 0.532ns (69.715%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.567     0.567    clk_160Mhz
    SLICE_X33Y88         FDRE                                         r  data_adc_reg[84][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  data_adc_reg[84][10]/Q
                         net (fo=1, routed)           0.325     1.032    data_adc_reg_n_0_[84][10]
    SLICE_X31Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.077 f  adc_data[2]_i_4/O
                         net (fo=1, routed)           0.207     1.284    adc_data[2]_i_4_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.329 r  adc_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.329    adc_data[2]_i_1_n_0
    SLICE_X32Y89         FDRE                                         r  adc_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.838     0.838    clk_125Mhz
    SLICE_X32Y89         FDRE                                         r  adc_data_reg[2]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.202     1.040    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.092     1.132    adc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 data_adc_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            packet_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk160 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.264%)  route 0.581ns (75.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.554     0.554    clk_160Mhz
    SLICE_X43Y76         FDRE                                         r  data_adc_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  data_adc_ok_reg/Q
                         net (fo=37, routed)          0.581     1.275    data_adc_ok_reg_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.320 r  packet_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     1.320    packet_cnt[28]_i_1_n_0
    SLICE_X47Y79         FDRE                                         r  packet_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.824     0.824    clk_125Mhz
    SLICE_X47Y79         FDRE                                         r  packet_cnt_reg[28]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.202     1.026    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.092     1.118    packet_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  ts_ser2_rx
  To Clock:  ts_clk125

Setup :           19  Failing Endpoints,  Worst Slack       -0.546ns,  Total Violation       -6.451ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.394ns  (logic 1.643ns (30.463%)  route 3.751ns (69.540%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 2505.263 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.419  2505.394    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X29Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.263  2505.263    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X29Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]/C
                         clock pessimism              0.000  2505.263    
                         clock uncertainty           -0.247  2505.016    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.168  2504.848    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                       2504.848    
                         arrival time                       -2505.394    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.394ns  (logic 1.643ns (30.463%)  route 3.751ns (69.540%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 2505.263 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.419  2505.394    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X29Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.263  2505.263    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X29Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000  2505.263    
                         clock uncertainty           -0.247  2505.016    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.168  2504.848    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                       2504.848    
                         arrival time                       -2505.394    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.386ns  (logic 1.643ns (30.506%)  route 3.743ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 2505.262 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.411  2505.386    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.262  2505.262    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]/C
                         clock pessimism              0.000  2505.262    
                         clock uncertainty           -0.247  2505.015    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.168  2504.847    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                       2504.846    
                         arrival time                       -2505.386    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.386ns  (logic 1.643ns (30.506%)  route 3.743ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 2505.262 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.411  2505.386    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.262  2505.262    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]/C
                         clock pessimism              0.000  2505.262    
                         clock uncertainty           -0.247  2505.015    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.168  2504.847    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                       2504.846    
                         arrival time                       -2505.386    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.386ns  (logic 1.643ns (30.506%)  route 3.743ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 2505.262 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.411  2505.386    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.262  2505.262    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]/C
                         clock pessimism              0.000  2505.262    
                         clock uncertainty           -0.247  2505.015    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.168  2504.847    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                       2504.846    
                         arrival time                       -2505.386    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.275ns  (logic 1.643ns (31.148%)  route 3.632ns (68.854%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 2505.263 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.300  2505.275    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.263  2505.263    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000  2505.263    
                         clock uncertainty           -0.247  2505.016    
    SLICE_X31Y69         FDRE (Setup_fdre_C_CE)      -0.168  2504.848    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                       2504.848    
                         arrival time                       -2505.275    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.275ns  (logic 1.643ns (31.148%)  route 3.632ns (68.854%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 2505.263 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.300  2505.275    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.263  2505.263    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000  2505.263    
                         clock uncertainty           -0.247  2505.016    
    SLICE_X31Y69         FDRE (Setup_fdre_C_CE)      -0.168  2504.848    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                       2504.848    
                         arrival time                       -2505.275    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.261ns  (logic 1.643ns (31.229%)  route 3.618ns (68.772%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 2505.261 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.287  2505.261    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X28Y71         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.261  2505.261    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y71         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000  2505.261    
                         clock uncertainty           -0.247  2505.014    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.168  2504.846    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                       2504.845    
                         arrival time                       -2505.261    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.261ns  (logic 1.643ns (31.229%)  route 3.618ns (68.772%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 2505.261 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.287  2505.261    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X28Y71         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.261  2505.261    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y71         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]/C
                         clock pessimism              0.000  2505.261    
                         clock uncertainty           -0.247  2505.014    
    SLICE_X28Y71         FDRE (Setup_fdre_C_CE)      -0.168  2504.846    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                       2504.845    
                         arrival time                       -2505.261    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ts_clk125 rise@2504.000ns - ts_ser2_rx fall@2500.000ns)
  Data Path Delay:        5.251ns  (logic 1.643ns (31.290%)  route 3.608ns (68.711%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 2505.263 - 2504.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2500.000 - 2500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx fall edge)
                                                   2500.000  2500.000 f  
    L4                                                0.000  2500.000 f  ser2_rx (IN)
                         net (fo=0)                   0.000  2500.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         1.433  2501.433 f  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          3.212  2504.645    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I5_O)        0.105  2504.750 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3/O
                         net (fo=1, routed)           0.119  2504.870    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_3_n_0
    SLICE_X28Y69         LUT5 (Prop_lut5_I0_O)        0.105  2504.975 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_1/O
                         net (fo=11, routed)          0.276  2505.251    rs485_bins_inst/uart_rx_inst/r_Clock_Count
    SLICE_X28Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                   2504.000  2504.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  2504.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.263  2505.263    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]/C
                         clock pessimism              0.000  2505.263    
                         clock uncertainty           -0.247  2505.016    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.168  2504.848    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                       2504.848    
                         arrival time                       -2505.251    
  -------------------------------------------------------------------
                         slack                                 -0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.270ns (17.263%)  route 1.292ns (82.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.292     1.562    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X31Y67         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.832     0.832    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y67         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.070     1.149    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.270ns (16.932%)  route 1.323ns (83.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.323     1.592    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X29Y67         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.832     0.832    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X29Y67         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X29Y67         FDRE (Hold_fdre_C_D)         0.070     1.149    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.270ns (16.730%)  route 1.342ns (83.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.342     1.612    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y66         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.833     0.833    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y66         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.247     1.080    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.070     1.150    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.270ns (16.734%)  route 1.342ns (83.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.342     1.611    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y67         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.832     0.832    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y67         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.247     1.079    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.070     1.149    rs485_bins_inst/uart_rx_inst/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.315ns (17.799%)  route 1.453ns (82.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.453     1.723    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X28Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.768 f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     1.768    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main[2]_i_1_n_0
    SLICE_X28Y69         FDRE                                         f  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.830     0.830    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.247     1.077    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.091     1.168    rs485_bins_inst/uart_rx_inst/FSM_onehot_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.360ns (19.536%)  route 1.481ns (80.464%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.320     1.590    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X30Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.635 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5/O
                         net (fo=11, routed)          0.161     1.796    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    rs485_bins_inst/uart_rx_inst/r_Clock_Count[9]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.830     0.830    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.247     1.077    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.092     1.169    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.360ns (19.526%)  route 1.482ns (80.474%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.320     1.590    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X30Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.635 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5/O
                         net (fo=11, routed)          0.162     1.797    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_2/O
                         net (fo=1, routed)           0.000     1.842    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_2_n_0
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.830     0.830    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X31Y69         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.247     1.077    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.091     1.168    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.360ns (19.378%)  route 1.496ns (80.622%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.320     1.590    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X30Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.635 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5/O
                         net (fo=11, routed)          0.176     1.811    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5_n_0
    SLICE_X29Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    rs485_bins_inst/uart_rx_inst/r_Clock_Count[5]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.829     0.829    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X29Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.247     1.076    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.092     1.168    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.360ns (19.355%)  route 1.498ns (80.645%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.320     1.590    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X30Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.635 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5/O
                         net (fo=11, routed)          0.178     1.813    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5_n_0
    SLICE_X28Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    rs485_bins_inst/uart_rx_inst/r_Clock_Count[1]_i_1_n_0
    SLICE_X28Y71         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.828     0.828    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y71         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.247     1.075    
    SLICE_X28Y71         FDRE (Hold_fdre_C_D)         0.091     1.166    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 ser2_rx
                            (clock source 'ts_ser2_rx'  {rise@0.000ns fall@2500.000ns period=5000.000ns})
  Destination:            rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ts_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_ser2_rx rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.360ns (19.294%)  route 1.504ns (80.706%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_ser2_rx rise edge)
                                                      0.000     0.000 r  
    L4                                                0.000     0.000 r  ser2_rx (IN)
                         net (fo=0)                   0.000     0.000    ser2_rx
    L4                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ser2_rx_IBUF_inst/O
                         net (fo=16, routed)          1.320     1.590    rs485_bins_inst/uart_rx_inst/i_RX_Serial
    SLICE_X30Y70         LUT5 (Prop_lut5_I0_O)        0.045     1.635 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5/O
                         net (fo=11, routed)          0.184     1.819    rs485_bins_inst/uart_rx_inst/r_Clock_Count[10]_i_5_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.864 r  rs485_bins_inst/uart_rx_inst/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    rs485_bins_inst/uart_rx_inst/r_Clock_Count[4]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.829     0.829    rs485_bins_inst/uart_rx_inst/i_Clock
    SLICE_X28Y70         FDRE                                         r  rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.247     1.076    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.091     1.167    rs485_bins_inst/uart_rx_inst/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.697    





---------------------------------------------------------------------------------------------------
From Clock:  ts_clk125
  To Clock:  ts_clk160

Setup :           49  Failing Endpoints,  Worst Slack       -2.023ns,  Total Violation      -91.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.619ns  (logic 0.484ns (29.891%)  route 1.135ns (70.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 57.514 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.713    58.983    rk_o_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.264    57.514    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[26]/C
                         clock pessimism              0.000    57.514    
                         clock uncertainty           -0.202    57.312    
    SLICE_X35Y82         FDRE (Setup_fdre_C_R)       -0.352    56.960    fd_tim_reg[26]
  -------------------------------------------------------------------
                         required time                         56.960    
                         arrival time                         -58.983    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.619ns  (logic 0.484ns (29.891%)  route 1.135ns (70.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 57.514 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.713    58.983    rk_o_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.264    57.514    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[28]/C
                         clock pessimism              0.000    57.514    
                         clock uncertainty           -0.202    57.312    
    SLICE_X35Y82         FDRE (Setup_fdre_C_R)       -0.352    56.960    fd_tim_reg[28]
  -------------------------------------------------------------------
                         required time                         56.960    
                         arrival time                         -58.983    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.619ns  (logic 0.484ns (29.891%)  route 1.135ns (70.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 57.514 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.713    58.983    rk_o_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.264    57.514    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[29]/C
                         clock pessimism              0.000    57.514    
                         clock uncertainty           -0.202    57.312    
    SLICE_X35Y82         FDRE (Setup_fdre_C_R)       -0.352    56.960    fd_tim_reg[29]
  -------------------------------------------------------------------
                         required time                         56.960    
                         arrival time                         -58.983    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.619ns  (logic 0.484ns (29.891%)  route 1.135ns (70.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 57.514 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.713    58.983    rk_o_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.264    57.514    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[4]/C
                         clock pessimism              0.000    57.514    
                         clock uncertainty           -0.202    57.312    
    SLICE_X35Y82         FDRE (Setup_fdre_C_R)       -0.352    56.960    fd_tim_reg[4]
  -------------------------------------------------------------------
                         required time                         56.960    
                         arrival time                         -58.983    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.619ns  (logic 0.484ns (29.891%)  route 1.135ns (70.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 57.514 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.713    58.983    rk_o_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.264    57.514    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[5]/C
                         clock pessimism              0.000    57.514    
                         clock uncertainty           -0.202    57.312    
    SLICE_X35Y82         FDRE (Setup_fdre_C_R)       -0.352    56.960    fd_tim_reg[5]
  -------------------------------------------------------------------
                         required time                         56.960    
                         arrival time                         -58.983    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.619ns  (logic 0.484ns (29.891%)  route 1.135ns (70.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 57.514 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.713    58.983    rk_o_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.264    57.514    clk_160Mhz
    SLICE_X35Y82         FDRE                                         r  fd_tim_reg[6]/C
                         clock pessimism              0.000    57.514    
                         clock uncertainty           -0.202    57.312    
    SLICE_X35Y82         FDRE (Setup_fdre_C_R)       -0.352    56.960    fd_tim_reg[6]
  -------------------------------------------------------------------
                         required time                         56.960    
                         arrival time                         -58.983    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.608ns  (logic 0.484ns (30.107%)  route 1.124ns (69.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 57.511 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.702    58.971    rk_o_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.261    57.511    clk_160Mhz
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[11]/C
                         clock pessimism              0.000    57.511    
                         clock uncertainty           -0.202    57.309    
    SLICE_X35Y79         FDRE (Setup_fdre_C_R)       -0.352    56.957    fd_tim_reg[11]
  -------------------------------------------------------------------
                         required time                         56.957    
                         arrival time                         -58.971    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.608ns  (logic 0.484ns (30.107%)  route 1.124ns (69.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 57.511 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.702    58.971    rk_o_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.261    57.511    clk_160Mhz
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[14]/C
                         clock pessimism              0.000    57.511    
                         clock uncertainty           -0.202    57.309    
    SLICE_X35Y79         FDRE (Setup_fdre_C_R)       -0.352    56.957    fd_tim_reg[14]
  -------------------------------------------------------------------
                         required time                         56.957    
                         arrival time                         -58.971    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.608ns  (logic 0.484ns (30.107%)  route 1.124ns (69.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 57.511 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.702    58.971    rk_o_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.261    57.511    clk_160Mhz
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[16]/C
                         clock pessimism              0.000    57.511    
                         clock uncertainty           -0.202    57.309    
    SLICE_X35Y79         FDRE (Setup_fdre_C_R)       -0.352    56.957    fd_tim_reg[16]
  -------------------------------------------------------------------
                         required time                         56.957    
                         arrival time                         -58.971    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_tim_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (ts_clk160 rise@56.250ns - ts_clk125 rise@56.000ns)
  Data Path Delay:        1.608ns  (logic 0.484ns (30.107%)  route 1.124ns (69.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 57.511 - 56.250 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 57.364 - 56.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                     56.000    56.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.364    57.364    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.379    57.743 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.422    58.165    r_rst2
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.105    58.270 r  rk_o_i_1/O
                         net (fo=41, routed)          0.702    58.971    rk_o_i_1_n_0
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                     56.250    56.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    56.250 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        1.261    57.511    clk_160Mhz
    SLICE_X35Y79         FDRE                                         r  fd_tim_reg[17]/C
                         clock pessimism              0.000    57.511    
                         clock uncertainty           -0.202    57.309    
    SLICE_X35Y79         FDRE (Setup_fdre_C_R)       -0.352    56.957    fd_tim_reg[17]
  -------------------------------------------------------------------
                         required time                         56.957    
                         arrival time                         -58.971    
  -------------------------------------------------------------------
                         slack                                 -2.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][7]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.699%)  route 0.511ns (73.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.511     1.211    cordic_en
    SLICE_X48Y116        LUT2 (Prop_lut2_I1_O)        0.045     1.256 r  data_adc[79][7]_i_1/O
                         net (fo=1, routed)           0.000     1.256    data_adc[79][7]_i_1_n_0
    SLICE_X48Y116        FDRE                                         r  data_adc_reg[79][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.826     0.826    clk_160Mhz
    SLICE_X48Y116        FDRE                                         r  data_adc_reg[79][7]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.202     1.028    
    SLICE_X48Y116        FDRE (Hold_fdre_C_D)         0.091     1.119    data_adc_reg[79][7]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 r_rst2_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fd_reg/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.231ns (31.048%)  route 0.513ns (68.952%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.556     0.556    clk_125Mhz
    SLICE_X32Y75         FDRE                                         r  r_rst2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  r_rst2_reg/Q
                         net (fo=49, routed)          0.324     1.020    r_rst2
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.065 r  fd_i_3/O
                         net (fo=1, routed)           0.189     1.255    fd_i_3_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.300 r  fd_i_1/O
                         net (fo=1, routed)           0.000     1.300    fd_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  fd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.832     0.832    clk_160Mhz
    SLICE_X36Y83         FDRE                                         r  fd_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.091     1.125    fd_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][15]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.038%)  route 0.557ns (74.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cordic_en_reg/Q
                         net (fo=17, routed)          0.557     1.258    cordic_en
    SLICE_X45Y115        LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  data_adc[79][15]_i_1/O
                         net (fo=1, routed)           0.000     1.303    data_adc[79][15]_i_1_n_0
    SLICE_X45Y115        FDRE                                         r  data_adc_reg[79][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.827     0.827    clk_160Mhz
    SLICE_X45Y115        FDRE                                         r  data_adc_reg[79][15]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.202     1.030    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.091     1.121    data_adc_reg[79][15]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][11]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.672%)  route 0.568ns (75.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.568     1.269    cordic_en
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.314 r  data_adc[79][11]_i_1/O
                         net (fo=1, routed)           0.000     1.314    data_adc[79][11]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  data_adc_reg[79][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X39Y100        FDRE                                         r  data_adc_reg[79][11]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.091     1.130    data_adc_reg[79][11]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][12]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.851%)  route 0.562ns (75.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.562     1.263    cordic_en
    SLICE_X35Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.308 r  data_adc[79][12]_i_1/O
                         net (fo=1, routed)           0.000     1.308    data_adc[79][12]_i_1_n_0
    SLICE_X35Y118        FDRE                                         r  data_adc_reg[79][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.827     0.827    clk_160Mhz
    SLICE_X35Y118        FDRE                                         r  data_adc_reg[79][12]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.202     1.030    
    SLICE_X35Y118        FDRE (Hold_fdre_C_D)         0.091     1.121    data_adc_reg[79][12]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][4]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.675%)  route 0.600ns (76.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.600     1.300    cordic_en
    SLICE_X38Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  data_adc[79][4]_i_1/O
                         net (fo=1, routed)           0.000     1.345    data_adc[79][4]_i_1_n_0
    SLICE_X38Y112        FDRE                                         r  data_adc_reg[79][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.832     0.832    clk_160Mhz
    SLICE_X38Y112        FDRE                                         r  data_adc_reg[79][4]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X38Y112        FDRE (Hold_fdre_C_D)         0.120     1.154    data_adc_reg[79][4]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][1]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.354%)  route 0.578ns (75.646%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.578     1.278    cordic_en
    SLICE_X40Y91         LUT2 (Prop_lut2_I1_O)        0.045     1.323 r  data_adc[79][1]_i_1/O
                         net (fo=1, routed)           0.000     1.323    data_adc[79][1]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  data_adc_reg[79][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.837     0.837    clk_160Mhz
    SLICE_X40Y91         FDRE                                         r  data_adc_reg[79][1]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.091     1.130    data_adc_reg[79][1]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][3]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.516%)  route 0.605ns (76.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.605     1.306    cordic_en
    SLICE_X36Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.351 r  data_adc[79][3]_i_1/O
                         net (fo=1, routed)           0.000     1.351    data_adc[79][3]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  data_adc_reg[79][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.840     0.840    clk_160Mhz
    SLICE_X36Y97         FDRE                                         r  data_adc_reg[79][3]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.042    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.091     1.133    data_adc_reg[79][3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][13]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.200%)  route 0.616ns (76.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.616     1.316    cordic_en
    SLICE_X36Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.361 r  data_adc[79][13]_i_1/O
                         net (fo=1, routed)           0.000     1.361    data_adc[79][13]_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  data_adc_reg[79][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.834     0.834    clk_160Mhz
    SLICE_X36Y85         FDRE                                         r  data_adc_reg[79][13]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.202     1.036    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.092     1.128    data_adc_reg[79][13]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cordic_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_adc_reg[79][10]/D
                            (rising edge-triggered cell FDRE clocked by ts_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             ts_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk160 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.045%)  route 0.621ns (76.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.560     0.560    clk_125Mhz
    SLICE_X31Y118        FDRE                                         r  cordic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141     0.701 f  cordic_en_reg/Q
                         net (fo=17, routed)          0.621     1.322    cordic_en
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.367 r  data_adc[79][10]_i_1/O
                         net (fo=1, routed)           0.000     1.367    data_adc[79][10]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  data_adc_reg[79][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk160 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  pll_inst/inst/clkout1_buf/O
                         net (fo=1403, routed)        0.839     0.839    clk_160Mhz
    SLICE_X37Y94         FDRE                                         r  data_adc_reg[79][10]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.202     1.041    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091     1.132    data_adc_reg[79][10]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_PHY_RXC
  To Clock:  ts_PHY_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.363%)  route 0.912ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 17.224 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.912    11.089    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.419    17.224    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.362    17.587    
                         clock uncertainty           -0.035    17.551    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.220    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.363%)  route 0.912ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 17.224 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.912    11.089    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.419    17.224    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.362    17.587    
                         clock uncertainty           -0.035    17.551    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.220    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.363%)  route 0.912ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 17.224 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.912    11.089    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.419    17.224    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.362    17.587    
                         clock uncertainty           -0.035    17.551    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.220    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.363%)  route 0.912ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 17.224 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.912    11.089    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.419    17.224    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.362    17.587    
                         clock uncertainty           -0.035    17.551    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.220    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.363%)  route 0.912ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 17.224 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.912    11.089    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.419    17.224    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.362    17.587    
                         clock uncertainty           -0.035    17.551    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.220    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.291ns  (logic 0.379ns (29.363%)  route 0.912ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 17.224 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.912    11.089    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.419    17.224    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.362    17.587    
                         clock uncertainty           -0.035    17.551    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.220    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.282ns  (logic 0.379ns (29.557%)  route 0.903ns (70.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 17.408 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.903    11.080    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.603    17.408    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.362    17.770    
                         clock uncertainty           -0.035    17.735    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.404    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.282ns  (logic 0.379ns (29.557%)  route 0.903ns (70.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 17.408 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.903    11.080    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.603    17.408    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.362    17.770    
                         clock uncertainty           -0.035    17.735    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.404    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.282ns  (logic 0.379ns (29.557%)  route 0.903ns (70.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 17.408 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.903    11.080    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.603    17.408    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.362    17.770    
                         clock uncertainty           -0.035    17.735    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.404    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_PHY_RXC fall@12.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        1.282ns  (logic 0.379ns (29.557%)  route 0.903ns (70.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 17.408 - 12.000 ) 
    Source Clock Delay      (SCD):    5.798ns = ( 9.798 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.500     5.500 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.217    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.298 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.765     9.063    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.105     9.168 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.631     9.798    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.379    10.177 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.903    11.080    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                     12.000    12.000 f  
    D4                                                0.000    12.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000    12.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         1.433    13.433 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.628    15.061    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.138 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.583    16.721    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.084    16.805 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.603    17.408    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.362    17.770    
                         clock uncertainty           -0.035    17.735    
    SLICE_X48Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.404    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.404    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  6.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.664%)  route 0.214ns (60.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.097ns = ( 6.097 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.328     6.097    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDPE (Prop_fdpe_C_Q)         0.141     6.238 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          0.214     6.453    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X46Y66         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.370     6.702    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y66         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.562     6.140    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.067     6.073    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.073    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.080%)  route 0.237ns (64.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 6.697 - 4.000 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 6.090 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.321     6.090    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDPE (Prop_fdpe_C_Q)         0.128     6.218 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.237     6.455    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y65         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.365     6.697    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.562     6.134    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.146     5.988    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.988    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.080%)  route 0.237ns (64.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 6.697 - 4.000 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 6.090 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.321     6.090    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDPE (Prop_fdpe_C_Q)         0.128     6.218 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.237     6.455    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y65         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.365     6.697    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.562     6.134    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.146     5.988    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.988    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ts_PHY_RXC'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_PHY_RXC fall@4.000ns - ts_PHY_RXC fall@4.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.080%)  route 0.237ns (64.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 6.697 - 4.000 ) 
    Source Clock Delay      (SCD):    2.090ns = ( 6.090 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.336     4.336 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.644     4.980    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.006 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.719     5.725    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.045     5.770 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.321     6.090    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDPE (Prop_fdpe_C_Q)         0.128     6.218 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.237     6.455    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y65         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_PHY_RXC fall edge)
                                                      4.000     4.000 f  
    D4                                                0.000     4.000 f  PHY_RXC (IN)
                         net (fo=0)                   0.000     4.000    PHY_RXC
    D4                   IBUF (Prop_ibuf_I_O)         0.524     4.524 f  PHY_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.223    PHY_RXC_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.252 f  PHY_RXC_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.024     6.276    mac_inst/eth_rx_clk
    SLICE_X41Y67         LUT1 (Prop_lut1_I0_O)        0.056     6.332 r  mac_inst/fifo_apo_inst_i_1/O
                         net (fo=73, routed)          0.365     6.697    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X47Y65         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.562     6.134    
    SLICE_X47Y65         FDCE (Remov_fdce_C_CLR)     -0.146     5.988    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.988    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ts_clk125
  To Clock:  ts_clk125

Setup :            0  Failing Endpoints,  Worst Slack        5.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.379ns (21.101%)  route 1.417ns (78.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.417     3.167    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.379ns (21.101%)  route 1.417ns (78.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.417     3.167    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.379ns (21.101%)  route 1.417ns (78.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.417     3.167    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.379ns (21.101%)  route 1.417ns (78.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.417     3.167    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X32Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.379ns (21.145%)  route 1.413ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.413     3.163    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X33Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X33Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.379ns (21.145%)  route 1.413ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.413     3.163    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X33Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X33Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.379ns (21.145%)  route 1.413ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.413     3.163    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X33Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X33Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/CLR
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.379ns (21.145%)  route 1.413ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 9.265 - 8.000 ) 
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.371     1.371    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.379     1.750 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          1.413     3.163    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/AR[0]
    SLICE_X33Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.265     9.265    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_clk
    SLICE_X33Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/C
                         clock pessimism              0.066     9.331    
                         clock uncertainty           -0.082     9.249    
    SLICE_X33Y67         FDCE (Recov_fdce_C_CLR)     -0.331     8.918    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.433ns (25.544%)  route 1.262ns (74.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 9.326 - 8.000 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.443     1.443    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.433     1.876 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          1.262     3.138    mac_inst/crc_inst/rst
    SLICE_X77Y71         FDPE                                         f  mac_inst/crc_inst/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.326     9.326    mac_inst/crc_inst/clk
    SLICE_X77Y71         FDPE                                         r  mac_inst/crc_inst/Crc_reg[10]/C
                         clock pessimism              0.066     9.392    
                         clock uncertainty           -0.082     9.310    
    SLICE_X77Y71         FDPE (Recov_fdpe_C_PRE)     -0.292     9.018    mac_inst/crc_inst/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ts_clk125 rise@8.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.433ns (25.544%)  route 1.262ns (74.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 9.326 - 8.000 ) 
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.443     1.443    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.433     1.876 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          1.262     3.138    mac_inst/crc_inst/rst
    SLICE_X77Y71         FDPE                                         f  mac_inst/crc_inst/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        1.326     9.326    mac_inst/crc_inst/clk
    SLICE_X77Y71         FDPE                                         r  mac_inst/crc_inst/Crc_reg[23]/C
                         clock pessimism              0.066     9.392    
                         clock uncertainty           -0.082     9.310    
    SLICE_X77Y71         FDPE (Recov_fdpe_C_PRE)     -0.292     9.018    mac_inst/crc_inst/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                          9.018    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  5.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.585%)  route 0.125ns (49.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.562     0.562    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X45Y64         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDPE (Prop_fdpe_C_Q)         0.128     0.690 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.125     0.815    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X45Y65         FDPE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.830     0.830    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.254     0.576    
    SLICE_X45Y65         FDPE (Remov_fdpe_C_PRE)     -0.149     0.427    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.562     0.562    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.703 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.259     0.961    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X40Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.830     0.830    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.504    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.562     0.562    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y65         FDPE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDPE (Prop_fdpe_C_Q)         0.141     0.703 f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=36, routed)          0.259     0.961    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X40Y67         FDCE                                         f  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.830     0.830    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X40Y67         FDCE                                         r  mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X40Y67         FDCE (Remov_fdce_C_CLR)     -0.092     0.504    mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[19]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[19]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[21]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[21]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[25]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[25]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[27]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[27]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[29]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[29]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[30]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[30]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mac_inst/crcrst_reg/C
                            (rising edge-triggered cell FDRE clocked by ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_inst/crc_inst/Crc_reg[31]/PRE
                            (removal check against rising-edge clock ts_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ts_clk125 rise@0.000ns - ts_clk125 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.592     0.592    mac_inst/eth_tx_clk
    SLICE_X78Y67         FDRE                                         r  mac_inst/crcrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  mac_inst/crcrst_reg/Q
                         net (fo=33, routed)          0.262     1.018    mac_inst/crc_inst/rst
    SLICE_X78Y70         FDPE                                         f  mac_inst/crc_inst/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ts_clk125 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  pll_inst/inst/clkout2_buf/O
                         net (fo=2486, routed)        0.859     0.859    mac_inst/crc_inst/clk
    SLICE_X78Y70         FDPE                                         r  mac_inst/crc_inst/Crc_reg[31]/C
                         clock pessimism             -0.256     0.603    
    SLICE_X78Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    mac_inst/crc_inst/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.486    





