FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (c) 2014-2015 Hisilicon Limited.
 */

#ifndef _HNS_GMAC_H
#define _HNS_GMAC_H

#include "hns_dsaf_mac.h"

enum hns_port_mode {
/* bench 24418.2.0 05a168b2c94e */
/* bench 24418.2.1 4079ac1bb061 */
/* bench 24418.2.2 410499693beb */
/* bench 24418.2.3 e23bb45f02d8 */
	GMAC_1000M_GMII,
	GMAC_10M_RGMII,
	GMAC_100M_RGMII,
	GMAC_1000M_RGMII,
	GMAC_10M_SGMII,
	GMAC_100M_SGMII,
	GMAC_1000M_SGMII,
	GMAC_10000M_SGMII	/* 10GE */
};

enum hns_gmac_duplex_mdoe {
	GMAC_HALF_DUPLEX_MODE = 0,
	GMAC_FULL_DUPLEX_MODE
};
/* bench 19619.5.0 6c21bc329bfe */
/* bench 19619.5.1 76dbb5064ec5 */
/* bench 19619.5.2 1f0028eab435 */
/* bench 19619.5.3 e59b90c7838d */
/* bench 19619.5.4 22da158ca8e1 */
/* bench 19619.5.5 70a5fa84df61 */
/* bench 19619.5.6 458f8b0f2637 */
struct hns_gmac_port_mode_cfg {
	enum hns_port_mode port_mode;
	u32 max_frm_size;
	u32 short_runts_thr;
	u32 pad_enable;
	u32 crc_add;
	u32 an_enable;	/*auto-nego enable  */
	u32 runt_pkt_en;
	u32 strip_pad_en;
};

#define ETH_GMAC_DUMP_NUM		96
#endif				/* __HNS_GMAC_H__ */
