0.6
2018.3
Dec  7 2018
00:33:28
D:/source/Vivado/USTB-Vivado/csadd32/csadd32.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/source/Vivado/USTB-Vivado/csadd32/csadd32.srcs/sim_1/new/sim.v,1761300886,verilog,,,,tb_csadd32,,,,,,,,
D:/source/Vivado/USTB-Vivado/csadd32/csadd32.srcs/sources_1/new/csadd32.v,1762218413,verilog,,D:/source/Vivado/USTB-Vivado/csadd32/csadd32.srcs/sim_1/new/sim.v,,FullAdder;HalfAdder;add16;add4;add8;csadd32,,,,,,,,
