# ğŸ–¥ï¸ Welcome to My VSD-HDP Journey!  

### ğŸš€ About This Repository
This repository captures my **week-by-week progress** in the **VSD-HDP program**, documenting tasks, experiments, and milestones achieved throughout the journey.  

---

### ğŸ”¹ Design Flow Overview
**ğŸ“ RTL Development â†’ ğŸ”„ Logic Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout-Ready Silicon**

---

### ğŸ”½ Week-wise Progress Logs

| Week    | Topics Covered | Status   |
|---------|----------------|---------|
| Week 0  | [Tool Installation](https://github.com/rajdeep288/Rajdeep_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week0) | âœ… Done |
| Week 1  | [RTL Synthesis & Gate-Level Simulation (GLS) ](https://github.com/rajdeep288/Rajdeep_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week1) | âœ… Done |
| Week 2  | [Fundamentals of SoC Design and Simulate VSD Baby SoC ](https://github.com/rajdeep288/Rajdeep_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week2) | âœ… Done |

---
