module d_cache_2_group(
    input wire clk, rst,
    //mips core
     input         cpu_data_req     ,    //æ˜¯å¦æ˜¯è¯»å†™è¯·ï¿??
    input         cpu_data_wr      ,    //å½“å‰è¯·æ±‚æ˜¯å†™è¯·æ±‚
    input  [1 :0] cpu_data_size    ,
    input  [31:0] cpu_data_addr    ,
    input  [31:0] cpu_data_wdata   ,
    output [31:0] cpu_data_rdata   ,    //cacheè¿”å›ç»™mipsçš„æ•°ï¿??
    output        cpu_data_addr_ok ,    //CacheæˆåŠŸè¿”å›åœ°å€ç»™mips
    output        cpu_data_data_ok ,    //CacheæˆåŠŸè¿”å›æ•°æ®ç»™mips

    //axi interface
    output         cache_data_req     , //cacheå‘ï¿½?ï¿½çš„è¯»å†™è¯·æ±‚
    output         cache_data_wr      , //cacheå‘ï¿½?ï¿½çš„è¯»è¯·ï¿??
    output  [1 :0] cache_data_size    ,
    output  [31:0] cache_data_addr    ,
    output  [31:0] cache_data_wdata   ,
    input   [31:0] cache_data_rdata   , //å†…å­˜è¿”å›ç»™cacheçš„æ•°ï¿??
    input          cache_data_addr_ok , //ä»å†…å­˜ä¸­è¿”å›ï¼Œæ˜¯å¦æˆåŠŸæ”¶åˆ°æ•°ï¿??
    input          cache_data_data_ok   //ä»å†…å­˜ä¸­è¿”å›ï¼Œå¦‚æœæ˜¯è¯»è¯·æ±‚ï¼Œè¡¨ç¤ºä»è¿”ï¿?? cache çš„æ•°æ®ï¼Œå¦‚æœæ˜¯å†™è¯·æ±‚ï¼Œä»£è¡¨å†™å…¥æ•°æ®æˆåŠŸï¿½??

);
    //Cacheé…ç½®
    parameter  INDEX_WIDTH  = 10, OFFSET_WIDTH = 2;
    localparam TAG_WIDTH    = 32 - INDEX_WIDTH - OFFSET_WIDTH;
    localparam CACHE_DEEPTH = 1 << INDEX_WIDTH;
    
    //Cacheå­˜å‚¨å•å…ƒ
    //ä¸¤è·¯ï¼Œæ‰©ï¿??1ï¿??
    //reg  cache_valid [CACHE_DEEPTH - 1 : 0][1:0];
    reg  cache_valid0 [CACHE_DEEPTH - 1 : 0];
    reg  cache_valid1 [CACHE_DEEPTH - 1 : 0];

    //reg  cache_dirty [CACHE_DEEPTH - 1 : 0][1:0]; //è¡¨ç¤ºæ˜¯å¦æ˜¯è„ï¿??
    reg  cache_dirty0 [CACHE_DEEPTH - 1 : 0];
    reg  cache_dirty1 [CACHE_DEEPTH - 1 : 0];

    //reg  cache_use   [CACHE_DEEPTH - 1 : 0][1:0]; //ç”¨æ¥ä¿å­˜ï¿??è¿‘æ˜¯å¦ä½¿ï¿??
    reg  cache_use0   [CACHE_DEEPTH - 1 : 0];
    reg  cache_use1   [CACHE_DEEPTH - 1 : 0];
    
    //reg [TAG_WIDTH-1:0] cache_tag   [CACHE_DEEPTH - 1 : 0][1:0];
    reg [TAG_WIDTH-1:0] cache_tag0   [CACHE_DEEPTH - 1 : 0];
    reg [TAG_WIDTH-1:0] cache_tag1   [CACHE_DEEPTH - 1 : 0];

    //reg [31:0]          cache_block [CACHE_DEEPTH - 1 : 0][1:0];
    reg [31:0]          cache_block0 [CACHE_DEEPTH - 1 : 0];
    reg [31:0]          cache_block1 [CACHE_DEEPTH - 1 : 0];

    //è®¿é—®åœ°å€åˆ†è§£
    wire [OFFSET_WIDTH-1:0] offset;
    wire [INDEX_WIDTH-1:0] index;
    wire [TAG_WIDTH-1:0] tag;
    
    assign offset = cpu_data_addr[OFFSET_WIDTH - 1 : 0];
    assign index = cpu_data_addr[INDEX_WIDTH + OFFSET_WIDTH - 1 : OFFSET_WIDTH];
    assign tag = cpu_data_addr[31 : INDEX_WIDTH + OFFSET_WIDTH];

    //cpuè¯·æ±‚æ˜¯ä¸æ˜¯è¯»æˆ–å†™è¯·æ±‚
    wire read, write;
    assign write = cpu_data_wr;
    assign read = cpu_data_req & ~write; // æ˜¯è¯»å†™è¯·æ±‚å¹¶ä¸”ä¸æ˜¯å†™è¯·æ±‚

    //ï¿??ä¸ªä¸€ä¸ªèµ‹ï¿??
     wire c_valid[1:0];
    //  assign c_valid[0] = cache_valid[index][0];            //0æ˜¯ç¬¬0ç»„ï¼Œ1æ˜¯ç¬¬ä¸?ç»?
    //  assign c_valid[1] = cache_valid[index][1];

    assign c_valid[0] = cache_valid0[index];
    assign c_valid[1] = cache_valid1[index];

    wire c_dirty[1:0]; // æ˜¯å¦ä¿®æ”¹ï¿??(è„å—)
    // assign c_dirty[0] = cache_dirty[index][0];
    // assign c_dirty[1] = cache_dirty[index][1];

    assign c_dirty[0] = cache_dirty0[index];
    assign c_dirty[1] = cache_dirty1[index];
     
    wire c_use[1:0]; //ï¿??è¿‘æ˜¯å¦ä½¿ï¿??
    // assign c_use  [0] = cache_use  [index][0];
    // assign c_use  [1] = cache_use  [index][1];
    assign c_use  [0] = cache_use0  [index];
    assign c_use  [1] = cache_use1  [index];
    
    wire [TAG_WIDTH-1:0] c_tag[1:0];
    // assign c_tag  [0] = cache_tag  [index][0];
    // assign c_tag  [1] = cache_tag  [index][1];
   
    assign c_tag  [0] = cache_tag0  [index];
    assign c_tag  [1] = cache_tag1  [index];
    
    wire [31:0] c_block[1:0];
    // assign c_block[0] = cache_block[index][0];
    // assign c_block[1] = cache_block[index][1];

    assign c_block[0] = cache_block0[index];
    assign c_block[1] = cache_block1[index];

     //åˆ¤æ–­æ˜¯å¦å‘½ä¸­
    wire hit, miss;
    assign hit = c_valid[0] & (c_tag[0] == tag) | c_valid[1] & (c_tag[1] == tag);  //cache lineä¸­æœ‰1è·¯validä½ä¸º1ï¼Œä¸”tagä¸åœ°ï¿??ä¸­tagç›¸ç­‰
    assign miss = ~hit;



    //å› æ­¤ï¼?
    //æ ¹æ®æ˜¯å¦ï¿??è¿‘ä½¿ç”¨ï¼Œåˆ¤æ–­æ›¿æ¢å“ªä¸€ï¿??


    //åˆ¤æ–­æœ¬æ¬¡è®¿é—®é€‰ä¸­çš„ç»„è·?
    //å¦‚æœè®¿é—®å‘½ä¸­ï¼Œåˆ™wayä»£è¡¨å‘½ä¸­çš„ä¸€è·?
    //å¦‚æœè®¿é—®ç¼ºå¤±ï¼Œåˆ™wayä»£è¡¨éœ?è¦æ›¿æ¢çš„ä¸?è·?
    wire way;
    assign way = hit ? (c_valid[0] & (c_tag[0] == tag) ? 1'b0 : 1'b1) :   //   hitï¼Œhitçš„é‚£ï¿??è·¯ï¼Œ c_use[0]==1 0è·¯æœ€è¿‘ä½¿ç”¨ï¼Œåˆ™å°†wayç½®ä¸º1è¡¨ç¤º1è·¯å»æ›¿æ¢
                   c_use[0] ? 1'b1 : 1'b0; 


//æ²¡æœ‰å‘½ä¸­ï¼Œå¦‚æ?0è·¯æœ€è¿‘ä½¿ç”¨ï¼Œå°±å°†wayè§†ä½œ1
//å¦‚æœå‘½ä¸­äº†ï¼Œå°±æ˜¯å‘½ä¸­çš„é‚£ä¸?è·?



    //cacheå½“å‰ä½ç½®æ˜¯å¦dirty
    wire dirty, clean;
    assign dirty = c_dirty[way];
    assign clean = ~dirty;

    //çŠ¶ï¿½?ï¿½è½¬ï¿??
    parameter IDLE = 2'b00, RM = 2'b01, WM = 2'b11;
    reg [1:0] state;
     //ç°åœ¨æ˜¯å¦å¤„äºè¯»å†…å­˜çŠ¶ï¿??
    reg in_RM;
    always @(posedge clk) begin
        if(rst) begin
            state <= IDLE;
            in_RM <= 1'b0;
        end
        else begin
            case(state)
                IDLE:   begin   
                        state <= cpu_data_req & hit ? IDLE :
                                 cpu_data_req & miss & dirty  ? WM :
                                 cpu_data_req & miss & clean  ? RM : IDLE;
                        in_RM <= 1'b0;
                        end
           
                RM:     begin //è¯»å†…å­˜å®Œåå›åˆ°IDLE
                        state <= cache_data_data_ok ? IDLE : RM;
                        in_RM <= 1'b1;
                        end

                WM:     state <= cache_data_data_ok ? RM : WM;                  //å†™å†…å­˜å®Œåå›åˆ°RMè¯»å†…å­˜çŠ¶ï¿??
            endcase
        end
    end

    //è¯»å†…ï¿??
    //isRM, addr_rcv, read_finishç”¨äºæ„ï¿½?ï¿½ç±»sramä¿¡å·
    wire read_req;      //1æ¬¡å®Œæ•´çš„è¯»äº‹åŠ¡ï¼Œä»å‘å‡ºè¯»è¯·æ±‚åˆ°ç»“ï¿??
    reg addr_rcv;       //åœ°å€æ¥æ”¶æˆåŠŸ(addr_ok)ååˆ°ç»“æŸ  
    wire read_finish;   //æ•°æ®æ¥æ”¶æˆåŠŸ(data_ok)ï¼Œå³è¯»è¯·æ±‚ç»“ï¿??
    always @(posedge clk) begin
        //å½“å¤„äºè¯»å†…å­˜çŠ¶ï¿½?ï¿½ï¼Œæœ‰å‘å†…å­˜çš„è¯»å†™è¯·æ±‚ï¼Œå¹¶ä¸”å†…å­˜æˆåŠŸæ”¶åˆ°åœ°å€æ—¶ï¼Œï¿??1
        addr_rcv <= rst ? 1'b0 :
                    read_req & cache_data_req & cache_data_addr_ok ? 1'b1 :
                    read_finish ? 1'b0 : addr_rcv;
    end
    assign read_req = state==RM;
    assign read_finish = read_req & cache_data_data_ok;

    //å†™å†…ï¿??
    wire write_req;     
    reg waddr_rcv;      
    wire write_finish;   
    always @(posedge clk) begin
         //å½“å¤„äºå†™å†…å­˜çŠ¶ï¿½?ï¿½ï¼Œæœ‰å‘å†…å­˜çš„è¯»å†™è¯·æ±‚ï¼Œå¹¶ä¸”å†…å­˜æˆåŠŸæ”¶åˆ°åœ°å€æ—¶ï¼Œï¿??1
        waddr_rcv <= rst ? 1'b0 :
                     write_req & cache_data_req & cache_data_addr_ok ? 1'b1 :
                     write_finish ? 1'b0 : waddr_rcv;
    end
    assign write_req = state==WM;
    assign write_finish = write_req & cache_data_data_ok;

    //output to mips core
    assign cpu_data_rdata   = hit ? c_block[way] : cache_data_rdata;    //cacheæˆåŠŸè¿”å›åœ°å€å’Œæ•°æ®ç»™mips
    assign cpu_data_addr_ok = cpu_data_req & hit | cache_data_req & cache_data_addr_ok&read_req;
    assign cpu_data_data_ok = cpu_data_req & hit | cache_data_data_ok&read_req;

    //output to axi interface
    assign cache_data_req   = read_req & ~addr_rcv | write_req & ~waddr_rcv;     //å¯¹å†…å­˜æœ‰å†™è¯·ï¿??
    assign cache_data_wr    = write_req;
    assign cache_data_size  = cpu_data_size;       
    assign cache_data_addr  = cache_data_wr ? {c_tag[way], index, offset} : cpu_data_addr;  //æœ‰ä¸¤ç§æƒ…å†µï¼Œå†™è¯·æ±‚æ—¶ï¼ŒæŠŠå½“å‰åœ°å€ï¼ˆè„å—åœ°ï¿??ï¼‰ä¼ å…¥å†…å­˜ï¼Œè¯»è¯·æ±‚æ—¶ï¼ŒæŠŠmipsä¼ å…¥çš„åœ°ï¿??ä¼ å…¥å†…å­˜
    assign cache_data_wdata = c_block[way];    //å†™å…¥çš„æ•°æ®åªèƒ½æ˜¯è„å—çš„æ•°ï¿??

    //å†™å…¥Cache
    //ä¿å­˜åœ°å€ä¸­çš„tag indexï¼Œé˜²æ­¢addrå‘ç”Ÿæ”¹å˜
    reg [TAG_WIDTH-1:0] tag_save;
    reg [INDEX_WIDTH-1:0] index_save;
    always @(posedge clk) begin
        tag_save   <= rst ? 0 :
                      cpu_data_req ? tag : tag_save;
        index_save <= rst ? 0 :
                      cpu_data_req ? index : index_save;
    end

    wire [31:0] write_cache_data;
    wire [3:0] write_mask;

    
    //æ ¹æ®åœ°å€ä½ä¸¤ä½å’Œsizeï¼Œç”Ÿæˆå†™æ©ç ï¼ˆé’ˆå¯¹sbï¼Œshç­‰ä¸æ˜¯å†™å®Œæ•´1ä¸ªå­—çš„æŒ‡ä»¤ï¼‰4ä½å¯¹ï¿??1ä¸ªå­—ï¿??4å­—èŠ‚ï¼‰ä¸­æ¯ä¸ªå­—çš„å†™ä½¿ï¿??
    assign write_mask = cpu_data_size==2'b00 ?
                            (cpu_data_addr[1] ? (cpu_data_addr[0] ? 4'b1000 : 4'b0100):
                                                (cpu_data_addr[0] ? 4'b0010 : 4'b0001)) :
                            (cpu_data_size==2'b01 ? (cpu_data_addr[1] ? 4'b1100 : 4'b0011) : 4'b1111);

    //æ©ç çš„ä½¿ç”¨ï¼šä½ä¸º1çš„ä»£è¡¨éœ€è¦æ›´æ–°çš„
    //ä½æ‹“å±•ï¼š{8{1'b1}} -> 8'b11111111
    
    //assign write_cache_data = cache_block[index][way] & ~{{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}} | 
                              //cpu_data_wdata & {{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}};

    // assign write_cache_data = (!hit && c_use[0]) ? (cache_block1[index] & ~{{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}} | 
    //                           cpu_data_wdata & {{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}})   :  (cache_block0[index] & ~{{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}} | 
    //                           cpu_data_wdata & {{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}}) ;

    assign write_cache_data = (way ? cache_block1[index]: cache_block0[index] ) & ~{{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}} | 
                              cpu_data_wdata & {{8{write_mask[3]}}, {8{write_mask[2]}}, {8{write_mask[1]}}, {8{write_mask[0]}}};



                              //å¦‚æœwayæ˜?1ï¼?

    //å½“å‰æ˜¯å¦å¤„äºç©ºé—²çŠ¶ï¿½??
    wire isIDLE = state==IDLE;

    integer t,y;
    always @(posedge clk) begin
        if(rst) begin
              for(t=0; t<CACHE_DEEPTH; t=t+1) begin   //åˆšå¼€å§‹å°†Cacheç½®ä¸ºæ— æ•ˆ
                //  for (y = 0; y<2; y=y+1) begin
                //      cache_valid[t][y] <= 0;
                //      cache_dirty[t][y] <= 0;  //åˆå§‹åŒ–dirtyï¿??0
                //      cache_use  [t][y] <= 0;  //ï¿??è¿‘ä½¿ç”¨åˆå§‹åŒ–ï¿??0
                //  end

                 cache_valid0[t] <= 0;
                 cache_valid1[t] <= 0;

                 cache_dirty0[t] <= 0;
                 cache_dirty1[t] <= 0;

                 cache_use0[t] <= 0;
                 cache_use1[t] <= 0;
              end

//            cache_valid[0] <= '{default: '0};
//            cache_dirty[0] <= '{default: '0};
//            cache_use[0] <= '{default: '0};

//              cache_valid0 <= '{default: '0};
//              cache_valid1 <= '{default: '0};
//              cache_dirty0 <= '{default: '0};
//              cache_use0 <= '{default: '0};
//              cache_dirty1 <= '{default: '0};
//              cache_use1 <= '{default: '0};

//            cache_valid[1] <= '{default: '0};
//            cache_dirty[1] <= '{default: '0};
//            cache_use[1] <= '{default: '0};

            //   cache_valid0[1] <= '{default: '0};
            //   cache_valid1[1] <= '{default: '0};
            //   cache_dirty0[1] <= '{default: '0};
            //   cache_use0[1] <= '{default: '0};
            //   cache_dirty1[1] <= '{default: '0};
            //   cache_use1[1] <= '{default: '0};
        end

        else begin
            if(read_finish) begin //è¯»å†…å­˜ç»“æŸåï¼Œå°†æ•°æ®æ”¾å…¥cache
                if (way) begin
                    cache_valid1[index_save] <= 1'b1;             //å°†Cache lineç½®ä¸ºæœ‰æ•ˆ
                    cache_dirty1[index_save] <= 1'b0;            // ä»å†…å­˜è¯»å–çš„æ•°æ®æ˜¯clean
                    cache_tag1  [index_save] <= tag_save;
                    cache_block1[index_save] <= cache_data_rdata; //å†™å…¥Cache line
                end

                else begin
                    cache_valid0[index_save] <= 1'b1;             //å°†Cache lineç½®ä¸ºæœ‰æ•ˆ
                    cache_dirty0[index_save] <= 1'b0;            // ä»å†…å­˜è¯»å–çš„æ•°æ®æ˜¯clean
                    cache_tag0  [index_save] <= tag_save;
                    cache_block0[index_save] <= cache_data_rdata; //å†™å…¥Cache line
                end
            end


            //å†™è¯·æ±‚æ“ä½œæ—¶ï¼Œå¯¹cacheä¸­çš„æ•°æ®è¿›è¡Œä¿®æ”¹
            //å½“å†™å‘½ä¸­å¹¶ä¸”å›åˆ°ç©ºé—²çŠ¶ï¿½?ï¿½æ—¶å°±æ˜¯write & isIDLE & hit
            //å½“å†™ç¼ºå¤±å¹¶ä¸”ä»è¯»å†…å­˜çŠ¶ï¿½?ï¿½å›åˆ°ç©ºé—²çŠ¶æ€write & isIDLE & in_RM
            //in_RMä¼šæ™š1ä¸ªæ—¶é—´å‘¨æœŸæ¢å¤ï¼Œin_RMå’ŒisIDLEåˆèµ·æ¥å°±å¯ä»¥åˆ¤æ–­æ˜¯å¦æ˜¯ä»è¯»çŠ¶æ€å›åˆ°ç©ºé—²çŠ¶ï¿??
            else if(write & isIDLE & (hit | in_RM)) begin   
                if (way) begin
                cache_dirty1[index] <= 1'b1; // æ”¹äº†æ•°æ®ï¼Œæ‰€ä»¥ä¿®æ”¹dirty
                cache_block1[index] <= write_cache_data;      //å†™å…¥Cache lineï¼Œä½¿ç”¨indexè€Œä¸æ˜¯index_save
                end
                else begin
                cache_dirty0[index] <= 1'b1; // æ”¹äº†æ•°æ®ï¼Œæ‰€ä»¥ä¿®æ”¹dirty
                cache_block0[index] <= write_cache_data;      //å†™å…¥Cache lineï¼Œä½¿ç”¨indexè€Œä¸æ˜¯index_save
                end
            end

            if(cpu_data_req & isIDLE & (hit | in_RM)) begin
                // æ˜¯è¯»å†™è¯·æ±‚æŒ‡ä»¤ï¼Œhitè¿›å…¥IDLEçŠ¶ï¿½?? ï¼Œä»è¯»å†…å­˜å›åˆ°IDLEåï¼Œå°†æœ€è¿‘ä½¿ç”¨æƒ…å†µæ›´ï¿??
                if (way) begin
                    cache_use1[index] <= 1'b1; // wayè·¯æœ€è¿‘ä½¿ç”¨äº†
                    cache_use0[index] <= 1'b0; // å¦ä¸€è·¯æœ€è¿‘æœªä½¿ç”¨
                end
                else begin
                    cache_use0[index] <= 1'b1; // wayè·¯æœ€è¿‘ä½¿ç”¨äº†
                    cache_use1[index] <= 1'b0; // å¦ä¸€è·¯æœ€è¿‘æœªä½¿ç”¨
                end
            end
        end
    end
endmodule




