#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   D:\fpga_project\pwm_fpga
#Date/Time:
#:T   Tue Jul 10 00:36:42 2018
#------------------------------
	#Reading pwm_tester.ncd...
	#Loading device for application Rf_Device from file '6slx9.nph' in environment F:\xilinx\14.7\ISE_DS\ISE\.
	#   "pwm_tester" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
	#Design creation date: 2018.07.09.10.41.23
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
select -k comp 'c<15>'
	#3
unselect comp 'c<15>'
	#4
select -k comp 'c<3>'
	#5
unselect comp 'c<3>'
	#6
select -k comp 'c<7>'
	#7
unselect comp 'c<7>'
	#8
select -k comp 'c<11>'
	#9
unselect comp 'c<11>'
	#10
select -k comp 'c<15>'
	#11
unselect comp 'c<15>'
	#12
select -k comp 'c<19>'
