#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Oct 31 13:32:15 2024
# Process ID: 13216
# Current directory: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard
# Command line: vivado.exe -mode tcl -source ./run_core_uart_wrapper_zedboard.tcl
# Log file: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/vivado.log
# Journal file: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard\vivado.jou
# Running On: WORKSTATION, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16794 MB
#-----------------------------------------------------------
source ./run_core_uart_wrapper_zedboard.tcl
# set name_board     zedboard
# set name_dut       core_uart
# set name_project   ${name_dut}_wrapper_${name_board}
# set name_part      xc7z020clg484-3
# set name_language  vhdl
# set name_top_level     ${name_dut}_wrapper_${name_board}
# set name_bench     bch_${name_dut}_wrapper_${name_board}
# set dir_bitstream ./bitstream
# set dir_reports   ./reports
# file mkdir ${dir_bitstream}
# file mkdir ${dir_reports}
# create_project -force -name ${name_project}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard'
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 396.223 ; gain = 45.336
# add_files -fileset sources_1 {
# 		    ./../../sources/package/pkg_core_uart_rx.vhd
# 		    ./../../sources/package/pkg_core_uart_tx.vhd
#             ./../../sources/package/pkg_core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset sources_1 {
#             ./../../sources/design/core_uart_rx.vhd
#             ./../../sources/design/core_uart_tx.vhd
#             ./../../sources/design/core_uart.vhd
# 	        ./../../sources/design/core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/package/pkg_mgt_file.vhd
# 		    ./../../sources/package/pkg_core_uart_rx.vhd
# 		    ./../../sources/package/pkg_core_uart_tx.vhd
# 		    ./../../sources/package/pkg_core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset sources_1 {
#             ./../../sources/design/core_uart_rx.vhd
#             ./../../sources/design/core_uart_tx.vhd
#             ./../../sources/design/core_uart.vhd
# 	        ./../../sources/design/core_uart_wrapper_zedboard.vhd
#         }
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sim_1 {
#             ./../../sources/bench/bch_core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset constrs_1 {
#             ./../../constraints/pinout_zedboard.xdc
#         }
# set_property top ${name_top_level} [get_filesets sources_1]
# set_property top ${name_bench}     [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property target_language ${name_language} [current_project]
# set_property part            ${name_part}     [current_project]
# synth_design -directive        PerformanceOptimized \
# 			     -fsm_extraction   one_hot              \
# 			     -resource_sharing off                  \
# 			     -incremental_mode aggressive           \
# 			     -retiming                              \
# 			     -debug_log                             \
# 			     -verbose
Command: synth_design -directive PerformanceOptimized -fsm_extraction one_hot -resource_sharing off -incremental_mode aggressive -retiming -debug_log -verbose
Starting synth_design
Using part: xc7z020clg484-3
Top: core_uart_wrapper_zedboard
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17092
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1235.895 ; gain = 407.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core_uart_wrapper_zedboard' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:85]
	Module component__core_uart : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__core_uart : Parameter g_baud bound to: 115200 - type: integer 
	Module component__core_uart : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'core_uart' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:47' bound to instance 'inst_core_uart' of component 'core_uart' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:183]
INFO: [Synth 8-638] synthesizing module 'core_uart' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:77]
	Module core_uart : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module core_uart : Parameter g_baud bound to: 115200 - type: integer 
	Module core_uart : Parameter g_data_length bound to: 8 - type: integer 
	Module component__core_uart_tx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__core_uart_tx : Parameter g_baud bound to: 115200 - type: integer 
	Module component__core_uart_tx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'core_uart_tx' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd:53' bound to instance 'inst_core_uart_tx' of component 'core_uart_tx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:159]
INFO: [Synth 8-638] synthesizing module 'core_uart_tx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd:75]
	Module core_uart_tx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module core_uart_tx : Parameter g_baud bound to: 115200 - type: integer 
	Module core_uart_tx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_uart_tx' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd:75]
	Module component__core_uart_rx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__core_uart_rx : Parameter g_baud bound to: 115200 - type: integer 
	Module component__core_uart_rx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'core_uart_rx' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd:53' bound to instance 'inst_core_uart_rx' of component 'core_uart_rx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:179]
INFO: [Synth 8-638] synthesizing module 'core_uart_rx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd:75]
	Module core_uart_rx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module core_uart_rx : Parameter g_baud bound to: 115200 - type: integer 
	Module core_uart_rx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_uart_rx' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'core_uart' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'core_uart_wrapper_zedboard' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:85]
INFO: [Synth 8-7261] Parallel RTL Optimization Phase 1 criteria is not met
WARNING: [Synth 8-6014] Unused sequential element s_error_tx_reg was removed.  [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element s_error_rx_reg was removed.  [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:239]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.008 ; gain = 499.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.008 ; gain = 499.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1328.008 ; gain = 499.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1328.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/core_uart_wrapper_zedboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/core_uart_wrapper_zedboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1432.773 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy aggressive
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_fsm_main_reg' in module 'core_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 's_fsm_main_reg' in module 'core_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     state_fsm_main_idle |                             0001 |                               00
    state_fsm_main_start |                             0010 |                               01
     state_fsm_main_data |                             0100 |                               10
     state_fsm_main_stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_fsm_main_reg' using encoding 'one-hot' in module 'core_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     state_fsm_main_idle |                             0001 |                               00
    state_fsm_main_start |                             0010 |                               01
     state_fsm_main_data |                             0100 |                               10
     state_fsm_main_stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_fsm_main_reg' using encoding 'one-hot' in module 'core_uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module core_uart_wrapper_zedboard 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd 
Found Register "s_tx_data_en_r_reg" of size 1-bit
Module core_uart_tx 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd 
Found Adder "s_cnt_clk0" of operand size {<const>, 10 Bit} at Line:164
Found Register "s_cnt_clk_reg" of size 10-bit
Found Register "s_data_reg_reg" of size 8-bit
Found Adder "s_cnt_bit0" of operand size {<const>, 3 Bit} at Line:177
Found Register "s_cnt_bit_reg" of size 3-bit
Found Register "s_ready_reg" of size 1-bit
Found Register "s_done_reg" of size 1-bit
Found Register "s_tx_reg" of size 1-bit
Module core_uart_rx 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd 
Found Register "s_cnt_tick_reg" of size 4-bit
Found Adder "s_cnt_baud_rate0" of operand size {<const>, 6 Bit} at Line:152
Found Register "s_cnt_baud_rate_reg" of size 6-bit
Found Register "s_tick_reg" of size 1-bit
Found Register "s_rx_meta_reg" of size 1-bit
Found Register "s_rx_sync_reg" of size 1-bit
Found Adder "s_cnt_bit0" of operand size {<const>, 3 Bit} at Line:218
Found Register "s_cnt_bit_reg" of size 3-bit
Found Adder "s_cnt_tick0" of operand size {<const>, 4 Bit} at Line:202
Found Register "s_data_en_reg" of size 1-bit
Found Register "s_data_reg_reg" of size 8-bit
Found Register "s_data_reg" of size 8-bit
Found Register "s_ready_reg" of size 1-bit
Found Register "s_done_reg" of size 1-bit
Hierarchical RTL Component report 
Module core_uart_wrapper_zedboard 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module core_uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
Module core_uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     5|
|4     |LUT3 |     7|
|5     |LUT4 |     5|
|6     |LUT5 |    18|
|7     |LUT6 |    21|
|8     |FDCE |    51|
|9     |FDPE |     5|
|10    |FDRE |     7|
|11    |IBUF |    12|
|12    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |   143|
|2     |  inst_core_uart      |core_uart    |   120|
|3     |    inst_core_uart_rx |core_uart_rx |    61|
|4     |    inst_core_uart_tx |core_uart_tx |    59|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1432.773 ; gain = 499.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1432.773 ; gain = 604.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:48]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:49]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2804a05c
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1432.773 ; gain = 1011.676
# launch_runs  impl_1 -to_step write_bitstream
[Thu Oct 31 13:33:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/synth_1/runme.log
[Thu Oct 31 13:33:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/runme.log
# wait_on_runs impl_1
[Thu Oct 31 13:33:10 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log core_uart_wrapper_zedboard.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source core_uart_wrapper_zedboard.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source core_uart_wrapper_zedboard.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.453 ; gain = 44.863
Command: link_design -top core_uart_wrapper_zedboard -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.254 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:48]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:49]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 949.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 953.055 ; gain = 552.762
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 975.039 ; gain = 21.984

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c63d937

Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1525.895 ; gain = 550.855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1861.043 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1861.043 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1861.043 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.043 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14c63d937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1861.043 ; gain = 907.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file core_uart_wrapper_zedboard_drc_opted.rpt -pb core_uart_wrapper_zedboard_drc_opted.pb -rpx core_uart_wrapper_zedboard_drc_opted.rpx
Command: report_drc -file core_uart_wrapper_zedboard_drc_opted.rpt -pb core_uart_wrapper_zedboard_drc_opted.pb -rpx core_uart_wrapper_zedboard_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbe8b50a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1861.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa3eefce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11e45c20a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11e45c20a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1861.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11e45c20a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.394 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11e45c20a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11e45c20a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11e45c20a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 17f3fd0a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17f3fd0a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17f3fd0a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bddd7027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 114bb73b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 114bb73b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17a57b46f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1861.043 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 131bc4ea4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000
Ending Placer Task | Checksum: a3d6f2ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file core_uart_wrapper_zedboard_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1861.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file core_uart_wrapper_zedboard_utilization_placed.rpt -pb core_uart_wrapper_zedboard_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file core_uart_wrapper_zedboard_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1861.043 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1863.285 ; gain = 2.242
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1881.129 ; gain = 17.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 29779089 ConstDB: 0 ShapeSum: 7a5f6264 RouteDB: 0
Post Restoration Checksum: NetGraph: 69d69c2d NumContArr: fdbaf97 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 79b24bc4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1982.086 ; gain = 91.898

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 79b24bc4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1988.703 ; gain = 98.516

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 79b24bc4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 1988.703 ; gain = 98.516
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 86
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 86
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 120fb3b21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 120fb3b21

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227
Phase 3 Initial Routing | Checksum: 10c82444a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227
Phase 4 Rip-up And Reroute | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227
Phase 6 Post Hold Fix | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00885368 %
  Global Horizontal Routing Utilization  = 0.00929682 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17bf154b6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.414 ; gain = 113.227

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 158b0d8bf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2003.414 ; gain = 113.227
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2003.414 ; gain = 113.227

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2003.414 ; gain = 122.285
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2013.129 ; gain = 9.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file core_uart_wrapper_zedboard_drc_routed.rpt -pb core_uart_wrapper_zedboard_drc_routed.pb -rpx core_uart_wrapper_zedboard_drc_routed.rpx
Command: report_drc -file core_uart_wrapper_zedboard_drc_routed.rpt -pb core_uart_wrapper_zedboard_drc_routed.pb -rpx core_uart_wrapper_zedboard_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file core_uart_wrapper_zedboard_methodology_drc_routed.rpt -pb core_uart_wrapper_zedboard_methodology_drc_routed.pb -rpx core_uart_wrapper_zedboard_methodology_drc_routed.rpx
Command: report_methodology -file core_uart_wrapper_zedboard_methodology_drc_routed.rpt -pb core_uart_wrapper_zedboard_methodology_drc_routed.pb -rpx core_uart_wrapper_zedboard_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file core_uart_wrapper_zedboard_power_routed.rpt -pb core_uart_wrapper_zedboard_power_summary_routed.pb -rpx core_uart_wrapper_zedboard_power_routed.rpx
Command: report_power -file core_uart_wrapper_zedboard_power_routed.rpt -pb core_uart_wrapper_zedboard_power_summary_routed.pb -rpx core_uart_wrapper_zedboard_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file core_uart_wrapper_zedboard_route_status.rpt -pb core_uart_wrapper_zedboard_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file core_uart_wrapper_zedboard_timing_summary_routed.rpt -pb core_uart_wrapper_zedboard_timing_summary_routed.pb -rpx core_uart_wrapper_zedboard_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file core_uart_wrapper_zedboard_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file core_uart_wrapper_zedboard_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file core_uart_wrapper_zedboard_bus_skew_routed.rpt -pb core_uart_wrapper_zedboard_bus_skew_routed.pb -rpx core_uart_wrapper_zedboard_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force core_uart_wrapper_zedboard.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 12 out of 21 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: BTN8, BTN9, SW0, SW1, SW2, SW3, SW4, SW5, SW6, SW7, UART_RX, and UART_TX.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 12 out of 21 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: BTN8, BTN9, SW0, SW1, SW2, SW3, SW4, SW5, SW6, SW7, UART_RX, and UART_TX.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 13:35:54 2024...
[Thu Oct 31 13:35:56 2024] impl_1 finished
WARNING: [Vivado 12-13638] Failed runs(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:46 . Memory (MB): peak = 1432.773 ; gain = 0.000
# report_utilization    -file ./${dir_reports}/rpt_post_route_utilization.txt
# report_timing_summary -file ./${dir_reports}/rpt_post_route_timing.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power          -file ./${dir_reports}/rpt_post_route_power.txt
Command: report_power -file ././reports/rpt_post_route_power.txt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc            -file ./${dir_reports}/rpt_post_route_drc.txt
Command: report_drc -file ././reports/rpt_post_route_drc.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/reports/rpt_post_route_drc.txt.
report_drc completed successfully
# start_gui
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/AppData/Roaming/Xilinx/Vivado/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Tugdual' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'LE' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/sfir_filter_tap_4_8b/projects/sfir_filter_tap_4_8b/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/Documents/Recherche/Repositories/chenillard/projects/chenillard/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/PELLETER/AppData/Roaming/Xilinx/Vivado/2022.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
