$date
	Sat Apr  2 09:01:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_barrel_shifter $end
$scope module test_barrel_shifter $end
$var wire 8 ! d_in [7:0] $end
$var wire 3 " n_bits [2:0] $end
$var wire 8 # tmp2 [7:0] $end
$var wire 8 $ tmp1 [7:0] $end
$var wire 8 % d_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11001001 %
b10011100 $
b10011100 #
b101 "
b111001 !
$end
#10
b111001 $
b1001110 #
b1001110 %
b10 "
#20
b100111 %
b100111 #
b10011100 $
b11 "
#30
b1001110 #
b111001 $
b11100100 %
b110 "
#40
b1110010 %
b100111 #
b10011100 $
b111 "
#50
b1010100 %
b1000101 #
b1000101 $
b100 "
b1000101 !
#60
b10100010 #
b10100010 $
b10100010 %
b1 "
#70
